// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "processor")
  (DATE "12/13/2023 17:32:18")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (1226:1226:1226) (1290:1290:1290))
        (PORT datad (799:799:799) (847:847:847))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1110:1110:1110) (1147:1147:1147))
        (PORT datac (1226:1226:1226) (1290:1290:1290))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1281:1281:1281))
        (PORT datab (290:290:290) (375:375:375))
        (PORT datad (821:821:821) (867:867:867))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1279:1279:1279))
        (PORT datab (1387:1387:1387) (1399:1399:1399))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1192:1192:1192) (1263:1263:1263))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (804:804:804) (852:852:852))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1077:1077:1077) (1112:1112:1112))
        (PORT datad (1159:1159:1159) (1220:1220:1220))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1760:1760:1760) (1794:1794:1794))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (818:818:818) (864:864:864))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1176:1176:1176))
        (PORT datab (1761:1761:1761) (1794:1794:1794))
        (PORT datac (255:255:255) (336:336:336))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2856:2856:2856) (2825:2825:2825))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3214:3214:3214) (3180:3180:3180))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4400:4400:4400) (4500:4500:4500))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (730:730:730) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3478:3478:3478) (3507:3507:3507))
        (PORT datac (271:271:271) (359:359:359))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3477:3477:3477) (3506:3506:3506))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (386:386:386))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4002:4002:4002) (4107:4107:4107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3480:3480:3480) (3508:3508:3508))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4002:4002:4002) (4107:4107:4107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3486:3486:3486) (3513:3513:3513))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3477:3477:3477) (3506:3506:3506))
        (PORT datab (298:298:298) (384:384:384))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (254:254:254))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3653:3653:3653) (3755:3755:3755))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4288:4288:4288) (4235:4235:4235))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4288:4288:4288) (4235:4235:4235))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3484:3484:3484) (3512:3512:3512))
        (PORT datab (805:805:805) (862:862:862))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1219:1219:1219))
        (PORT datad (272:272:272) (355:355:355))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3879:3879:3879) (4016:4016:4016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1155:1155:1155) (1222:1222:1222))
        (PORT datac (3297:3297:3297) (3380:3380:3380))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3879:3879:3879) (4016:4016:4016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (3296:3296:3296) (3379:3379:3379))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (397:397:397))
        (PORT datac (3296:3296:3296) (3378:3378:3378))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datab (320:320:320) (407:407:407))
        (PORT datad (1058:1058:1058) (1098:1098:1098))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4002:4002:4002) (4107:4107:4107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3485:3485:3485) (3513:3513:3513))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (283:283:283) (369:369:369))
        (PORT datad (1059:1059:1059) (1100:1100:1100))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3478:3478:3478) (3507:3507:3507))
        (PORT datac (273:273:273) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5552:5552:5552) (5380:5380:5380))
        (PORT datab (1152:1152:1152) (1185:1185:1185))
        (PORT datac (997:997:997) (1041:1041:1041))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (298:298:298))
        (PORT datab (1030:1030:1030) (1076:1076:1076))
        (PORT datac (216:216:216) (254:254:254))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (6415:6415:6415) (6298:6298:6298))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (831:831:831) (885:885:885))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (683:683:683) (758:758:758))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (669:669:669) (750:750:750))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (544:544:544))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1543:1543:1543) (1555:1555:1555))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (478:478:478) (540:540:540))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (438:438:438))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1122:1122:1122) (1085:1085:1085))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1156:1156:1156) (1223:1223:1223))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1146:1146:1146) (1188:1188:1188))
        (PORT datad (959:959:959) (936:936:936))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1458:1458:1458))
        (PORT datab (1233:1233:1233) (1279:1279:1279))
        (PORT datac (1369:1369:1369) (1401:1401:1401))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (863:863:863))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1461:1461:1461) (1483:1483:1483))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (734:734:734))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (550:550:550))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (551:551:551))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (555:555:555))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (552:552:552))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (789:789:789))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5492:5492:5492) (5562:5562:5562))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (882:882:882))
        (PORT datad (776:776:776) (827:827:827))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1152:1152:1152) (1186:1186:1186))
        (PORT datac (3607:3607:3607) (3705:3705:3705))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3482:3482:3482) (3510:3510:3510))
        (PORT datac (268:268:268) (356:356:356))
        (PORT datad (1044:1044:1044) (1079:1079:1079))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5552:5552:5552) (5381:5381:5381))
        (PORT datab (267:267:267) (305:305:305))
        (PORT datac (718:718:718) (725:725:725))
        (PORT datad (471:471:471) (526:526:526))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (476:476:476))
        (PORT datab (870:870:870) (915:915:915))
        (PORT datac (776:776:776) (837:837:837))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (438:438:438))
        (PORT datab (306:306:306) (397:397:397))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1200:1200:1200) (1131:1131:1131))
        (PORT ena (1122:1122:1122) (1085:1085:1085))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (992:992:992))
        (PORT datab (818:818:818) (870:870:870))
        (PORT datac (787:787:787) (844:844:844))
        (PORT datad (423:423:423) (430:430:430))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (477:477:477))
        (PORT datab (820:820:820) (873:873:873))
        (PORT datac (1054:1054:1054) (1111:1111:1111))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1498:1498:1498) (1536:1536:1536))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (935:935:935))
        (PORT datab (1448:1448:1448) (1485:1485:1485))
        (PORT datac (953:953:953) (983:983:983))
        (PORT datad (732:732:732) (766:766:766))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (777:777:777))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (544:544:544))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (761:761:761))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (560:560:560))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (427:427:427))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (564:564:564))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (553:553:553))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (551:551:551))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (554:554:554))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (424:424:424))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (383:383:383))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1997:1997:1997))
        (PORT datac (1408:1408:1408) (1447:1447:1447))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1152:1152:1152))
        (PORT datac (766:766:766) (834:834:834))
        (PORT datad (739:739:739) (742:742:742))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1000:1000:1000) (1044:1044:1044))
        (PORT datad (1098:1098:1098) (1142:1142:1142))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (645:645:645))
        (PORT datab (801:801:801) (833:833:833))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (468:468:468) (522:522:522))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1281:1281:1281))
        (PORT datac (1412:1412:1412) (1451:1451:1451))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (PORT datad (775:775:775) (810:810:810))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (918:918:918))
        (PORT datad (816:816:816) (866:866:866))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (794:794:794))
        (PORT datab (884:884:884) (960:960:960))
        (PORT datac (775:775:775) (843:843:843))
        (PORT datad (832:832:832) (911:911:911))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (625:625:625))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (421:421:421) (423:423:423))
        (PORT datad (408:408:408) (415:415:415))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5552:5552:5552) (5380:5380:5380))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (718:718:718) (725:725:725))
        (PORT datad (472:472:472) (527:527:527))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (477:477:477))
        (PORT datab (867:867:867) (912:912:912))
        (PORT datac (780:780:780) (841:841:841))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1498:1498:1498) (1536:1536:1536))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (1760:1760:1760) (1794:1794:1794))
        (PORT datad (775:775:775) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1281:1281:1281))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (774:774:774) (826:826:826))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1230:1230:1230))
        (PORT datab (1513:1513:1513) (1544:1544:1544))
        (PORT datac (468:468:468) (528:528:528))
        (PORT datad (843:843:843) (911:911:911))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (1761:1761:1761) (1794:1794:1794))
        (PORT datad (808:808:808) (860:860:860))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1280:1280:1280))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (809:809:809) (861:861:861))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (840:840:840) (885:885:885))
        (PORT datac (438:438:438) (504:504:504))
        (PORT datad (1712:1712:1712) (1751:1751:1751))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1280:1280:1280))
        (PORT datac (807:807:807) (851:851:851))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (573:573:573))
        (PORT datad (430:430:430) (485:485:485))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1228:1228:1228))
        (PORT datab (891:891:891) (954:954:954))
        (PORT datac (1468:1468:1468) (1506:1506:1506))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (552:552:552))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (416:416:416))
        (PORT datab (727:727:727) (723:723:723))
        (PORT datac (220:220:220) (260:260:260))
        (PORT datad (449:449:449) (506:506:506))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (425:425:425))
        (PORT datab (273:273:273) (315:315:315))
        (PORT datad (238:238:238) (274:274:274))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (495:495:495))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (276:276:276) (320:320:320))
        (PORT datad (236:236:236) (272:272:272))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (387:387:387))
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (258:258:258) (342:342:342))
        (PORT datad (259:259:259) (335:335:335))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (414:414:414))
        (PORT datab (729:729:729) (725:725:725))
        (PORT datac (218:218:218) (257:257:257))
        (PORT datad (446:446:446) (502:502:502))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (495:495:495))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (276:276:276) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (729:729:729) (725:725:725))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1678:1678:1678) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (808:808:808))
        (PORT datab (660:660:660) (662:662:662))
        (PORT datac (472:472:472) (532:532:532))
        (PORT datad (406:406:406) (415:415:415))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1464:1464:1464) (1502:1502:1502))
        (PORT datad (1133:1133:1133) (1174:1174:1174))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (853:853:853))
        (PORT datab (448:448:448) (467:467:467))
        (PORT datac (1038:1038:1038) (1056:1056:1056))
        (PORT datad (676:676:676) (675:675:675))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (6058:6058:6058) (5880:5880:5880))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (881:881:881) (922:922:922))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (699:699:699) (784:784:784))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (866:866:866) (914:914:914))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (773:773:773))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (855:855:855) (911:911:911))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (851:851:851) (914:914:914))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (862:862:862) (925:925:925))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (715:715:715) (794:794:794))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (859:859:859) (928:928:928))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1090:1090:1090) (1129:1129:1129))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (867:867:867) (912:912:912))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1104:1104:1104) (1146:1146:1146))
        (PORT clrn (2365:2365:2365) (2391:2391:2391))
        (PORT sload (2563:2563:2563) (2597:2597:2597))
        (PORT ena (1960:1960:1960) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2353:2353:2353) (2335:2335:2335))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1761:1761:1761) (1794:1794:1794))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (758:758:758) (804:804:804))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1281:1281:1281))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (760:760:760) (807:807:807))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (861:861:861))
        (PORT datad (753:753:753) (797:797:797))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1666:1666:1666))
        (PORT datab (1234:1234:1234) (1280:1280:1280))
        (PORT datac (1106:1106:1106) (1140:1140:1140))
        (PORT datad (771:771:771) (827:827:827))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (544:544:544))
        (PORT datab (465:465:465) (528:528:528))
        (PORT datad (259:259:259) (309:309:309))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (960:960:960))
        (PORT datab (783:783:783) (851:851:851))
        (PORT datac (737:737:737) (734:734:734))
        (PORT datad (842:842:842) (924:924:924))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (403:403:403))
        (PORT datab (837:837:837) (901:901:901))
        (PORT datac (3298:3298:3298) (3381:3381:3381))
        (PORT datad (294:294:294) (372:372:372))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1789:1789:1789) (1793:1793:1793))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (734:734:734))
        (PORT datab (799:799:799) (843:843:843))
        (PORT datac (727:727:727) (713:713:713))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1458:1458:1458))
        (PORT datab (1233:1233:1233) (1279:1279:1279))
        (PORT datac (1368:1368:1368) (1400:1400:1400))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1629:1629:1629) (1636:1636:1636))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (1195:1195:1195) (1267:1267:1267))
        (PORT datac (807:807:807) (864:864:864))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (866:866:866) (911:911:911))
        (PORT datac (777:777:777) (838:838:838))
        (PORT datad (740:740:740) (744:744:744))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1155:1155:1155))
        (PORT datab (797:797:797) (865:865:865))
        (PORT datac (719:719:719) (765:765:765))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1325:1325:1325))
        (PORT datac (807:807:807) (865:865:865))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (916:916:916))
        (PORT datab (867:867:867) (911:911:911))
        (PORT datac (718:718:718) (764:764:764))
        (PORT datad (409:409:409) (416:416:416))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1153:1153:1153))
        (PORT datab (771:771:771) (783:783:783))
        (PORT datac (767:767:767) (834:834:834))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (1194:1194:1194) (1266:1266:1266))
        (PORT datad (1076:1076:1076) (1120:1120:1120))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1226:1226:1226) (1290:1290:1290))
        (PORT datad (1076:1076:1076) (1121:1121:1121))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (869:869:869))
        (PORT datad (831:831:831) (894:894:894))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (899:899:899))
        (PORT datab (867:867:867) (924:924:924))
        (PORT datac (750:750:750) (812:812:812))
        (PORT datad (1394:1394:1394) (1435:1435:1435))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (422:422:422))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (622:622:622) (616:616:616))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (330:330:330))
        (PORT datab (272:272:272) (327:327:327))
        (PORT datad (377:377:377) (374:374:374))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (331:331:331))
        (PORT datab (271:271:271) (326:326:326))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (329:329:329))
        (PORT datab (273:273:273) (328:328:328))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (335:335:335))
        (PORT datab (266:266:266) (319:319:319))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (414:414:414))
        (PORT datab (256:256:256) (299:299:299))
        (PORT datac (616:616:616) (610:610:610))
        (PORT datad (298:298:298) (378:378:378))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (418:418:418))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (329:329:329))
        (PORT datab (272:272:272) (327:327:327))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (419:419:419))
        (PORT datac (217:217:217) (257:257:257))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (660:660:660))
        (PORT datab (402:402:402) (417:417:417))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1660:1660:1660) (1667:1667:1667))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (802:802:802))
        (PORT datab (680:680:680) (671:671:671))
        (PORT datac (808:808:808) (866:866:866))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1446:1446:1446) (1482:1482:1482))
        (PORT datad (823:823:823) (883:883:883))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (865:865:865) (937:937:937))
        (PORT datac (690:690:690) (740:740:740))
        (PORT datad (416:416:416) (432:432:432))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (849:849:849) (905:905:905))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1119:1119:1119) (1150:1150:1150))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (773:773:773))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (865:865:865) (913:913:913))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (861:861:861) (916:916:916))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (864:864:864) (912:912:912))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (851:851:851) (918:918:918))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1071:1071:1071) (1102:1102:1102))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1644:1644:1644) (1663:1663:1663))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2327:2327:2327) (2372:2372:2372))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (365:365:365))
        (PORT datab (451:451:451) (509:509:509))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1124:1124:1124) (1161:1161:1161))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (407:407:407))
        (PORT datab (1191:1191:1191) (1263:1263:1263))
        (PORT datad (1066:1066:1066) (1114:1114:1114))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (1271:1271:1271) (1326:1326:1326))
        (PORT datad (1064:1064:1064) (1111:1111:1111))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (937:937:937))
        (PORT datab (869:869:869) (926:926:926))
        (PORT datac (750:750:750) (812:812:812))
        (PORT datad (1396:1396:1396) (1437:1437:1437))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1829:1829:1829) (1853:1853:1853))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3685:3685:3685) (3861:3861:3861))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2828:2828:2828) (2826:2826:2826))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (364:364:364))
        (PORT datab (451:451:451) (512:512:512))
        (PORT datad (458:458:458) (508:508:508))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1060:1060:1060) (1093:1093:1093))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (964:964:964))
        (PORT datac (777:777:777) (845:845:845))
        (PORT datad (830:830:830) (908:908:908))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (962:962:962))
        (PORT datac (776:776:776) (844:844:844))
        (PORT datad (831:831:831) (909:909:909))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (424:424:424))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (738:738:738) (734:734:734))
        (PORT datad (729:729:729) (736:736:736))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (967:967:967))
        (PORT datac (779:779:779) (848:848:848))
        (PORT datad (828:828:828) (906:906:906))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (963:963:963))
        (PORT datac (777:777:777) (845:845:845))
        (PORT datad (832:832:832) (911:911:911))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (461:461:461))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1789:1789:1789) (1793:1793:1793))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (877:877:877))
        (PORT datac (717:717:717) (763:763:763))
        (PORT datad (817:817:817) (867:867:867))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (727:727:727) (734:734:734))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (503:503:503) (552:552:552))
        (PORT datad (426:426:426) (429:429:429))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1747:1747:1747) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (802:802:802) (851:851:851))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1534:1534:1534))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (861:861:861))
        (PORT datac (757:757:757) (807:807:807))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5488:5488:5488) (5629:5629:5629))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1716:1716:1716) (1716:1716:1716))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (361:361:361))
        (PORT datab (1401:1401:1401) (1434:1434:1434))
        (PORT datac (461:461:461) (514:514:514))
        (PORT datad (446:446:446) (491:491:491))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2418:2418:2418) (2478:2478:2478))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3330:3330:3330) (3288:3288:3288))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (549:549:549))
        (PORT datab (502:502:502) (553:553:553))
        (PORT datad (262:262:262) (313:313:313))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2676:2676:2676) (2674:2674:2674))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5734:5734:5734) (5869:5869:5869))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (548:548:548))
        (PORT datab (504:504:504) (553:553:553))
        (PORT datad (258:258:258) (308:308:308))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4723:4723:4723) (4821:4821:4821))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1713:1713:1713) (1648:1648:1648))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2849:2849:2849) (2882:2882:2882))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (848:848:848) (841:841:841))
        (PORT ena (1091:1091:1091) (1050:1050:1050))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (527:527:527))
        (PORT datab (503:503:503) (552:552:552))
        (PORT datad (263:263:263) (314:314:314))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1378:1378:1378) (1395:1395:1395))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (686:686:686) (763:763:763))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (685:685:685) (762:762:762))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1395:1395:1395))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1199:1199:1199) (1271:1271:1271))
        (PORT datac (450:450:450) (498:498:498))
        (PORT datad (798:798:798) (843:843:843))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1226:1226:1226) (1290:1290:1290))
        (PORT datad (796:796:796) (841:841:841))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (780:780:780) (828:828:828))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1824:1824:1824) (1855:1855:1855))
        (PORT sload (1487:1487:1487) (1592:1592:1592))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (797:797:797))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2076:2076:2076) (2077:2077:2077))
        (PORT sload (1519:1519:1519) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datab (501:501:501) (552:552:552))
        (PORT datad (263:263:263) (313:313:313))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (2078:2078:2078) (2087:2087:2087))
        (PORT sload (2105:2105:2105) (2125:2125:2125))
        (PORT ena (927:927:927) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1193:1193:1193) (1265:1265:1265))
        (PORT datac (1029:1029:1029) (1072:1072:1072))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1119:1119:1119))
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (1226:1226:1226) (1290:1290:1290))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1169:1169:1169))
        (PORT datad (712:712:712) (763:763:763))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (469:469:469))
        (PORT datab (290:290:290) (336:336:336))
        (PORT datad (232:232:232) (255:255:255))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1046:1046:1046))
        (PORT datab (871:871:871) (929:929:929))
        (PORT datac (747:747:747) (808:808:808))
        (PORT datad (1400:1400:1400) (1442:1442:1442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1170:1170:1170))
        (PORT datab (474:474:474) (478:478:478))
        (PORT datac (727:727:727) (776:776:776))
        (PORT datad (714:714:714) (765:765:765))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (295:295:295) (392:392:392))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (466:466:466))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (256:256:256) (293:293:293))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (462:462:462))
        (PORT datab (328:328:328) (433:433:433))
        (PORT datad (287:287:287) (371:371:371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (426:426:426))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (255:255:255) (292:292:292))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (458:458:458))
        (PORT datab (329:329:329) (434:434:434))
        (PORT datac (288:288:288) (386:386:386))
        (PORT datad (288:288:288) (372:372:372))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1171:1171:1171))
        (PORT datab (433:433:433) (441:441:441))
        (PORT datad (715:715:715) (765:765:765))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (465:465:465))
        (PORT datab (327:327:327) (433:433:433))
        (PORT datac (283:283:283) (379:379:379))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (465:465:465))
        (PORT datab (327:327:327) (432:432:432))
        (PORT datac (729:729:729) (777:777:777))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (464:464:464))
        (PORT datab (328:328:328) (433:433:433))
        (PORT datac (284:284:284) (381:381:381))
        (PORT datad (286:286:286) (370:370:370))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (283:283:283) (328:328:328))
        (PORT datac (728:728:728) (777:777:777))
        (PORT datad (5485:5485:5485) (5335:5335:5335))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (321:321:321))
        (PORT datac (695:695:695) (745:745:745))
        (PORT datad (1395:1395:1395) (1437:1437:1437))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1148:1148:1148) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1619:1619:1619))
        (PORT datab (786:786:786) (848:848:848))
        (PORT datac (690:690:690) (740:740:740))
        (PORT datad (242:242:242) (274:274:274))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (548:548:548))
        (PORT datab (275:275:275) (317:317:317))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (483:483:483))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (754:754:754) (816:816:816))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (450:450:450))
        (PORT datab (790:790:790) (852:852:852))
        (PORT datac (429:429:429) (438:438:438))
        (PORT datad (425:425:425) (477:477:477))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1198:1198:1198) (1271:1271:1271))
        (PORT datac (714:714:714) (748:748:748))
        (PORT datad (784:784:784) (835:835:835))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1790:1790:1790) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1271:1271:1271) (1326:1326:1326))
        (PORT datad (785:785:785) (837:837:837))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1767:1767:1767) (1795:1795:1795))
        (PORT ena (1757:1757:1757) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (724:724:724))
        (PORT datab (795:795:795) (844:844:844))
        (PORT datac (765:765:765) (810:810:810))
        (PORT datad (677:677:677) (707:707:707))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2213:2213:2213))
        (PORT asdata (801:801:801) (809:809:809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (899:899:899))
        (PORT datad (319:319:319) (408:408:408))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (897:897:897))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (544:544:544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (6955:6955:6955) (6842:6842:6842))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1135:1135:1135))
        (PORT datad (1099:1099:1099) (1138:1138:1138))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (906:906:906))
        (PORT datab (747:747:747) (784:784:784))
        (PORT datac (1895:1895:1895) (1847:1847:1847))
        (PORT datad (393:393:393) (396:396:396))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (562:562:562))
        (PORT datab (1157:1157:1157) (1212:1212:1212))
        (PORT datad (1257:1257:1257) (1316:1316:1316))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[27\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (855:855:855))
        (PORT datac (306:306:306) (405:405:405))
        (PORT datad (523:523:523) (588:588:588))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (593:593:593))
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (313:313:313) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (828:828:828))
        (PORT datab (1297:1297:1297) (1369:1369:1369))
        (PORT datac (541:541:541) (610:610:610))
        (PORT datad (1111:1111:1111) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1133:1133:1133))
        (PORT datad (1098:1098:1098) (1137:1137:1137))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (480:480:480))
        (PORT datab (862:862:862) (934:934:934))
        (PORT datac (2402:2402:2402) (2317:2317:2317))
        (PORT datad (732:732:732) (767:767:767))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (561:561:561))
        (PORT datab (1158:1158:1158) (1214:1214:1214))
        (PORT datad (1260:1260:1260) (1320:1320:1320))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (558:558:558))
        (PORT datad (524:524:524) (590:590:590))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (862:862:862))
        (PORT datad (529:529:529) (596:596:596))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (594:594:594))
        (PORT datab (344:344:344) (446:446:446))
        (PORT datac (303:303:303) (396:396:396))
        (PORT datad (314:314:314) (402:402:402))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (1068:1068:1068) (1099:1099:1099))
        (PORT ena (1698:1698:1698) (1670:1670:1670))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (593:593:593))
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (313:313:313) (400:400:400))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (340:340:340) (442:442:442))
        (PORT datac (297:297:297) (389:389:389))
        (PORT datad (304:304:304) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1507:1507:1507))
        (PORT datab (841:841:841) (896:896:896))
        (PORT datac (2039:2039:2039) (2057:2057:2057))
        (PORT datad (1300:1300:1300) (1325:1325:1325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1212:1212:1212))
        (PORT datab (758:758:758) (795:795:795))
        (PORT datac (310:310:310) (406:406:406))
        (PORT datad (463:463:463) (516:516:516))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (863:863:863))
        (PORT datab (401:401:401) (416:416:416))
        (PORT datac (310:310:310) (407:407:407))
        (PORT datad (530:530:530) (597:597:597))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|reset_regs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50)
    (DELAY
      (ABSOLUTE
        (PORT datac (4152:4152:4152) (4536:4536:4536))
        (PORT datad (1046:1046:1046) (1079:1079:1079))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3138:3138:3138) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1264:1264:1264) (1295:1295:1295))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5059:5059:5059) (5107:5107:5107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1155:1155:1155) (1211:1211:1211))
        (PORT datad (776:776:776) (780:780:780))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1978:1978:1978))
        (PORT datab (1687:1687:1687) (1648:1648:1648))
        (PORT datad (1875:1875:1875) (1856:1856:1856))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1685:1685:1685) (1645:1645:1645))
        (PORT datac (295:295:295) (385:385:385))
        (PORT datad (793:793:793) (840:840:840))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1295:1295:1295) (1367:1367:1367))
        (PORT datad (776:776:776) (780:780:780))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (828:828:828))
        (PORT datab (1291:1291:1291) (1361:1361:1361))
        (PORT datac (540:540:540) (608:608:608))
        (PORT datad (1107:1107:1107) (1167:1167:1167))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1749:1749:1749) (1785:1785:1785))
        (PORT datad (1400:1400:1400) (1442:1442:1442))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (480:480:480))
        (PORT datab (862:862:862) (934:934:934))
        (PORT datac (3047:3047:3047) (2932:2932:2932))
        (PORT datad (733:733:733) (767:767:767))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (561:561:561))
        (PORT datab (1157:1157:1157) (1213:1213:1213))
        (PORT datad (1258:1258:1258) (1317:1317:1317))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (1086:1086:1086) (1115:1115:1115))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1160:1160:1160))
        (PORT datac (277:277:277) (357:357:357))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (1369:1369:1369) (1375:1375:1375))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (1369:1369:1369) (1374:1374:1374))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1987:1987:1987) (1988:1988:1988))
        (PORT datad (1657:1657:1657) (1639:1639:1639))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (975:975:975))
        (PORT datab (2198:2198:2198) (2184:2184:2184))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1613:1613:1613))
        (PORT datab (1409:1409:1409) (1418:1418:1418))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1083:1083:1083))
        (PORT datab (1409:1409:1409) (1419:1419:1419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (977:977:977))
        (PORT datab (1017:1017:1017) (1059:1059:1059))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (978:978:978))
        (PORT datab (1115:1115:1115) (1137:1137:1137))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1083:1083:1083))
        (PORT datab (1410:1410:1410) (1420:1420:1420))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1309:1309:1309))
        (PORT datab (1411:1411:1411) (1421:1421:1421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1099:1099:1099))
        (PORT datab (1411:1411:1411) (1421:1421:1421))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1447:1447:1447))
        (PORT datab (1152:1152:1152) (1208:1208:1208))
        (PORT datac (755:755:755) (795:795:795))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1119:1119:1119))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1032:1032:1032) (1030:1030:1030))
        (PORT datad (783:783:783) (815:815:815))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1408:1408:1408))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3783:3783:3783))
        (PORT d[1] (4576:4576:4576) (4706:4706:4706))
        (PORT d[2] (1616:1616:1616) (1679:1679:1679))
        (PORT d[3] (3458:3458:3458) (3407:3407:3407))
        (PORT d[4] (2697:2697:2697) (2676:2676:2676))
        (PORT d[5] (1723:1723:1723) (1722:1722:1722))
        (PORT d[6] (4878:4878:4878) (5086:5086:5086))
        (PORT d[7] (2675:2675:2675) (2777:2777:2777))
        (PORT d[8] (1907:1907:1907) (1888:1888:1888))
        (PORT d[9] (4789:4789:4789) (4736:4736:4736))
        (PORT d[10] (5607:5607:5607) (5583:5583:5583))
        (PORT d[11] (1712:1712:1712) (1710:1710:1710))
        (PORT d[12] (4039:4039:4039) (4097:4097:4097))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1783:1783:1783))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4511:4511:4511))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (2552:2552:2552) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2191:2191:2191))
        (PORT clk (2530:2530:2530) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3696:3696:3696))
        (PORT d[1] (2263:2263:2263) (2369:2369:2369))
        (PORT d[2] (2700:2700:2700) (2830:2830:2830))
        (PORT d[3] (4206:4206:4206) (4144:4144:4144))
        (PORT d[4] (2802:2802:2802) (2848:2848:2848))
        (PORT d[5] (2638:2638:2638) (2795:2795:2795))
        (PORT d[6] (4504:4504:4504) (4635:4635:4635))
        (PORT d[7] (3344:3344:3344) (3305:3305:3305))
        (PORT d[8] (2688:2688:2688) (2690:2690:2690))
        (PORT d[9] (3260:3260:3260) (3305:3305:3305))
        (PORT d[10] (7339:7339:7339) (7551:7551:7551))
        (PORT d[11] (2208:2208:2208) (2176:2176:2176))
        (PORT d[12] (4914:4914:4914) (5141:5141:5141))
        (PORT clk (2525:2525:2525) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3627:3627:3627))
        (PORT clk (2525:2525:2525) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2519:2519:2519))
        (PORT d[0] (4184:4184:4184) (4268:4268:4268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2271:2271:2271))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3597:3597:3597))
        (PORT d[1] (3544:3544:3544) (3696:3696:3696))
        (PORT d[2] (4245:4245:4245) (4177:4177:4177))
        (PORT d[3] (5796:5796:5796) (6035:6035:6035))
        (PORT d[4] (6410:6410:6410) (6642:6642:6642))
        (PORT d[5] (3040:3040:3040) (3025:3025:3025))
        (PORT d[6] (3821:3821:3821) (4044:4044:4044))
        (PORT d[7] (3163:3163:3163) (3223:3223:3223))
        (PORT d[8] (4963:4963:4963) (5069:5069:5069))
        (PORT d[9] (4994:4994:4994) (5233:5233:5233))
        (PORT d[10] (6449:6449:6449) (6759:6759:6759))
        (PORT d[11] (3358:3358:3358) (3347:3347:3347))
        (PORT d[12] (3286:3286:3286) (3348:3348:3348))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (4993:4993:4993))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3442:3442:3442))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (5776:5776:5776) (5829:5829:5829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2431:2431:2431))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4403:4403:4403))
        (PORT d[1] (2983:2983:2983) (3104:3104:3104))
        (PORT d[2] (3054:3054:3054) (3212:3212:3212))
        (PORT d[3] (4511:4511:4511) (4723:4723:4723))
        (PORT d[4] (3536:3536:3536) (3563:3563:3563))
        (PORT d[5] (3020:3020:3020) (3174:3174:3174))
        (PORT d[6] (5138:5138:5138) (5276:5276:5276))
        (PORT d[7] (4811:4811:4811) (4860:4860:4860))
        (PORT d[8] (3160:3160:3160) (3217:3217:3217))
        (PORT d[9] (4260:4260:4260) (4254:4254:4254))
        (PORT d[10] (6615:6615:6615) (6838:6838:6838))
        (PORT d[11] (4177:4177:4177) (4095:4095:4095))
        (PORT d[12] (4507:4507:4507) (4731:4731:4731))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3259:3259:3259))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (5080:5080:5080) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1709:1709:1709) (1749:1749:1749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1089:1089:1089))
        (PORT clk (2576:2576:2576) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3719:3719:3719))
        (PORT d[1] (4232:4232:4232) (4365:4365:4365))
        (PORT d[2] (5011:5011:5011) (4943:4943:4943))
        (PORT d[3] (5828:5828:5828) (6080:6080:6080))
        (PORT d[4] (7515:7515:7515) (7752:7752:7752))
        (PORT d[5] (2044:2044:2044) (2039:2039:2039))
        (PORT d[6] (4859:4859:4859) (5065:5065:5065))
        (PORT d[7] (2010:2010:2010) (2010:2010:2010))
        (PORT d[8] (2250:2250:2250) (2223:2223:2223))
        (PORT d[9] (5088:5088:5088) (5020:5020:5020))
        (PORT d[10] (7164:7164:7164) (7464:7464:7464))
        (PORT d[11] (4334:4334:4334) (4303:4303:4303))
        (PORT d[12] (3666:3666:3666) (3726:3726:3726))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1622:1622:1622))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4167:4167:4167))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (PORT d[0] (4166:4166:4166) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1875:1875:1875))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3633:3633:3633))
        (PORT d[1] (1975:1975:1975) (2094:2094:2094))
        (PORT d[2] (2350:2350:2350) (2482:2482:2482))
        (PORT d[3] (4569:4569:4569) (4500:4500:4500))
        (PORT d[4] (2728:2728:2728) (2756:2756:2756))
        (PORT d[5] (2638:2638:2638) (2789:2789:2789))
        (PORT d[6] (4812:4812:4812) (4962:4962:4962))
        (PORT d[7] (3779:3779:3779) (3839:3839:3839))
        (PORT d[8] (3883:3883:3883) (3934:3934:3934))
        (PORT d[9] (4738:4738:4738) (4731:4731:4731))
        (PORT d[10] (6628:6628:6628) (6823:6823:6823))
        (PORT d[11] (2550:2550:2550) (2509:2509:2509))
        (PORT d[12] (4504:4504:4504) (4732:4732:4732))
        (PORT clk (2520:2520:2520) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3165:3165:3165))
        (PORT clk (2520:2520:2520) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (PORT d[0] (4621:4621:4621) (4410:4410:4410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1701:1701:1701))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3921:3921:3921))
        (PORT d[1] (3208:3208:3208) (3366:3366:3366))
        (PORT d[2] (4296:4296:4296) (4233:4233:4233))
        (PORT d[3] (5452:5452:5452) (5705:5705:5705))
        (PORT d[4] (6811:6811:6811) (7058:7058:7058))
        (PORT d[5] (2440:2440:2440) (2440:2440:2440))
        (PORT d[6] (4181:4181:4181) (4398:4398:4398))
        (PORT d[7] (3289:3289:3289) (3256:3256:3256))
        (PORT d[8] (4960:4960:4960) (5067:5067:5067))
        (PORT d[9] (5337:5337:5337) (5566:5566:5566))
        (PORT d[10] (6465:6465:6465) (6776:6776:6776))
        (PORT d[11] (3350:3350:3350) (3338:3338:3338))
        (PORT d[12] (3270:3270:3270) (3328:3328:3328))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2165:2165:2165))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3467:3467:3467))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (5640:5640:5640) (5797:5797:5797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2505:2505:2505))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4122:4122:4122))
        (PORT d[1] (2982:2982:2982) (3105:3105:3105))
        (PORT d[2] (3072:3072:3072) (3231:3231:3231))
        (PORT d[3] (4159:4159:4159) (4379:4379:4379))
        (PORT d[4] (2934:2934:2934) (3014:3014:3014))
        (PORT d[5] (2640:2640:2640) (2799:2799:2799))
        (PORT d[6] (5189:5189:5189) (5331:5331:5331))
        (PORT d[7] (4124:4124:4124) (4181:4181:4181))
        (PORT d[8] (3213:3213:3213) (3277:3277:3277))
        (PORT d[9] (4026:4026:4026) (4026:4026:4026))
        (PORT d[10] (6603:6603:6603) (6826:6826:6826))
        (PORT d[11] (4608:4608:4608) (4523:4523:4523))
        (PORT d[12] (4219:4219:4219) (4456:4456:4456))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4275:4275:4275))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (4503:4503:4503) (4312:4312:4312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT asdata (2064:2064:2064) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3424:3424:3424) (3607:3607:3607))
        (PORT datab (1843:1843:1843) (1831:1831:1831))
        (PORT datac (1807:1807:1807) (1820:1820:1820))
        (PORT datad (2660:2660:2660) (2601:2601:2601))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1506:1506:1506))
        (PORT datab (2395:2395:2395) (2365:2365:2365))
        (PORT datac (3388:3388:3388) (3562:3562:3562))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1868:1868:1868))
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4455:4455:4455))
        (PORT d[1] (2340:2340:2340) (2400:2400:2400))
        (PORT d[2] (1537:1537:1537) (1603:1603:1603))
        (PORT d[3] (3085:3085:3085) (3025:3025:3025))
        (PORT d[4] (2341:2341:2341) (2326:2326:2326))
        (PORT d[5] (1713:1713:1713) (1713:1713:1713))
        (PORT d[6] (2766:2766:2766) (2922:2922:2922))
        (PORT d[7] (2886:2886:2886) (2954:2954:2954))
        (PORT d[8] (1984:1984:1984) (1965:1965:1965))
        (PORT d[9] (4384:4384:4384) (4324:4324:4324))
        (PORT d[10] (5281:5281:5281) (5259:5259:5259))
        (PORT d[11] (1718:1718:1718) (1728:1728:1728))
        (PORT d[12] (2122:2122:2122) (2126:2126:2126))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5795:5795:5795) (5799:5799:5799))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (4992:4992:4992))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (PORT d[0] (3747:3747:3747) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (898:898:898))
        (PORT clk (2504:2504:2504) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3646:3646:3646))
        (PORT d[1] (2644:2644:2644) (2754:2754:2754))
        (PORT d[2] (3009:3009:3009) (3088:3088:3088))
        (PORT d[3] (3273:3273:3273) (3368:3368:3368))
        (PORT d[4] (3498:3498:3498) (3530:3530:3530))
        (PORT d[5] (2239:2239:2239) (2359:2359:2359))
        (PORT d[6] (6423:6423:6423) (6450:6450:6450))
        (PORT d[7] (3739:3739:3739) (3700:3700:3700))
        (PORT d[8] (5445:5445:5445) (5326:5326:5326))
        (PORT d[9] (2596:2596:2596) (2652:2652:2652))
        (PORT d[10] (5920:5920:5920) (6119:6119:6119))
        (PORT d[11] (4709:4709:4709) (4679:4679:4679))
        (PORT d[12] (4635:4635:4635) (4665:4665:4665))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5716:5716:5716) (5489:5489:5489))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2492:2492:2492))
        (PORT d[0] (2626:2626:2626) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2215:2215:2215))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4442:4442:4442))
        (PORT d[1] (3110:3110:3110) (3195:3195:3195))
        (PORT d[2] (1893:1893:1893) (1947:1947:1947))
        (PORT d[3] (3910:3910:3910) (3779:3779:3779))
        (PORT d[4] (3737:3737:3737) (3619:3619:3619))
        (PORT d[5] (2146:2146:2146) (2191:2191:2191))
        (PORT d[6] (2646:2646:2646) (2761:2761:2761))
        (PORT d[7] (2677:2677:2677) (2761:2761:2761))
        (PORT d[8] (3591:3591:3591) (3575:3575:3575))
        (PORT d[9] (2777:2777:2777) (2819:2819:2819))
        (PORT d[10] (4541:4541:4541) (4714:4714:4714))
        (PORT d[11] (2669:2669:2669) (2696:2696:2696))
        (PORT d[12] (3151:3151:3151) (3070:3070:3070))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3732:3732:3732))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6868:6868:6868) (7008:7008:7008))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4615:4615:4615) (4425:4425:4425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1974:1974:1974))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3658:3658:3658))
        (PORT d[1] (4009:4009:4009) (3874:3874:3874))
        (PORT d[2] (2988:2988:2988) (3115:3115:3115))
        (PORT d[3] (4999:4999:4999) (4891:4891:4891))
        (PORT d[4] (3960:3960:3960) (4049:4049:4049))
        (PORT d[5] (2980:2980:2980) (3123:3123:3123))
        (PORT d[6] (4493:4493:4493) (4607:4607:4607))
        (PORT d[7] (3166:3166:3166) (3179:3179:3179))
        (PORT d[8] (3056:3056:3056) (3062:3062:3062))
        (PORT d[9] (2853:2853:2853) (2893:2893:2893))
        (PORT d[10] (6634:6634:6634) (6870:6870:6870))
        (PORT d[11] (2854:2854:2854) (2879:2879:2879))
        (PORT d[12] (4550:4550:4550) (4578:4578:4578))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3614:3614:3614))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (5214:5214:5214) (4912:4912:4912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2654:2654:2654))
        (PORT datab (795:795:795) (789:789:789))
        (PORT datac (3384:3384:3384) (3558:3558:3558))
        (PORT datad (1836:1836:1836) (1802:1802:1802))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1562:1562:1562))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4494:4494:4494))
        (PORT d[1] (2379:2379:2379) (2442:2442:2442))
        (PORT d[2] (1681:1681:1681) (1656:1656:1656))
        (PORT d[3] (5223:5223:5223) (5307:5307:5307))
        (PORT d[4] (2327:2327:2327) (2310:2310:2310))
        (PORT d[5] (2094:2094:2094) (2094:2094:2094))
        (PORT d[6] (2727:2727:2727) (2878:2878:2878))
        (PORT d[7] (1974:1974:1974) (2079:2079:2079))
        (PORT d[8] (4287:4287:4287) (4234:4234:4234))
        (PORT d[9] (4011:4011:4011) (3953:3953:3953))
        (PORT d[10] (5312:5312:5312) (5294:5294:5294))
        (PORT d[11] (4236:4236:4236) (4215:4215:4215))
        (PORT d[12] (2050:2050:2050) (2046:2046:2046))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2395:2395:2395))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4274:4274:4274))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (2596:2596:2596) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (911:911:911))
        (PORT clk (2514:2514:2514) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3682:3682:3682))
        (PORT d[1] (2901:2901:2901) (2847:2847:2847))
        (PORT d[2] (3009:3009:3009) (3087:3087:3087))
        (PORT d[3] (2925:2925:2925) (3022:3022:3022))
        (PORT d[4] (3529:3529:3529) (3563:3563:3563))
        (PORT d[5] (2264:2264:2264) (2387:2387:2387))
        (PORT d[6] (6397:6397:6397) (6422:6422:6422))
        (PORT d[7] (2974:2974:2974) (2935:2935:2935))
        (PORT d[8] (5497:5497:5497) (5382:5382:5382))
        (PORT d[9] (2876:2876:2876) (2920:2920:2920))
        (PORT d[10] (6237:6237:6237) (6417:6417:6417))
        (PORT d[11] (4709:4709:4709) (4678:4678:4678))
        (PORT d[12] (5984:5984:5984) (6027:6027:6027))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2745:2745:2745))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (PORT d[0] (2921:2921:2921) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1550:1550:1550))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4514:4514:4514))
        (PORT d[1] (2413:2413:2413) (2478:2478:2478))
        (PORT d[2] (1713:1713:1713) (1690:1690:1690))
        (PORT d[3] (4877:4877:4877) (4967:4967:4967))
        (PORT d[4] (2013:2013:2013) (1991:1991:1991))
        (PORT d[5] (2136:2136:2136) (2141:2141:2141))
        (PORT d[6] (3038:3038:3038) (3181:3181:3181))
        (PORT d[7] (1973:1973:1973) (2078:2078:2078))
        (PORT d[8] (4286:4286:4286) (4233:4233:4233))
        (PORT d[9] (4331:4331:4331) (4265:4265:4265))
        (PORT d[10] (5201:5201:5201) (5174:5174:5174))
        (PORT d[11] (4236:4236:4236) (4214:4214:4214))
        (PORT d[12] (1766:1766:1766) (1772:1772:1772))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1888:1888:1888))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4630:4630:4630))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (2594:2594:2594) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (954:954:954))
        (PORT clk (2501:2501:2501) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2502:2502:2502))
        (PORT d[1] (2590:2590:2590) (2533:2533:2533))
        (PORT d[2] (3002:3002:3002) (3080:3080:3080))
        (PORT d[3] (4037:4037:4037) (4175:4175:4175))
        (PORT d[4] (4773:4773:4773) (4932:4932:4932))
        (PORT d[5] (2220:2220:2220) (2337:2337:2337))
        (PORT d[6] (6358:6358:6358) (6379:6379:6379))
        (PORT d[7] (3199:3199:3199) (3139:3139:3139))
        (PORT d[8] (5427:5427:5427) (5308:5308:5308))
        (PORT d[9] (2269:2269:2269) (2338:2338:2338))
        (PORT d[10] (5923:5923:5923) (6118:6118:6118))
        (PORT d[11] (4377:4377:4377) (4350:4350:4350))
        (PORT d[12] (5957:5957:5957) (5999:5999:5999))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5058:5058:5058))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT d[0] (4393:4393:4393) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2695:2695:2695) (2655:2655:2655))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1037:1037:1037) (1022:1022:1022))
        (PORT datad (1068:1068:1068) (1058:1058:1058))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1113:1113:1113))
        (PORT datac (1082:1082:1082) (1111:1111:1111))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3295:3295:3295))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (4211:4211:4211))
        (PORT d[1] (5138:5138:5138) (5428:5428:5428))
        (PORT d[2] (3343:3343:3343) (3280:3280:3280))
        (PORT d[3] (4714:4714:4714) (4782:4782:4782))
        (PORT d[4] (4854:4854:4854) (4946:4946:4946))
        (PORT d[5] (2852:2852:2852) (2886:2886:2886))
        (PORT d[6] (2696:2696:2696) (2821:2821:2821))
        (PORT d[7] (2286:2286:2286) (2384:2384:2384))
        (PORT d[8] (3182:3182:3182) (3152:3152:3152))
        (PORT d[9] (3636:3636:3636) (3577:3577:3577))
        (PORT d[10] (4138:4138:4138) (4123:4123:4123))
        (PORT d[11] (3249:3249:3249) (3239:3239:3239))
        (PORT d[12] (3344:3344:3344) (3301:3301:3301))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5054:5054:5054))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7314:7314:7314) (7497:7497:7497))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (3424:3424:3424) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2361:2361:2361))
        (PORT clk (2483:2483:2483) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3610:3610:3610))
        (PORT d[1] (3659:3659:3659) (3601:3601:3601))
        (PORT d[2] (2623:2623:2623) (2706:2706:2706))
        (PORT d[3] (3649:3649:3649) (3780:3780:3780))
        (PORT d[4] (3985:3985:3985) (4157:4157:4157))
        (PORT d[5] (2543:2543:2543) (2655:2655:2655))
        (PORT d[6] (4989:4989:4989) (5036:5036:5036))
        (PORT d[7] (3695:3695:3695) (3652:3652:3652))
        (PORT d[8] (4401:4401:4401) (4294:4294:4294))
        (PORT d[9] (3957:3957:3957) (3960:3960:3960))
        (PORT d[10] (5806:5806:5806) (5957:5957:5957))
        (PORT d[11] (3633:3633:3633) (3603:3603:3603))
        (PORT d[12] (4913:4913:4913) (4975:4975:4975))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3596:3596:3596))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2477:2477:2477))
        (PORT d[0] (3393:3393:3393) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4182:4182:4182))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4465:4465:4465))
        (PORT d[1] (2770:2770:2770) (2869:2869:2869))
        (PORT d[2] (1972:1972:1972) (2029:2029:2029))
        (PORT d[3] (3225:3225:3225) (3118:3118:3118))
        (PORT d[4] (2796:2796:2796) (2719:2719:2719))
        (PORT d[5] (2474:2474:2474) (2504:2504:2504))
        (PORT d[6] (2608:2608:2608) (2721:2721:2721))
        (PORT d[7] (2350:2350:2350) (2444:2444:2444))
        (PORT d[8] (3204:3204:3204) (3192:3192:3192))
        (PORT d[9] (2476:2476:2476) (2526:2526:2526))
        (PORT d[10] (4564:4564:4564) (4741:4741:4741))
        (PORT d[11] (3028:3028:3028) (3044:3044:3044))
        (PORT d[12] (2540:2540:2540) (2485:2485:2485))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3127:3127:3127))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6877:6877:6877) (7020:7020:7020))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (4059:4059:4059) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1946:1946:1946))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3429:3429:3429))
        (PORT d[1] (3287:3287:3287) (3181:3181:3181))
        (PORT d[2] (2649:2649:2649) (2770:2770:2770))
        (PORT d[3] (4972:4972:4972) (4862:4862:4862))
        (PORT d[4] (3386:3386:3386) (3512:3512:3512))
        (PORT d[5] (2962:2962:2962) (3101:3101:3101))
        (PORT d[6] (4529:4529:4529) (4641:4641:4641))
        (PORT d[7] (2472:2472:2472) (2509:2509:2509))
        (PORT d[8] (3099:3099:3099) (3107:3107:3107))
        (PORT d[9] (2498:2498:2498) (2540:2540:2540))
        (PORT d[10] (6338:6338:6338) (6583:6583:6583))
        (PORT d[11] (3438:3438:3438) (3437:3437:3437))
        (PORT d[12] (4227:4227:4227) (4263:4263:4263))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3233:3233:3233))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (5246:5246:5246) (4938:4938:4938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2653:2653:2653))
        (PORT datab (1730:1730:1730) (1716:1716:1716))
        (PORT datac (3385:3385:3385) (3559:3559:3559))
        (PORT datad (1439:1439:1439) (1463:1463:1463))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3621:3621:3621))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (4164:4164:4164))
        (PORT d[1] (4820:4820:4820) (5112:5112:5112))
        (PORT d[2] (2716:2716:2716) (2675:2675:2675))
        (PORT d[3] (3825:3825:3825) (3925:3925:3925))
        (PORT d[4] (4523:4523:4523) (4610:4610:4610))
        (PORT d[5] (2811:2811:2811) (2844:2844:2844))
        (PORT d[6] (2713:2713:2713) (2840:2840:2840))
        (PORT d[7] (2292:2292:2292) (2390:2390:2390))
        (PORT d[8] (3530:3530:3530) (3486:3486:3486))
        (PORT d[9] (3612:3612:3612) (3550:3550:3550))
        (PORT d[10] (3725:3725:3725) (3712:3712:3712))
        (PORT d[11] (2612:2612:2612) (2630:2630:2630))
        (PORT d[12] (2725:2725:2725) (2705:2705:2705))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2809:2809:2809))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6998:6998:6998) (7185:7185:7185))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (3569:3569:3569) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2380:2380:2380))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3566:3566:3566))
        (PORT d[1] (3661:3661:3661) (3590:3590:3590))
        (PORT d[2] (2628:2628:2628) (2711:2711:2711))
        (PORT d[3] (3653:3653:3653) (3784:3784:3784))
        (PORT d[4] (3695:3695:3695) (3859:3859:3859))
        (PORT d[5] (2253:2253:2253) (2367:2367:2367))
        (PORT d[6] (4358:4358:4358) (4439:4439:4439))
        (PORT d[7] (3708:3708:3708) (3664:3664:3664))
        (PORT d[8] (3831:3831:3831) (3736:3736:3736))
        (PORT d[9] (3995:3995:3995) (4000:4000:4000))
        (PORT d[10] (5469:5469:5469) (5627:5627:5627))
        (PORT d[11] (2983:2983:2983) (2980:2980:2980))
        (PORT d[12] (4911:4911:4911) (4971:4971:4971))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3637:3637:3637))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (4146:4146:4146) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4214:4214:4214))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (4125:4125:4125))
        (PORT d[1] (3062:3062:3062) (3144:3144:3144))
        (PORT d[2] (1900:1900:1900) (1967:1967:1967))
        (PORT d[3] (3923:3923:3923) (3797:3797:3797))
        (PORT d[4] (3450:3450:3450) (3342:3342:3342))
        (PORT d[5] (2421:2421:2421) (2447:2447:2447))
        (PORT d[6] (2945:2945:2945) (3052:3052:3052))
        (PORT d[7] (2983:2983:2983) (3069:3069:3069))
        (PORT d[8] (3572:3572:3572) (3555:3555:3555))
        (PORT d[9] (2822:2822:2822) (2870:2870:2870))
        (PORT d[10] (4869:4869:4869) (5040:5040:5040))
        (PORT d[11] (2637:2637:2637) (2656:2656:2656))
        (PORT d[12] (3185:3185:3185) (3098:3098:3098))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2508:2508:2508))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7184:7184:7184) (7316:7316:7316))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (3340:3340:3340) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2541:2541:2541))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4391:4391:4391))
        (PORT d[1] (4274:4274:4274) (4127:4127:4127))
        (PORT d[2] (2994:2994:2994) (3120:3120:3120))
        (PORT d[3] (5554:5554:5554) (5432:5432:5432))
        (PORT d[4] (4020:4020:4020) (4106:4106:4106))
        (PORT d[5] (2968:2968:2968) (3112:3112:3112))
        (PORT d[6] (4475:4475:4475) (4589:4589:4589))
        (PORT d[7] (3172:3172:3172) (3184:3184:3184))
        (PORT d[8] (2773:2773:2773) (2792:2792:2792))
        (PORT d[9] (2835:2835:2835) (2874:2874:2874))
        (PORT d[10] (7010:7010:7010) (7241:7241:7241))
        (PORT d[11] (2840:2840:2840) (2860:2860:2860))
        (PORT d[12] (4534:4534:4534) (4549:4549:4549))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2618:2618:2618))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (2559:2559:2559) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2654:2654:2654))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2001:2001:2001) (1970:1970:1970))
        (PORT datad (1487:1487:1487) (1460:1460:1460))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1076:1076:1076))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4153:4153:4153))
        (PORT d[1] (2257:2257:2257) (2303:2303:2303))
        (PORT d[2] (1382:1382:1382) (1361:1361:1361))
        (PORT d[3] (5229:5229:5229) (5314:5314:5314))
        (PORT d[4] (2641:2641:2641) (2621:2621:2621))
        (PORT d[5] (1706:1706:1706) (1706:1706:1706))
        (PORT d[6] (2766:2766:2766) (2923:2923:2923))
        (PORT d[7] (2331:2331:2331) (2436:2436:2436))
        (PORT d[8] (2193:2193:2193) (2176:2176:2176))
        (PORT d[9] (4411:4411:4411) (4352:4352:4352))
        (PORT d[10] (5249:5249:5249) (5228:5228:5228))
        (PORT d[11] (2066:2066:2066) (2075:2075:2075))
        (PORT d[12] (2104:2104:2104) (2107:2107:2107))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2176:2176:2176))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (4993:4993:4993))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2939:2939:2939) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (948:948:948))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3660:3660:3660))
        (PORT d[1] (2918:2918:2918) (2865:2865:2865))
        (PORT d[2] (2295:2295:2295) (2431:2431:2431))
        (PORT d[3] (3638:3638:3638) (3725:3725:3725))
        (PORT d[4] (3196:3196:3196) (3235:3235:3235))
        (PORT d[5] (3056:3056:3056) (3211:3211:3211))
        (PORT d[6] (6689:6689:6689) (6703:6703:6703))
        (PORT d[7] (2994:2994:2994) (2958:2958:2958))
        (PORT d[8] (2672:2672:2672) (2666:2666:2666))
        (PORT d[9] (2897:2897:2897) (2945:2945:2945))
        (PORT d[10] (6236:6236:6236) (6430:6430:6430))
        (PORT d[11] (4705:4705:4705) (4672:4672:4672))
        (PORT d[12] (4610:4610:4610) (4637:4637:4637))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3113:3113:3113))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (2909:2909:2909) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (742:742:742))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4179:4179:4179))
        (PORT d[1] (4932:4932:4932) (5061:5061:5061))
        (PORT d[2] (1572:1572:1572) (1643:1643:1643))
        (PORT d[3] (3867:3867:3867) (3816:3816:3816))
        (PORT d[4] (2324:2324:2324) (2308:2308:2308))
        (PORT d[5] (1690:1690:1690) (1680:1680:1680))
        (PORT d[6] (5243:5243:5243) (5444:5444:5444))
        (PORT d[7] (2339:2339:2339) (2445:2445:2445))
        (PORT d[8] (2216:2216:2216) (2203:2203:2203))
        (PORT d[9] (4699:4699:4699) (4633:4633:4633))
        (PORT d[10] (5649:5649:5649) (5631:5631:5631))
        (PORT d[11] (1700:1700:1700) (1708:1708:1708))
        (PORT d[12] (2073:2073:2073) (2072:2072:2072))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2253:2253:2253))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4238:4238:4238))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (2297:2297:2297) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (936:936:936))
        (PORT clk (2505:2505:2505) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2825:2825:2825))
        (PORT d[1] (2919:2919:2919) (2865:2865:2865))
        (PORT d[2] (3072:3072:3072) (3197:3197:3197))
        (PORT d[3] (3299:3299:3299) (3398:3398:3398))
        (PORT d[4] (3196:3196:3196) (3235:3235:3235))
        (PORT d[5] (3056:3056:3056) (3210:3210:3210))
        (PORT d[6] (4470:4470:4470) (4593:4593:4593))
        (PORT d[7] (3691:3691:3691) (3647:3647:3647))
        (PORT d[8] (2656:2656:2656) (2649:2649:2649))
        (PORT d[9] (2527:2527:2527) (2583:2583:2583))
        (PORT d[10] (6254:6254:6254) (6450:6450:6450))
        (PORT d[11] (4683:4683:4683) (4651:4651:4651))
        (PORT d[12] (4642:4642:4642) (4672:4672:4672))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5436:5436:5436))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (PORT d[0] (4103:4103:4103) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1430:1430:1430))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4512:4512:4512))
        (PORT d[1] (5800:5800:5800) (6081:6081:6081))
        (PORT d[2] (3351:3351:3351) (3289:3289:3289))
        (PORT d[3] (4914:4914:4914) (5006:5006:5006))
        (PORT d[4] (5144:5144:5144) (5222:5222:5222))
        (PORT d[5] (2421:2421:2421) (2421:2421:2421))
        (PORT d[6] (2709:2709:2709) (2849:2849:2849))
        (PORT d[7] (2566:2566:2566) (2640:2640:2640))
        (PORT d[8] (3925:3925:3925) (3879:3879:3879))
        (PORT d[9] (3618:3618:3618) (3562:3562:3562))
        (PORT d[10] (4477:4477:4477) (4456:4456:4456))
        (PORT d[11] (3886:3886:3886) (3870:3870:3870))
        (PORT d[12] (2065:2065:2065) (2060:2060:2060))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2826:2826:2826))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4248:4248:4248))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (3629:3629:3629) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1299:1299:1299))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2872:2872:2872))
        (PORT d[1] (3550:3550:3550) (3472:3472:3472))
        (PORT d[2] (2618:2618:2618) (2689:2689:2689))
        (PORT d[3] (3700:3700:3700) (3842:3842:3842))
        (PORT d[4] (4411:4411:4411) (4580:4580:4580))
        (PORT d[5] (2611:2611:2611) (2722:2722:2722))
        (PORT d[6] (6038:6038:6038) (6062:6062:6062))
        (PORT d[7] (2995:2995:2995) (2958:2958:2958))
        (PORT d[8] (5153:5153:5153) (5045:5045:5045))
        (PORT d[9] (2564:2564:2564) (2623:2623:2623))
        (PORT d[10] (5858:5858:5858) (6052:6052:6052))
        (PORT d[11] (3983:3983:3983) (3955:3955:3955))
        (PORT d[12] (5604:5604:5604) (5650:5650:5650))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3603:3603:3603))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (4620:4620:4620) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2690:2690:2690) (2649:2649:2649))
        (PORT datab (1064:1064:1064) (1052:1052:1052))
        (PORT datac (3390:3390:3390) (3564:3564:3564))
        (PORT datad (1368:1368:1368) (1355:1355:1355))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1499:1499:1499))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4542:4542:4542))
        (PORT d[1] (5861:5861:5861) (6145:6145:6145))
        (PORT d[2] (3364:3364:3364) (3303:3303:3303))
        (PORT d[3] (4897:4897:4897) (4987:4987:4987))
        (PORT d[4] (2679:2679:2679) (2655:2655:2655))
        (PORT d[5] (2465:2465:2465) (2463:2463:2463))
        (PORT d[6] (2403:2403:2403) (2557:2557:2557))
        (PORT d[7] (1982:1982:1982) (2088:2088:2088))
        (PORT d[8] (2530:2530:2530) (2511:2511:2511))
        (PORT d[9] (4031:4031:4031) (3974:3974:3974))
        (PORT d[10] (4924:4924:4924) (4908:4908:4908))
        (PORT d[11] (4216:4216:4216) (4193:4193:4193))
        (PORT d[12] (2090:2090:2090) (2087:2087:2087))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5466:5466:5466))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4565:4565:4565))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (3399:3399:3399) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (957:957:957))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2887:2887:2887))
        (PORT d[1] (3278:3278:3278) (3198:3198:3198))
        (PORT d[2] (2615:2615:2615) (2699:2699:2699))
        (PORT d[3] (4084:4084:4084) (4226:4226:4226))
        (PORT d[4] (4763:4763:4763) (4926:4926:4926))
        (PORT d[5] (2940:2940:2940) (3043:3043:3043))
        (PORT d[6] (6013:6013:6013) (6036:6036:6036))
        (PORT d[7] (3019:3019:3019) (2985:2985:2985))
        (PORT d[8] (5102:5102:5102) (4990:4990:4990))
        (PORT d[9] (2591:2591:2591) (2651:2651:2651))
        (PORT d[10] (6520:6520:6520) (6665:6665:6665))
        (PORT d[11] (4341:4341:4341) (4312:4312:4312))
        (PORT d[12] (4622:4622:4622) (4650:4650:4650))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (4868:4868:4868))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (4043:4043:4043) (4032:4032:4032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1074:1074:1074))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (3386:3386:3386) (3559:3559:3559))
        (PORT datad (1065:1065:1065) (1055:1055:1055))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3556:3556:3556))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (5002:5002:5002))
        (PORT d[1] (4407:4407:4407) (4670:4670:4670))
        (PORT d[2] (5681:5681:5681) (5877:5877:5877))
        (PORT d[3] (3761:3761:3761) (3821:3821:3821))
        (PORT d[4] (4579:4579:4579) (4557:4557:4557))
        (PORT d[5] (5133:5133:5133) (5271:5271:5271))
        (PORT d[6] (2341:2341:2341) (2457:2457:2457))
        (PORT d[7] (3316:3316:3316) (3322:3322:3322))
        (PORT d[8] (3799:3799:3799) (3816:3816:3816))
        (PORT d[9] (2912:2912:2912) (2981:2981:2981))
        (PORT d[10] (4551:4551:4551) (4731:4731:4731))
        (PORT d[11] (3354:3354:3354) (3379:3379:3379))
        (PORT d[12] (3898:3898:3898) (3870:3870:3870))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (3875:3875:3875))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5568:5568:5568))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT d[0] (4194:4194:4194) (4237:4237:4237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3382:3382:3382))
        (PORT clk (2434:2434:2434) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2927:2927:2927))
        (PORT d[1] (3012:3012:3012) (3183:3183:3183))
        (PORT d[2] (3596:3596:3596) (3822:3822:3822))
        (PORT d[3] (5062:5062:5062) (5244:5244:5244))
        (PORT d[4] (3777:3777:3777) (3917:3917:3917))
        (PORT d[5] (2154:2154:2154) (2254:2254:2254))
        (PORT d[6] (3741:3741:3741) (3820:3820:3820))
        (PORT d[7] (4812:4812:4812) (5030:5030:5030))
        (PORT d[8] (3084:3084:3084) (3086:3086:3086))
        (PORT d[9] (4947:4947:4947) (5115:5115:5115))
        (PORT d[10] (5041:5041:5041) (5164:5164:5164))
        (PORT d[11] (3007:3007:3007) (3014:3014:3014))
        (PORT d[12] (3815:3815:3815) (3894:3894:3894))
        (PORT clk (2429:2429:2429) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4809:4809:4809))
        (PORT clk (2429:2429:2429) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (PORT d[0] (3565:3565:3565) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4072:4072:4072))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4759:4759:4759))
        (PORT d[1] (4701:4701:4701) (4958:4958:4958))
        (PORT d[2] (4762:4762:4762) (4925:4925:4925))
        (PORT d[3] (4215:4215:4215) (4357:4357:4357))
        (PORT d[4] (4418:4418:4418) (4463:4463:4463))
        (PORT d[5] (4420:4420:4420) (4539:4539:4539))
        (PORT d[6] (2507:2507:2507) (2695:2695:2695))
        (PORT d[7] (4459:4459:4459) (4406:4406:4406))
        (PORT d[8] (4252:4252:4252) (4194:4194:4194))
        (PORT d[9] (3263:3263:3263) (3369:3369:3369))
        (PORT d[10] (4506:4506:4506) (4705:4705:4705))
        (PORT d[11] (4467:4467:4467) (4496:4496:4496))
        (PORT d[12] (5122:5122:5122) (5033:5033:5033))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3909:3909:3909))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5549:5549:5549) (5618:5618:5618))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT d[0] (5457:5457:5457) (5337:5337:5337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3435:3435:3435))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4249:4249:4249))
        (PORT d[1] (3375:3375:3375) (3538:3538:3538))
        (PORT d[2] (2766:2766:2766) (2935:2935:2935))
        (PORT d[3] (3593:3593:3593) (3731:3731:3731))
        (PORT d[4] (4463:4463:4463) (4707:4707:4707))
        (PORT d[5] (2804:2804:2804) (2900:2900:2900))
        (PORT d[6] (4110:4110:4110) (4222:4222:4222))
        (PORT d[7] (3889:3889:3889) (4007:4007:4007))
        (PORT d[8] (3895:3895:3895) (3836:3836:3836))
        (PORT d[9] (3815:3815:3815) (3934:3934:3934))
        (PORT d[10] (4642:4642:4642) (4712:4712:4712))
        (PORT d[11] (4895:4895:4895) (4946:4946:4946))
        (PORT d[12] (3864:3864:3864) (3972:3972:3972))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3324:3324:3324))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT d[0] (3004:3004:3004) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2238:2238:2238))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2819:2819:2819))
        (PORT d[1] (4766:4766:4766) (5012:5012:5012))
        (PORT d[2] (5815:5815:5815) (6076:6076:6076))
        (PORT d[3] (4181:4181:4181) (4271:4271:4271))
        (PORT d[4] (4409:4409:4409) (4466:4466:4466))
        (PORT d[5] (6117:6117:6117) (6268:6268:6268))
        (PORT d[6] (2000:2000:2000) (2105:2105:2105))
        (PORT d[7] (2256:2256:2256) (2315:2315:2315))
        (PORT d[8] (2239:2239:2239) (2278:2278:2278))
        (PORT d[9] (2445:2445:2445) (2467:2467:2467))
        (PORT d[10] (2323:2323:2323) (2387:2387:2387))
        (PORT d[11] (2172:2172:2172) (2252:2252:2252))
        (PORT d[12] (2771:2771:2771) (2755:2755:2755))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4602:4602:4602))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2919:2919:2919))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (3872:3872:3872) (3771:3771:3771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2886:2886:2886))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3145:3145:3145))
        (PORT d[1] (2854:2854:2854) (2850:2850:2850))
        (PORT d[2] (3629:3629:3629) (3696:3696:3696))
        (PORT d[3] (5548:5548:5548) (5668:5668:5668))
        (PORT d[4] (3642:3642:3642) (3760:3760:3760))
        (PORT d[5] (2545:2545:2545) (2648:2648:2648))
        (PORT d[6] (4421:4421:4421) (4518:4518:4518))
        (PORT d[7] (2819:2819:2819) (2827:2827:2827))
        (PORT d[8] (3355:3355:3355) (3317:3317:3317))
        (PORT d[9] (2470:2470:2470) (2474:2474:2474))
        (PORT d[10] (6554:6554:6554) (6695:6695:6695))
        (PORT d[11] (3495:3495:3495) (3485:3485:3485))
        (PORT d[12] (3967:3967:3967) (4095:4095:4095))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2632:2632:2632))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (3940:3940:3940) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2718:2718:2718) (2555:2555:2555))
        (PORT datab (2892:2892:2892) (2869:2869:2869))
        (PORT datac (3063:3063:3063) (3253:3253:3253))
        (PORT datad (926:926:926) (899:899:899))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3155:3155:3155))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3193:3193:3193))
        (PORT d[1] (4712:4712:4712) (4974:4974:4974))
        (PORT d[2] (5424:5424:5424) (5681:5681:5681))
        (PORT d[3] (3800:3800:3800) (3898:3898:3898))
        (PORT d[4] (4431:4431:4431) (4487:4487:4487))
        (PORT d[5] (5494:5494:5494) (5668:5668:5668))
        (PORT d[6] (1943:1943:1943) (2035:2035:2035))
        (PORT d[7] (2560:2560:2560) (2611:2611:2611))
        (PORT d[8] (2594:2594:2594) (2629:2629:2629))
        (PORT d[9] (2843:2843:2843) (2864:2864:2864))
        (PORT d[10] (2729:2729:2729) (2794:2794:2794))
        (PORT d[11] (1863:1863:1863) (1942:1942:1942))
        (PORT d[12] (2866:2866:2866) (2877:2877:2877))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3489:3489:3489))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3304:3304:3304))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2503:2503:2503))
        (PORT d[0] (4254:4254:4254) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3268:3268:3268))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3158:3158:3158))
        (PORT d[1] (3190:3190:3190) (3181:3181:3181))
        (PORT d[2] (3200:3200:3200) (3277:3277:3277))
        (PORT d[3] (4286:4286:4286) (4463:4463:4463))
        (PORT d[4] (3277:3277:3277) (3399:3399:3399))
        (PORT d[5] (2610:2610:2610) (2719:2719:2719))
        (PORT d[6] (4151:4151:4151) (4260:4260:4260))
        (PORT d[7] (4777:4777:4777) (4993:4993:4993))
        (PORT d[8] (3658:3658:3658) (3613:3613:3613))
        (PORT d[9] (4768:4768:4768) (4978:4978:4978))
        (PORT d[10] (5837:5837:5837) (5983:5983:5983))
        (PORT d[11] (3359:3359:3359) (3332:3332:3332))
        (PORT d[12] (3337:3337:3337) (3484:3484:3484))
        (PORT clk (2425:2425:2425) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3863:3863:3863))
        (PORT clk (2425:2425:2425) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (3728:3728:3728) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3023:3023:3023) (2968:2968:2968))
        (PORT datab (2544:2544:2544) (2577:2577:2577))
        (PORT datac (917:917:917) (886:886:886))
        (PORT datad (1890:1890:1890) (1825:1825:1825))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2471:2471:2471))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4526:4526:4526))
        (PORT d[1] (2761:2761:2761) (2860:2860:2860))
        (PORT d[2] (1553:1553:1553) (1619:1619:1619))
        (PORT d[3] (3971:3971:3971) (3844:3844:3844))
        (PORT d[4] (3817:3817:3817) (3702:3702:3702))
        (PORT d[5] (2384:2384:2384) (2411:2411:2411))
        (PORT d[6] (2960:2960:2960) (3069:3069:3069))
        (PORT d[7] (2729:2729:2729) (2819:2819:2819))
        (PORT d[8] (3610:3610:3610) (3597:3597:3597))
        (PORT d[9] (2797:2797:2797) (2842:2842:2842))
        (PORT d[10] (4902:4902:4902) (5075:5075:5075))
        (PORT d[11] (2628:2628:2628) (2646:2646:2646))
        (PORT d[12] (3741:3741:3741) (3644:3644:3644))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3745:3745:3745))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7188:7188:7188) (7324:7324:7324))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (4659:4659:4659) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2548:2548:2548))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4339:4339:4339))
        (PORT d[1] (4290:4290:4290) (4146:4146:4146))
        (PORT d[2] (3050:3050:3050) (3177:3177:3177))
        (PORT d[3] (5609:5609:5609) (5478:5478:5478))
        (PORT d[4] (3296:3296:3296) (3419:3419:3419))
        (PORT d[5] (3287:3287:3287) (3422:3422:3422))
        (PORT d[6] (4090:4090:4090) (4213:4213:4213))
        (PORT d[7] (3181:3181:3181) (3193:3193:3193))
        (PORT d[8] (3024:3024:3024) (3017:3017:3017))
        (PORT d[9] (2841:2841:2841) (2881:2881:2881))
        (PORT d[10] (6640:6640:6640) (6877:6877:6877))
        (PORT d[11] (3462:3462:3462) (3457:3457:3457))
        (PORT d[12] (4601:4601:4601) (4633:4633:4633))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3574:3574:3574))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (4689:4689:4689) (4417:4417:4417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (877:877:877))
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4166:4166:4166))
        (PORT d[1] (4875:4875:4875) (5000:5000:5000))
        (PORT d[2] (1595:1595:1595) (1669:1669:1669))
        (PORT d[3] (3456:3456:3456) (3403:3403:3403))
        (PORT d[4] (2717:2717:2717) (2697:2697:2697))
        (PORT d[5] (1391:1391:1391) (1397:1397:1397))
        (PORT d[6] (3074:3074:3074) (3221:3221:3221))
        (PORT d[7] (2344:2344:2344) (2450:2450:2450))
        (PORT d[8] (1600:1600:1600) (1580:1580:1580))
        (PORT d[9] (5070:5070:5070) (5006:5006:5006))
        (PORT d[10] (5687:5687:5687) (5671:5671:5671))
        (PORT d[11] (1369:1369:1369) (1376:1376:1376))
        (PORT d[12] (2426:2426:2426) (2421:2421:2421))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2570:2570:2570))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4566:4566:4566))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (PORT d[0] (2624:2624:2624) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1729:1729:1729))
        (PORT clk (2530:2530:2530) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (3983:3983:3983))
        (PORT d[1] (2348:2348:2348) (2467:2467:2467))
        (PORT d[2] (3063:3063:3063) (3187:3187:3187))
        (PORT d[3] (3331:3331:3331) (3433:3433:3433))
        (PORT d[4] (3158:3158:3158) (3195:3195:3195))
        (PORT d[5] (2604:2604:2604) (2721:2721:2721))
        (PORT d[6] (4522:4522:4522) (4654:4654:4654))
        (PORT d[7] (3327:3327:3327) (3286:3286:3286))
        (PORT d[8] (2299:2299:2299) (2314:2314:2314))
        (PORT d[9] (2923:2923:2923) (2974:2974:2974))
        (PORT d[10] (6266:6266:6266) (6464:6464:6464))
        (PORT d[11] (1979:1979:1979) (1946:1946:1946))
        (PORT d[12] (4935:4935:4935) (5165:5165:5165))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5438:5438:5438))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2520:2520:2520))
        (PORT d[0] (3782:3782:3782) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3425:3425:3425) (3608:3608:3608))
        (PORT datab (1831:1831:1831) (1797:1797:1797))
        (PORT datac (1065:1065:1065) (1070:1070:1070))
        (PORT datad (2659:2659:2659) (2600:2600:2600))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1844:1844:1844))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4525:4525:4525))
        (PORT d[1] (3068:3068:3068) (3164:3164:3164))
        (PORT d[2] (1600:1600:1600) (1672:1672:1672))
        (PORT d[3] (4313:4313:4313) (4182:4182:4182))
        (PORT d[4] (3784:3784:3784) (3683:3683:3683))
        (PORT d[5] (2080:2080:2080) (2111:2111:2111))
        (PORT d[6] (3322:3322:3322) (3426:3426:3426))
        (PORT d[7] (3061:3061:3061) (3140:3140:3140))
        (PORT d[8] (3942:3942:3942) (3922:3922:3922))
        (PORT d[9] (3165:3165:3165) (3207:3207:3207))
        (PORT d[10] (5195:5195:5195) (5362:5362:5362))
        (PORT d[11] (2531:2531:2531) (2533:2533:2533))
        (PORT d[12] (4088:4088:4088) (3985:3985:3985))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3191:3191:3191))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (4582:4582:4582))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (4191:4191:4191) (3997:3997:3997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1929:1929:1929))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4701:4701:4701))
        (PORT d[1] (4599:4599:4599) (4431:4431:4431))
        (PORT d[2] (3380:3380:3380) (3502:3502:3502))
        (PORT d[3] (5633:5633:5633) (5505:5505:5505))
        (PORT d[4] (3372:3372:3372) (3498:3498:3498))
        (PORT d[5] (3331:3331:3331) (3469:3469:3469))
        (PORT d[6] (4814:4814:4814) (4922:4922:4922))
        (PORT d[7] (3499:3499:3499) (3504:3504:3504))
        (PORT d[8] (2409:2409:2409) (2424:2424:2424))
        (PORT d[9] (3210:3210:3210) (3246:3246:3246))
        (PORT d[10] (6644:6644:6644) (6882:6882:6882))
        (PORT d[11] (3429:3429:3429) (3429:3429:3429))
        (PORT d[12] (4936:4936:4936) (4961:4961:4961))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (2969:2969:2969))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (3136:3136:3136) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (855:855:855))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (4115:4115:4115))
        (PORT d[1] (4564:4564:4564) (4687:4687:4687))
        (PORT d[2] (1604:1604:1604) (1681:1681:1681))
        (PORT d[3] (3841:3841:3841) (3786:3786:3786))
        (PORT d[4] (2686:2686:2686) (2666:2666:2666))
        (PORT d[5] (2062:2062:2062) (2060:2060:2060))
        (PORT d[6] (5266:5266:5266) (5469:5469:5469))
        (PORT d[7] (2695:2695:2695) (2797:2797:2797))
        (PORT d[8] (1895:1895:1895) (1874:1874:1874))
        (PORT d[9] (4762:4762:4762) (4708:4708:4708))
        (PORT d[10] (5638:5638:5638) (5618:5618:5618))
        (PORT d[11] (1689:1689:1689) (1692:1692:1692))
        (PORT d[12] (4008:4008:4008) (4063:4063:4063))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1526:1526:1526))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4577:4577:4577))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (2279:2279:2279) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1563:1563:1563))
        (PORT clk (2530:2530:2530) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3716:3716:3716))
        (PORT d[1] (2314:2314:2314) (2430:2430:2430))
        (PORT d[2] (2701:2701:2701) (2831:2831:2831))
        (PORT d[3] (3621:3621:3621) (3714:3714:3714))
        (PORT d[4] (3168:3168:3168) (3204:3204:3204))
        (PORT d[5] (2665:2665:2665) (2823:2823:2823))
        (PORT d[6] (4782:4782:4782) (4901:4901:4901))
        (PORT d[7] (3367:3367:3367) (3329:3329:3329))
        (PORT d[8] (2668:2668:2668) (2665:2665:2665))
        (PORT d[9] (2924:2924:2924) (2974:2974:2974))
        (PORT d[10] (6298:6298:6298) (6504:6504:6504))
        (PORT d[11] (2220:2220:2220) (2185:2185:2185))
        (PORT d[12] (4843:4843:4843) (5068:5068:5068))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (6050:6050:6050))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2520:2520:2520))
        (PORT d[0] (4111:4111:4111) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3427:3427:3427) (3610:3610:3610))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1755:1755:1755) (1778:1778:1778))
        (PORT datad (1075:1075:1075) (1068:1068:1068))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1340:1340:1340))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4060:4060:4060))
        (PORT d[1] (3386:3386:3386) (3474:3474:3474))
        (PORT d[2] (2266:2266:2266) (2291:2291:2291))
        (PORT d[3] (1745:1745:1745) (1755:1755:1755))
        (PORT d[4] (2870:2870:2870) (2898:2898:2898))
        (PORT d[5] (1836:1836:1836) (1881:1881:1881))
        (PORT d[6] (1143:1143:1143) (1189:1189:1189))
        (PORT d[7] (1183:1183:1183) (1239:1239:1239))
        (PORT d[8] (1383:1383:1383) (1420:1420:1420))
        (PORT d[9] (1738:1738:1738) (1758:1758:1758))
        (PORT d[10] (1899:1899:1899) (1992:1992:1992))
        (PORT d[11] (1211:1211:1211) (1259:1259:1259))
        (PORT d[12] (1567:1567:1567) (1613:1613:1613))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1636:1636:1636))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3666:3666:3666))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (PORT d[0] (2333:2333:2333) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1538:1538:1538))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2500:2500:2500))
        (PORT d[1] (3776:3776:3776) (3959:3959:3959))
        (PORT d[2] (1439:1439:1439) (1442:1442:1442))
        (PORT d[3] (2380:2380:2380) (2362:2362:2362))
        (PORT d[4] (2809:2809:2809) (2865:2865:2865))
        (PORT d[5] (3096:3096:3096) (3099:3099:3099))
        (PORT d[6] (3764:3764:3764) (3850:3850:3850))
        (PORT d[7] (4965:4965:4965) (5061:5061:5061))
        (PORT d[8] (4557:4557:4557) (4606:4606:4606))
        (PORT d[9] (2584:2584:2584) (2596:2596:2596))
        (PORT d[10] (1684:1684:1684) (1665:1665:1665))
        (PORT d[11] (1488:1488:1488) (1511:1511:1511))
        (PORT d[12] (4899:4899:4899) (5117:5117:5117))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1682:1682:1682))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (3747:3747:3747) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4038:4038:4038))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3690:3690:3690))
        (PORT d[1] (3436:3436:3436) (3565:3565:3565))
        (PORT d[2] (3406:3406:3406) (3430:3430:3430))
        (PORT d[3] (6507:6507:6507) (6787:6787:6787))
        (PORT d[4] (6396:6396:6396) (6645:6645:6645))
        (PORT d[5] (2771:2771:2771) (2792:2792:2792))
        (PORT d[6] (3921:3921:3921) (4183:4183:4183))
        (PORT d[7] (3216:3216:3216) (3209:3209:3209))
        (PORT d[8] (5173:5173:5173) (5222:5222:5222))
        (PORT d[9] (4510:4510:4510) (4700:4700:4700))
        (PORT d[10] (6647:6647:6647) (6951:6951:6951))
        (PORT d[11] (2149:2149:2149) (2184:2184:2184))
        (PORT d[12] (2608:2608:2608) (2641:2641:2641))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3455:3455:3455))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5930:5930:5930))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (5310:5310:5310) (5437:5437:5437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2905:2905:2905))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4542:4542:4542))
        (PORT d[1] (2713:2713:2713) (2892:2892:2892))
        (PORT d[2] (3487:3487:3487) (3555:3555:3555))
        (PORT d[3] (4356:4356:4356) (4510:4510:4510))
        (PORT d[4] (3391:3391:3391) (3447:3447:3447))
        (PORT d[5] (2699:2699:2699) (2704:2704:2704))
        (PORT d[6] (4467:4467:4467) (4572:4572:4572))
        (PORT d[7] (4166:4166:4166) (4257:4257:4257))
        (PORT d[8] (3167:3167:3167) (3227:3227:3227))
        (PORT d[9] (2665:2665:2665) (2646:2646:2646))
        (PORT d[10] (3351:3351:3351) (3320:3320:3320))
        (PORT d[11] (3960:3960:3960) (3960:3960:3960))
        (PORT d[12] (4465:4465:4465) (4721:4721:4721))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3306:3306:3306))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (5289:5289:5289) (5117:5117:5117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1347:1347:1347))
        (PORT datab (2425:2425:2425) (2576:2576:2576))
        (PORT datac (2983:2983:2983) (2972:2972:2972))
        (PORT datad (1312:1312:1312) (1278:1278:1278))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3627:3627:3627))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3278:3278:3278))
        (PORT d[1] (3525:3525:3525) (3677:3677:3677))
        (PORT d[2] (4322:4322:4322) (4261:4261:4261))
        (PORT d[3] (5468:5468:5468) (5724:5724:5724))
        (PORT d[4] (6750:6750:6750) (6993:6993:6993))
        (PORT d[5] (2716:2716:2716) (2707:2707:2707))
        (PORT d[6] (3839:3839:3839) (4065:4065:4065))
        (PORT d[7] (2671:2671:2671) (2658:2658:2658))
        (PORT d[8] (4959:4959:4959) (5066:5066:5066))
        (PORT d[9] (4971:4971:4971) (5207:5207:5207))
        (PORT d[10] (6496:6496:6496) (6811:6811:6811))
        (PORT d[11] (3380:3380:3380) (3373:3373:3373))
        (PORT d[12] (3267:3267:3267) (3329:3329:3329))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5378:5378:5378))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3466:3466:3466))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (7065:7065:7065) (6908:6908:6908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2155:2155:2155))
        (PORT clk (2486:2486:2486) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4086:4086:4086))
        (PORT d[1] (3289:3289:3289) (3402:3402:3402))
        (PORT d[2] (3072:3072:3072) (3230:3230:3230))
        (PORT d[3] (4490:4490:4490) (4700:4700:4700))
        (PORT d[4] (3824:3824:3824) (3846:3846:3846))
        (PORT d[5] (2973:2973:2973) (3124:3124:3124))
        (PORT d[6] (5157:5157:5157) (5296:5296:5296))
        (PORT d[7] (4449:4449:4449) (4500:4500:4500))
        (PORT d[8] (3212:3212:3212) (3276:3276:3276))
        (PORT d[9] (4025:4025:4025) (4025:4025:4025))
        (PORT d[10] (6318:6318:6318) (6552:6552:6552))
        (PORT d[11] (4210:4210:4210) (4131:4131:4131))
        (PORT d[12] (4194:4194:4194) (4428:4428:4428))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (2969:2969:2969))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (PORT d[0] (2951:2951:2951) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3594:3594:3594))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3621:3621:3621))
        (PORT d[1] (3519:3519:3519) (3670:3670:3670))
        (PORT d[2] (3958:3958:3958) (3893:3893:3893))
        (PORT d[3] (5482:5482:5482) (5736:5736:5736))
        (PORT d[4] (6437:6437:6437) (6678:6678:6678))
        (PORT d[5] (2773:2773:2773) (2768:2768:2768))
        (PORT d[6] (3239:3239:3239) (3499:3499:3499))
        (PORT d[7] (3196:3196:3196) (3257:3257:3257))
        (PORT d[8] (5156:5156:5156) (5227:5227:5227))
        (PORT d[9] (4594:4594:4594) (4834:4834:4834))
        (PORT d[10] (6112:6112:6112) (6425:6425:6425))
        (PORT d[11] (2981:2981:2981) (2970:2970:2970))
        (PORT d[12] (3318:3318:3318) (3383:3383:3383))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (4996:4996:4996))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3119:3119:3119))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (5514:5514:5514) (5575:5575:5575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2420:2420:2420))
        (PORT clk (2480:2480:2480) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4103:4103:4103))
        (PORT d[1] (2621:2621:2621) (2749:2749:2749))
        (PORT d[2] (2784:2784:2784) (2948:2948:2948))
        (PORT d[3] (4539:4539:4539) (4753:4753:4753))
        (PORT d[4] (3484:3484:3484) (3514:3514:3514))
        (PORT d[5] (2994:2994:2994) (3148:3148:3148))
        (PORT d[6] (4847:4847:4847) (4994:4994:4994))
        (PORT d[7] (4469:4469:4469) (4520:4520:4520))
        (PORT d[8] (2725:2725:2725) (2764:2764:2764))
        (PORT d[9] (3670:3670:3670) (3668:3668:3668))
        (PORT d[10] (6620:6620:6620) (6844:6844:6844))
        (PORT d[11] (3543:3543:3543) (3488:3488:3488))
        (PORT d[12] (4550:4550:4550) (4777:4777:4777))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2712:2712:2712))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2469:2469:2469))
        (PORT d[0] (4521:4521:4521) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2420:2420:2420) (2569:2569:2569))
        (PORT datac (1563:1563:1563) (1540:1540:1540))
        (PORT datad (2085:2085:2085) (2037:2037:2037))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2433:2433:2433))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3295:3295:3295))
        (PORT d[1] (3435:3435:3435) (3564:3564:3564))
        (PORT d[2] (3419:3419:3419) (3444:3444:3444))
        (PORT d[3] (6508:6508:6508) (6788:6788:6788))
        (PORT d[4] (6402:6402:6402) (6652:6652:6652))
        (PORT d[5] (2778:2778:2778) (2798:2798:2798))
        (PORT d[6] (4177:4177:4177) (4436:4436:4436))
        (PORT d[7] (2901:2901:2901) (2907:2907:2907))
        (PORT d[8] (5198:5198:5198) (5248:5248:5248))
        (PORT d[9] (4509:4509:4509) (4699:4699:4699))
        (PORT d[10] (6636:6636:6636) (6942:6942:6942))
        (PORT d[11] (2439:2439:2439) (2464:2464:2464))
        (PORT d[12] (2641:2641:2641) (2675:2675:2675))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5557:5557:5557) (5543:5543:5543))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5960:5960:5960))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (5494:5494:5494) (5545:5545:5545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1573:1573:1573))
        (PORT clk (2452:2452:2452) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4587:4587:4587))
        (PORT d[1] (2709:2709:2709) (2898:2898:2898))
        (PORT d[2] (3512:3512:3512) (3581:3581:3581))
        (PORT d[3] (4653:4653:4653) (4804:4804:4804))
        (PORT d[4] (3416:3416:3416) (3473:3473:3473))
        (PORT d[5] (2682:2682:2682) (2688:2688:2688))
        (PORT d[6] (4440:4440:4440) (4544:4544:4544))
        (PORT d[7] (3882:3882:3882) (3975:3975:3975))
        (PORT d[8] (3475:3475:3475) (3526:3526:3526))
        (PORT d[9] (3300:3300:3300) (3246:3246:3246))
        (PORT d[10] (3312:3312:3312) (3276:3276:3276))
        (PORT d[11] (3957:3957:3957) (3951:3951:3951))
        (PORT d[12] (5139:5139:5139) (5387:5387:5387))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2853:2853:2853))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2434:2434:2434))
        (PORT d[0] (5015:5015:5015) (4840:4840:4840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3149:3149:3149))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3569:3569:3569))
        (PORT d[1] (3545:3545:3545) (3688:3688:3688))
        (PORT d[2] (4337:4337:4337) (4414:4414:4414))
        (PORT d[3] (5402:5402:5402) (5616:5616:5616))
        (PORT d[4] (5730:5730:5730) (5926:5926:5926))
        (PORT d[5] (3581:3581:3581) (3558:3558:3558))
        (PORT d[6] (3513:3513:3513) (3705:3705:3705))
        (PORT d[7] (3691:3691:3691) (3678:3678:3678))
        (PORT d[8] (4776:4776:4776) (4826:4826:4826))
        (PORT d[9] (4673:4673:4673) (4793:4793:4793))
        (PORT d[10] (5915:5915:5915) (6175:6175:6175))
        (PORT d[11] (4690:4690:4690) (4644:4644:4644))
        (PORT d[12] (4327:4327:4327) (4312:4312:4312))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4100:4100:4100))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (5643:5643:5643))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (4977:4977:4977) (5105:5105:5105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2320:2320:2320))
        (PORT clk (2436:2436:2436) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3420:3420:3420))
        (PORT d[1] (2648:2648:2648) (2801:2801:2801))
        (PORT d[2] (2352:2352:2352) (2484:2484:2484))
        (PORT d[3] (3129:3129:3129) (3139:3139:3139))
        (PORT d[4] (3307:3307:3307) (3437:3437:3437))
        (PORT d[5] (3016:3016:3016) (3017:3017:3017))
        (PORT d[6] (3311:3311:3311) (3301:3301:3301))
        (PORT d[7] (3042:3042:3042) (3031:3031:3031))
        (PORT d[8] (3453:3453:3453) (3501:3501:3501))
        (PORT d[9] (3349:3349:3349) (3341:3341:3341))
        (PORT d[10] (3102:3102:3102) (3086:3086:3086))
        (PORT d[11] (3004:3004:3004) (3000:3000:3000))
        (PORT d[12] (4105:4105:4105) (4291:4291:4291))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4466:4466:4466))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (PORT d[0] (4018:4018:4018) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1748:1748:1748))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3301:3301:3301))
        (PORT d[1] (2706:2706:2706) (2803:2803:2803))
        (PORT d[2] (2534:2534:2534) (2553:2553:2553))
        (PORT d[3] (5496:5496:5496) (5754:5754:5754))
        (PORT d[4] (6832:6832:6832) (7086:7086:7086))
        (PORT d[5] (2113:2113:2113) (2151:2151:2151))
        (PORT d[6] (4648:4648:4648) (4904:4904:4904))
        (PORT d[7] (1864:1864:1864) (1909:1909:1909))
        (PORT d[8] (5952:5952:5952) (5993:5993:5993))
        (PORT d[9] (5218:5218:5218) (5400:5400:5400))
        (PORT d[10] (1456:1456:1456) (1496:1496:1496))
        (PORT d[11] (1717:1717:1717) (1753:1753:1753))
        (PORT d[12] (1951:1951:1951) (1992:1992:1992))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2619:2619:2619))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3354:3354:3354))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (3001:3001:3001) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1475:1475:1475))
        (PORT clk (2505:2505:2505) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4988:4988:4988))
        (PORT d[1] (3073:3073:3073) (3262:3262:3262))
        (PORT d[2] (4264:4264:4264) (4337:4337:4337))
        (PORT d[3] (4207:4207:4207) (4436:4436:4436))
        (PORT d[4] (4150:4150:4150) (4210:4210:4210))
        (PORT d[5] (2376:2376:2376) (2388:2388:2388))
        (PORT d[6] (4420:4420:4420) (4526:4526:4526))
        (PORT d[7] (4554:4554:4554) (4645:4645:4645))
        (PORT d[8] (3924:3924:3924) (3986:3986:3986))
        (PORT d[9] (3712:3712:3712) (3665:3665:3665))
        (PORT d[10] (2899:2899:2899) (2839:2839:2839))
        (PORT d[11] (4318:4318:4318) (4318:4318:4318))
        (PORT d[12] (4528:4528:4528) (4752:4752:4752))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1658:1658:1658))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (PORT d[0] (4128:4128:4128) (3973:3973:3973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3751:3751:3751))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3983:3983:3983))
        (PORT d[1] (3218:3218:3218) (3378:3378:3378))
        (PORT d[2] (5059:5059:5059) (5137:5137:5137))
        (PORT d[3] (5344:5344:5344) (5546:5546:5546))
        (PORT d[4] (6741:6741:6741) (6927:6927:6927))
        (PORT d[5] (4002:4002:4002) (3988:3988:3988))
        (PORT d[6] (4274:4274:4274) (4458:4458:4458))
        (PORT d[7] (2991:2991:2991) (2991:2991:2991))
        (PORT d[8] (5145:5145:5145) (5200:5200:5200))
        (PORT d[9] (4620:4620:4620) (4733:4733:4733))
        (PORT d[10] (5951:5951:5951) (6222:6222:6222))
        (PORT d[11] (4332:4332:4332) (4291:4291:4291))
        (PORT d[12] (4706:4706:4706) (4693:4693:4693))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4794:4794:4794))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5115:5115:5115) (5174:5174:5174))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (4960:4960:4960) (4876:4876:4876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1658:1658:1658))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3006:3006:3006))
        (PORT d[1] (3423:3423:3423) (3569:3569:3569))
        (PORT d[2] (3018:3018:3018) (3124:3124:3124))
        (PORT d[3] (2416:2416:2416) (2437:2437:2437))
        (PORT d[4] (3299:3299:3299) (3428:3428:3428))
        (PORT d[5] (2681:2681:2681) (2697:2697:2697))
        (PORT d[6] (2032:2032:2032) (2048:2048:2048))
        (PORT d[7] (2714:2714:2714) (2712:2712:2712))
        (PORT d[8] (3249:3249:3249) (3225:3225:3225))
        (PORT d[9] (2373:2373:2373) (2397:2397:2397))
        (PORT d[10] (2730:2730:2730) (2718:2718:2718))
        (PORT d[11] (2648:2648:2648) (2644:2644:2644))
        (PORT d[12] (3709:3709:3709) (3889:3889:3889))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2450:2450:2450))
        (PORT clk (2468:2468:2468) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (PORT d[0] (4057:4057:4057) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3035:3035:3035) (3017:3017:3017))
        (PORT datab (2419:2419:2419) (2569:2569:2569))
        (PORT datac (716:716:716) (704:704:704))
        (PORT datad (1475:1475:1475) (1386:1386:1386))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1269:1269:1269))
        (PORT datab (2260:2260:2260) (2214:2214:2214))
        (PORT datac (2983:2983:2983) (2973:2973:2973))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1757:1757:1757))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3706:3706:3706))
        (PORT d[1] (4390:4390:4390) (4504:4504:4504))
        (PORT d[2] (2281:2281:2281) (2295:2295:2295))
        (PORT d[3] (5497:5497:5497) (5755:5755:5755))
        (PORT d[4] (6861:6861:6861) (7117:7117:7117))
        (PORT d[5] (1551:1551:1551) (1603:1603:1603))
        (PORT d[6] (4597:4597:4597) (4852:4852:4852))
        (PORT d[7] (1534:1534:1534) (1586:1586:1586))
        (PORT d[8] (5953:5953:5953) (5994:5994:5994))
        (PORT d[9] (1775:1775:1775) (1795:1795:1795))
        (PORT d[10] (1796:1796:1796) (1825:1825:1825))
        (PORT d[11] (1466:1466:1466) (1505:1505:1505))
        (PORT d[12] (1903:1903:1903) (1940:1940:1940))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2631:2631:2631))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3332:3332:3332))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (2705:2705:2705) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1286:1286:1286))
        (PORT clk (2508:2508:2508) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4989:4989:4989))
        (PORT d[1] (3043:3043:3043) (3235:3235:3235))
        (PORT d[2] (4257:4257:4257) (4332:4332:4332))
        (PORT d[3] (4182:4182:4182) (4410:4410:4410))
        (PORT d[4] (4125:4125:4125) (4184:4184:4184))
        (PORT d[5] (2408:2408:2408) (2425:2425:2425))
        (PORT d[6] (4796:4796:4796) (4894:4894:4894))
        (PORT d[7] (4562:4562:4562) (4654:4654:4654))
        (PORT d[8] (3862:3862:3862) (3921:3921:3921))
        (PORT d[9] (4364:4364:4364) (4305:4305:4305))
        (PORT d[10] (2912:2912:2912) (2851:2851:2851))
        (PORT d[11] (2149:2149:2149) (2158:2158:2158))
        (PORT d[12] (4541:4541:4541) (4766:4766:4766))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1935:1935:1935))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (PORT d[0] (4128:4128:4128) (3973:3973:3973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4226:4226:4226))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3698:3698:3698))
        (PORT d[1] (3763:3763:3763) (3889:3889:3889))
        (PORT d[2] (3727:3727:3727) (3747:3747:3747))
        (PORT d[3] (6882:6882:6882) (7157:7157:7157))
        (PORT d[4] (6396:6396:6396) (6650:6650:6650))
        (PORT d[5] (2758:2758:2758) (2776:2776:2776))
        (PORT d[6] (4285:4285:4285) (4540:4540:4540))
        (PORT d[7] (3231:3231:3231) (3226:3226:3226))
        (PORT d[8] (5173:5173:5173) (5223:5223:5223))
        (PORT d[9] (4846:4846:4846) (5030:5030:5030))
        (PORT d[10] (6660:6660:6660) (6969:6969:6969))
        (PORT d[11] (2792:2792:2792) (2825:2825:2825))
        (PORT d[12] (3590:3590:3590) (3603:3603:3603))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3756:3756:3756))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5903:5903:5903) (5912:5912:5912))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (5271:5271:5271) (5398:5398:5398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1592:1592:1592))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4432:4432:4432))
        (PORT d[1] (2732:2732:2732) (2925:2925:2925))
        (PORT d[2] (3835:3835:3835) (3905:3905:3905))
        (PORT d[3] (4503:4503:4503) (4710:4710:4710))
        (PORT d[4] (3760:3760:3760) (3814:3814:3814))
        (PORT d[5] (2350:2350:2350) (2361:2361:2361))
        (PORT d[6] (4433:4433:4433) (4539:4539:4539))
        (PORT d[7] (3791:3791:3791) (3883:3883:3883))
        (PORT d[8] (3433:3433:3433) (3486:3486:3486))
        (PORT d[9] (3338:3338:3338) (3291:3291:3291))
        (PORT d[10] (3321:3321:3321) (3286:3286:3286))
        (PORT d[11] (4262:4262:4262) (4266:4266:4266))
        (PORT d[12] (5452:5452:5452) (5689:5689:5689))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2979:2979:2979))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (5323:5323:5323) (5153:5153:5153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3034:3034:3034) (3017:3017:3017))
        (PORT datab (2427:2427:2427) (2578:2578:2578))
        (PORT datac (728:728:728) (719:719:719))
        (PORT datad (1378:1378:1378) (1357:1357:1357))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2099:2099:2099))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3317:3317:3317))
        (PORT d[1] (2729:2729:2729) (2826:2826:2826))
        (PORT d[2] (3383:3383:3383) (3407:3407:3407))
        (PORT d[3] (7264:7264:7264) (7533:7533:7533))
        (PORT d[4] (6788:6788:6788) (7031:7031:7031))
        (PORT d[5] (2814:2814:2814) (2827:2827:2827))
        (PORT d[6] (4640:4640:4640) (4896:4896:4896))
        (PORT d[7] (2173:2173:2173) (2221:2221:2221))
        (PORT d[8] (5614:5614:5614) (5663:5663:5663))
        (PORT d[9] (5184:5184:5184) (5365:5365:5365))
        (PORT d[10] (7018:7018:7018) (7324:7324:7324))
        (PORT d[11] (3153:3153:3153) (3178:3178:3178))
        (PORT d[12] (2267:2267:2267) (2304:2304:2304))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5912:5912:5912) (5888:5888:5888))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (2968:2968:2968))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (5868:5868:5868) (5961:5961:5961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1229:1229:1229))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4620:4620:4620))
        (PORT d[1] (3092:3092:3092) (3281:3281:3281))
        (PORT d[2] (4230:4230:4230) (4302:4302:4302))
        (PORT d[3] (4184:4184:4184) (4410:4410:4410))
        (PORT d[4] (4130:4130:4130) (4187:4187:4187))
        (PORT d[5] (2352:2352:2352) (2360:2360:2360))
        (PORT d[6] (4431:4431:4431) (4538:4538:4538))
        (PORT d[7] (4217:4217:4217) (4308:4308:4308))
        (PORT d[8] (3941:3941:3941) (4003:4003:4003))
        (PORT d[9] (3692:3692:3692) (3642:3642:3642))
        (PORT d[10] (3666:3666:3666) (3626:3626:3626))
        (PORT d[11] (4344:4344:4344) (4344:4344:4344))
        (PORT d[12] (2081:2081:2081) (2082:2082:2082))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2044:2044:2044))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (3503:3503:3503) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1463:1463:1463))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3716:3716:3716))
        (PORT d[1] (2713:2713:2713) (2812:2812:2812))
        (PORT d[2] (2232:2232:2232) (2244:2244:2244))
        (PORT d[3] (5875:5875:5875) (6129:6129:6129))
        (PORT d[4] (6852:6852:6852) (7094:7094:7094))
        (PORT d[5] (1511:1511:1511) (1566:1566:1566))
        (PORT d[6] (3270:3270:3270) (3495:3495:3495))
        (PORT d[7] (1525:1525:1525) (1577:1577:1577))
        (PORT d[8] (1708:1708:1708) (1733:1733:1733))
        (PORT d[9] (1768:1768:1768) (1787:1787:1787))
        (PORT d[10] (1419:1419:1419) (1449:1449:1449))
        (PORT d[11] (1809:1809:1809) (1847:1847:1847))
        (PORT d[12] (1592:1592:1592) (1643:1643:1643))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2171:2171:2171))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3305:3305:3305))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (5361:5361:5361) (5309:5309:5309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1493:1493:1493))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5312:5312:5312))
        (PORT d[1] (3419:3419:3419) (3610:3610:3610))
        (PORT d[2] (4570:4570:4570) (4638:4638:4638))
        (PORT d[3] (4560:4560:4560) (4783:4783:4783))
        (PORT d[4] (2442:2442:2442) (2496:2496:2496))
        (PORT d[5] (2751:2751:2751) (2760:2760:2760))
        (PORT d[6] (3678:3678:3678) (3751:3751:3751))
        (PORT d[7] (4910:4910:4910) (4998:4998:4998))
        (PORT d[8] (4294:4294:4294) (4349:4349:4349))
        (PORT d[9] (4068:4068:4068) (4016:4016:4016))
        (PORT d[10] (1998:1998:1998) (1975:1975:1975))
        (PORT d[11] (1842:1842:1842) (1862:1862:1862))
        (PORT d[12] (2831:2831:2831) (2813:2813:2813))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1319:1319:1319))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (3013:3013:3013) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (743:743:743) (735:735:735))
        (PORT datac (2374:2374:2374) (2532:2532:2532))
        (PORT datad (1285:1285:1285) (1253:1253:1253))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2559:2559:2559))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4030:4030:4030))
        (PORT d[1] (4251:4251:4251) (4440:4440:4440))
        (PORT d[2] (4453:4453:4453) (4541:4541:4541))
        (PORT d[3] (5326:5326:5326) (5494:5494:5494))
        (PORT d[4] (5231:5231:5231) (5360:5360:5360))
        (PORT d[5] (4473:4473:4473) (4558:4558:4558))
        (PORT d[6] (3146:3146:3146) (3368:3368:3368))
        (PORT d[7] (4198:4198:4198) (4218:4218:4218))
        (PORT d[8] (5451:5451:5451) (5494:5494:5494))
        (PORT d[9] (5127:5127:5127) (5296:5296:5296))
        (PORT d[10] (5227:5227:5227) (5423:5423:5423))
        (PORT d[11] (4825:4825:4825) (4783:4783:4783))
        (PORT d[12] (5289:5289:5289) (5223:5223:5223))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4851:4851:4851))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5909:5909:5909) (6012:6012:6012))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (5386:5386:5386) (5400:5400:5400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2681:2681:2681))
        (PORT clk (2514:2514:2514) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4364:4364:4364))
        (PORT d[1] (3747:3747:3747) (3877:3877:3877))
        (PORT d[2] (2310:2310:2310) (2437:2437:2437))
        (PORT d[3] (4536:4536:4536) (4656:4656:4656))
        (PORT d[4] (4386:4386:4386) (4582:4582:4582))
        (PORT d[5] (4711:4711:4711) (4612:4612:4612))
        (PORT d[6] (3887:3887:3887) (3944:3944:3944))
        (PORT d[7] (3493:3493:3493) (3570:3570:3570))
        (PORT d[8] (4184:4184:4184) (4131:4131:4131))
        (PORT d[9] (3427:3427:3427) (3483:3483:3483))
        (PORT d[10] (4252:4252:4252) (4284:4284:4284))
        (PORT d[11] (4182:4182:4182) (4187:4187:4187))
        (PORT d[12] (4592:4592:4592) (4702:4702:4702))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3438:3438:3438))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (PORT d[0] (4221:4221:4221) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2709:2709:2709))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3867:3867:3867) (3962:3962:3962))
        (PORT d[1] (3570:3570:3570) (3728:3728:3728))
        (PORT d[2] (5072:5072:5072) (5153:5153:5153))
        (PORT d[3] (5376:5376:5376) (5578:5578:5578))
        (PORT d[4] (7011:7011:7011) (7198:7198:7198))
        (PORT d[5] (4008:4008:4008) (3998:3998:3998))
        (PORT d[6] (2465:2465:2465) (2656:2656:2656))
        (PORT d[7] (2947:2947:2947) (2944:2944:2944))
        (PORT d[8] (5153:5153:5153) (5210:5210:5210))
        (PORT d[9] (4315:4315:4315) (4436:4436:4436))
        (PORT d[10] (5991:5991:5991) (6265:6265:6265))
        (PORT d[11] (4340:4340:4340) (4299:4299:4299))
        (PORT d[12] (4702:4702:4702) (4694:4694:4694))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3567:3567:3567))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5235:5235:5235))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (4966:4966:4966) (5091:5091:5091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (920:920:920))
        (PORT clk (2489:2489:2489) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2968:2968:2968))
        (PORT d[1] (3742:3742:3742) (3877:3877:3877))
        (PORT d[2] (2711:2711:2711) (2844:2844:2844))
        (PORT d[3] (2406:2406:2406) (2428:2428:2428))
        (PORT d[4] (3942:3942:3942) (4033:4033:4033))
        (PORT d[5] (2659:2659:2659) (2671:2671:2671))
        (PORT d[6] (1988:1988:1988) (2001:2001:2001))
        (PORT d[7] (2690:2690:2690) (2685:2685:2685))
        (PORT d[8] (3257:3257:3257) (3234:3234:3234))
        (PORT d[9] (2409:2409:2409) (2435:2435:2435))
        (PORT d[10] (2738:2738:2738) (2727:2727:2727))
        (PORT d[11] (2289:2289:2289) (2296:2296:2296))
        (PORT d[12] (4069:4069:4069) (4258:4258:4258))
        (PORT clk (2484:2484:2484) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3520:3520:3520))
        (PORT clk (2484:2484:2484) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (PORT d[0] (3303:3303:3303) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2537:2537:2537))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4049:4049:4049))
        (PORT d[1] (4257:4257:4257) (4446:4446:4446))
        (PORT d[2] (4479:4479:4479) (4568:4568:4568))
        (PORT d[3] (4613:4613:4613) (4788:4788:4788))
        (PORT d[4] (5260:5260:5260) (5390:5390:5390))
        (PORT d[5] (4610:4610:4610) (4635:4635:4635))
        (PORT d[6] (3167:3167:3167) (3389:3389:3389))
        (PORT d[7] (4256:4256:4256) (4282:4282:4282))
        (PORT d[8] (5489:5489:5489) (5536:5536:5536))
        (PORT d[9] (5430:5430:5430) (5589:5589:5589))
        (PORT d[10] (5234:5234:5234) (5430:5430:5430))
        (PORT d[11] (4882:4882:4882) (4847:4847:4847))
        (PORT d[12] (5653:5653:5653) (5587:5587:5587))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (5010:5010:5010))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5915:5915:5915) (6018:6018:6018))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (5104:5104:5104) (5071:5071:5071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2350:2350:2350))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4339:4339:4339))
        (PORT d[1] (3759:3759:3759) (3888:3888:3888))
        (PORT d[2] (2323:2323:2323) (2451:2451:2451))
        (PORT d[3] (4883:4883:4883) (4983:4983:4983))
        (PORT d[4] (4370:4370:4370) (4555:4555:4555))
        (PORT d[5] (3565:3565:3565) (3672:3672:3672))
        (PORT d[6] (3724:3724:3724) (3799:3799:3799))
        (PORT d[7] (3473:3473:3473) (3549:3549:3549))
        (PORT d[8] (4167:4167:4167) (4109:4109:4109))
        (PORT d[9] (3454:3454:3454) (3511:3511:3511))
        (PORT d[10] (4209:4209:4209) (4196:4196:4196))
        (PORT d[11] (4214:4214:4214) (4224:4224:4224))
        (PORT d[12] (4958:4958:4958) (5066:5066:5066))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4141:4141:4141))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (4513:4513:4513) (4562:4562:4562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2425:2425:2425))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4312:4312:4312))
        (PORT d[1] (3982:3982:3982) (4144:4144:4144))
        (PORT d[2] (5410:5410:5410) (5489:5489:5489))
        (PORT d[3] (6031:6031:6031) (6212:6212:6212))
        (PORT d[4] (7152:7152:7152) (7344:7344:7344))
        (PORT d[5] (4771:4771:4771) (4755:4755:4755))
        (PORT d[6] (2478:2478:2478) (2671:2671:2671))
        (PORT d[7] (2603:2603:2603) (2602:2602:2602))
        (PORT d[8] (5526:5526:5526) (5582:5582:5582))
        (PORT d[9] (3884:3884:3884) (3957:3957:3957))
        (PORT d[10] (3806:3806:3806) (3947:3947:3947))
        (PORT d[11] (4697:4697:4697) (4654:4654:4654))
        (PORT d[12] (5071:5071:5071) (5062:5062:5062))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4102:4102:4102))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (5239:5239:5239))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT d[0] (5528:5528:5528) (5428:5428:5428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (874:874:874))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2746:2746:2746))
        (PORT d[1] (2256:2256:2256) (2363:2363:2363))
        (PORT d[2] (1965:1965:1965) (2063:2063:2063))
        (PORT d[3] (2756:2756:2756) (2774:2774:2774))
        (PORT d[4] (1992:1992:1992) (1999:1999:1999))
        (PORT d[5] (3036:3036:3036) (3048:3048:3048))
        (PORT d[6] (3664:3664:3664) (3691:3691:3691))
        (PORT d[7] (3068:3068:3068) (3059:3059:3059))
        (PORT d[8] (3596:3596:3596) (3566:3566:3566))
        (PORT d[9] (2795:2795:2795) (2821:2821:2821))
        (PORT d[10] (3159:3159:3159) (3151:3151:3151))
        (PORT d[11] (1966:1966:1966) (1981:1981:1981))
        (PORT d[12] (4413:4413:4413) (4600:4600:4600))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3294:3294:3294))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (2755:2755:2755) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1649:1649:1649))
        (PORT datab (1549:1549:1549) (1611:1611:1611))
        (PORT datac (2063:2063:2063) (2000:2000:2000))
        (PORT datad (714:714:714) (714:714:714))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1749:1749:1749))
        (PORT datab (1549:1549:1549) (1611:1611:1611))
        (PORT datac (1306:1306:1306) (1284:1284:1284))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2698:2698:2698))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4334:4334:4334))
        (PORT d[1] (3595:3595:3595) (3755:3755:3755))
        (PORT d[2] (5397:5397:5397) (5474:5474:5474))
        (PORT d[3] (5703:5703:5703) (5898:5898:5898))
        (PORT d[4] (7145:7145:7145) (7336:7336:7336))
        (PORT d[5] (4405:4405:4405) (4398:4398:4398))
        (PORT d[6] (2472:2472:2472) (2665:2665:2665))
        (PORT d[7] (2649:2649:2649) (2655:2655:2655))
        (PORT d[8] (5494:5494:5494) (5547:5547:5547))
        (PORT d[9] (3615:3615:3615) (3710:3710:3710))
        (PORT d[10] (5236:5236:5236) (5473:5473:5473))
        (PORT d[11] (4690:4690:4690) (4647:4647:4647))
        (PORT d[12] (5082:5082:5082) (5072:5072:5072))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (4815:4815:4815))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5212:5212:5212))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (5304:5304:5304) (5270:5270:5270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1182:1182:1182))
        (PORT clk (2497:2497:2497) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2710:2710:2710))
        (PORT d[1] (2249:2249:2249) (2356:2356:2356))
        (PORT d[2] (3046:3046:3046) (3173:3173:3173))
        (PORT d[3] (2895:2895:2895) (2980:2980:2980))
        (PORT d[4] (2013:2013:2013) (2018:2018:2018))
        (PORT d[5] (3004:3004:3004) (3013:3013:3013))
        (PORT d[6] (2954:2954:2954) (2945:2945:2945))
        (PORT d[7] (3066:3066:3066) (3059:3059:3059))
        (PORT d[8] (1716:1716:1716) (1732:1732:1732))
        (PORT d[9] (2789:2789:2789) (2812:2812:2812))
        (PORT d[10] (3127:3127:3127) (3114:3114:3114))
        (PORT d[11] (2318:2318:2318) (2319:2319:2319))
        (PORT d[12] (3749:3749:3749) (3938:3938:3938))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2379:2379:2379))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (PORT d[0] (2922:2922:2922) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3766:3766:3766))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4040:4040:4040))
        (PORT d[1] (3918:3918:3918) (4110:4110:4110))
        (PORT d[2] (4472:4472:4472) (4561:4561:4561))
        (PORT d[3] (4611:4611:4611) (4785:4785:4785))
        (PORT d[4] (4877:4877:4877) (5007:5007:5007))
        (PORT d[5] (4265:4265:4265) (4295:4295:4295))
        (PORT d[6] (3151:3151:3151) (3377:3377:3377))
        (PORT d[7] (4216:4216:4216) (4236:4236:4236))
        (PORT d[8] (5125:5125:5125) (5170:5170:5170))
        (PORT d[9] (5069:5069:5069) (5233:5233:5233))
        (PORT d[10] (4894:4894:4894) (5101:5101:5101))
        (PORT d[11] (4842:4842:4842) (4800:4800:4800))
        (PORT d[12] (5286:5286:5286) (5223:5223:5223))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5411:5411:5411))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5968:5968:5968))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (5094:5094:5094) (5057:5057:5057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2159:2159:2159))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4357:4357:4357))
        (PORT d[1] (3431:3431:3431) (3571:3571:3571))
        (PORT d[2] (2368:2368:2368) (2475:2475:2475))
        (PORT d[3] (4510:4510:4510) (4628:4628:4628))
        (PORT d[4] (4066:4066:4066) (4272:4272:4272))
        (PORT d[5] (4678:4678:4678) (4578:4578:4578))
        (PORT d[6] (3728:3728:3728) (3804:3804:3804))
        (PORT d[7] (3480:3480:3480) (3568:3568:3568))
        (PORT d[8] (4183:4183:4183) (4130:4130:4130))
        (PORT d[9] (3470:3470:3470) (3552:3552:3552))
        (PORT d[10] (4171:4171:4171) (4157:4157:4157))
        (PORT d[11] (4174:4174:4174) (4177:4177:4177))
        (PORT d[12] (4565:4565:4565) (4674:4674:4674))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3821:3821:3821))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (4170:4170:4170) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2470:2470:2470))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4295:4295:4295))
        (PORT d[1] (3596:3596:3596) (3757:3757:3757))
        (PORT d[2] (5389:5389:5389) (5462:5462:5462))
        (PORT d[3] (5664:5664:5664) (5857:5857:5857))
        (PORT d[4] (7131:7131:7131) (7319:7319:7319))
        (PORT d[5] (4399:4399:4399) (4387:4387:4387))
        (PORT d[6] (2516:2516:2516) (2711:2711:2711))
        (PORT d[7] (2626:2626:2626) (2629:2629:2629))
        (PORT d[8] (5487:5487:5487) (5540:5540:5540))
        (PORT d[9] (4387:4387:4387) (4509:4509:4509))
        (PORT d[10] (5973:5973:5973) (6246:6246:6246))
        (PORT d[11] (4708:4708:4708) (4667:4667:4667))
        (PORT d[12] (4768:4768:4768) (4766:4766:4766))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (4124:4124:4124))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (5191:5191:5191))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (5882:5882:5882) (5779:5779:5779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1194:1194:1194))
        (PORT clk (2495:2495:2495) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2348:2348:2348))
        (PORT d[1] (2236:2236:2236) (2341:2341:2341))
        (PORT d[2] (1947:1947:1947) (2040:2040:2040))
        (PORT d[3] (2415:2415:2415) (2438:2438:2438))
        (PORT d[4] (2009:2009:2009) (2019:2019:2019))
        (PORT d[5] (3029:3029:3029) (3040:3040:3040))
        (PORT d[6] (2942:2942:2942) (2931:2931:2931))
        (PORT d[7] (3053:3053:3053) (3044:3044:3044))
        (PORT d[8] (4165:4165:4165) (4205:4205:4205))
        (PORT d[9] (2756:2756:2756) (2776:2776:2776))
        (PORT d[10] (3119:3119:3119) (3105:3105:3105))
        (PORT d[11] (2298:2298:2298) (2298:2298:2298))
        (PORT d[12] (3748:3748:3748) (3937:3937:3937))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3356:3356:3356))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (PORT d[0] (2412:2412:2412) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1654:1654:1654))
        (PORT datab (1554:1554:1554) (1617:1617:1617))
        (PORT datac (2220:2220:2220) (2068:2068:2068))
        (PORT datad (1059:1059:1059) (1048:1048:1048))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3198:3198:3198))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3703:3703:3703))
        (PORT d[1] (3914:3914:3914) (4100:4100:4100))
        (PORT d[2] (4457:4457:4457) (4543:4543:4543))
        (PORT d[3] (5347:5347:5347) (5515:5515:5515))
        (PORT d[4] (5466:5466:5466) (5567:5567:5567))
        (PORT d[5] (4239:4239:4239) (4264:4264:4264))
        (PORT d[6] (3219:3219:3219) (3442:3442:3442))
        (PORT d[7] (4174:4174:4174) (4191:4191:4191))
        (PORT d[8] (5156:5156:5156) (5204:5204:5204))
        (PORT d[9] (5086:5086:5086) (5251:5251:5251))
        (PORT d[10] (4862:4862:4862) (5065:5065:5065))
        (PORT d[11] (5121:5121:5121) (5073:5073:5073))
        (PORT d[12] (5283:5283:5283) (5217:5217:5217))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (4799:4799:4799))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5646:5646:5646))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (5221:5221:5221) (5330:5330:5330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2032:2032:2032))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4306:4306:4306))
        (PORT d[1] (3399:3399:3399) (3537:3537:3537))
        (PORT d[2] (2340:2340:2340) (2467:2467:2467))
        (PORT d[3] (4529:4529:4529) (4648:4648:4648))
        (PORT d[4] (4037:4037:4037) (4228:4228:4228))
        (PORT d[5] (4704:4704:4704) (4604:4604:4604))
        (PORT d[6] (3736:3736:3736) (3812:3812:3812))
        (PORT d[7] (4178:4178:4178) (4252:4252:4252))
        (PORT d[8] (4177:4177:4177) (4123:4123:4123))
        (PORT d[9] (3717:3717:3717) (3793:3793:3793))
        (PORT d[10] (4494:4494:4494) (4525:4525:4525))
        (PORT d[11] (4158:4158:4158) (4159:4159:4159))
        (PORT d[12] (4555:4555:4555) (4663:4663:4663))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3574:3574:3574))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (PORT d[0] (3117:3117:3117) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1047:1047:1047))
        (PORT datab (1551:1551:1551) (1614:1614:1614))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1932:1932:1932) (1921:1921:1921))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1951:1951:1951))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1784:1784:1784))
        (PORT d[1] (3395:3395:3395) (3484:3484:3484))
        (PORT d[2] (2275:2275:2275) (2301:2301:2301))
        (PORT d[3] (1723:1723:1723) (1743:1743:1743))
        (PORT d[4] (2830:2830:2830) (2855:2855:2855))
        (PORT d[5] (1205:1205:1205) (1257:1257:1257))
        (PORT d[6] (1138:1138:1138) (1183:1183:1183))
        (PORT d[7] (1204:1204:1204) (1262:1262:1262))
        (PORT d[8] (1417:1417:1417) (1450:1450:1450))
        (PORT d[9] (1753:1753:1753) (1775:1775:1775))
        (PORT d[10] (1091:1091:1091) (1127:1127:1127))
        (PORT d[11] (1231:1231:1231) (1280:1280:1280))
        (PORT d[12] (1157:1157:1157) (1197:1197:1197))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1246:1246:1246))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1250:1250:1250))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (3346:3346:3346) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2175:2175:2175))
        (PORT clk (2521:2521:2521) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2470:2470:2470))
        (PORT d[1] (3502:3502:3502) (3481:3481:3481))
        (PORT d[2] (1768:1768:1768) (1776:1776:1776))
        (PORT d[3] (2096:2096:2096) (2091:2091:2091))
        (PORT d[4] (2870:2870:2870) (2931:2931:2931))
        (PORT d[5] (3069:3069:3069) (3072:3072:3072))
        (PORT d[6] (3762:3762:3762) (3850:3850:3850))
        (PORT d[7] (2501:2501:2501) (2516:2516:2516))
        (PORT d[8] (4596:4596:4596) (4650:4650:4650))
        (PORT d[9] (2614:2614:2614) (2632:2632:2632))
        (PORT d[10] (3646:3646:3646) (3578:3578:3578))
        (PORT d[11] (1449:1449:1449) (1466:1466:1466))
        (PORT d[12] (1463:1463:1463) (1472:1472:1472))
        (PORT clk (2516:2516:2516) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2653:2653:2653))
        (PORT clk (2516:2516:2516) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (PORT d[0] (3417:3417:3417) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2287:2287:2287))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1798:1798:1798))
        (PORT d[1] (1462:1462:1462) (1493:1493:1493))
        (PORT d[2] (1440:1440:1440) (1468:1468:1468))
        (PORT d[3] (1059:1059:1059) (1097:1097:1097))
        (PORT d[4] (2529:2529:2529) (2559:2559:2559))
        (PORT d[5] (1526:1526:1526) (1576:1576:1576))
        (PORT d[6] (853:853:853) (908:908:908))
        (PORT d[7] (1563:1563:1563) (1619:1619:1619))
        (PORT d[8] (758:758:758) (803:803:803))
        (PORT d[9] (1762:1762:1762) (1784:1784:1784))
        (PORT d[10] (1138:1138:1138) (1192:1192:1192))
        (PORT d[11] (840:840:840) (893:893:893))
        (PORT d[12] (1168:1168:1168) (1214:1214:1214))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1586:1586:1586))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2267:2267:2267))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (5874:5874:5874) (5956:5956:5956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2821:2821:2821))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2448:2448:2448))
        (PORT d[1] (3494:3494:3494) (3473:3473:3473))
        (PORT d[2] (2071:2071:2071) (2070:2070:2070))
        (PORT d[3] (2408:2408:2408) (2397:2397:2397))
        (PORT d[4] (3219:3219:3219) (3276:3276:3276))
        (PORT d[5] (2949:2949:2949) (3054:3054:3054))
        (PORT d[6] (3755:3755:3755) (3842:3842:3842))
        (PORT d[7] (2494:2494:2494) (2508:2508:2508))
        (PORT d[8] (3353:3353:3353) (3320:3320:3320))
        (PORT d[9] (2567:2567:2567) (2569:2569:2569))
        (PORT d[10] (4259:4259:4259) (4165:4165:4165))
        (PORT d[11] (1111:1111:1111) (1132:1132:1132))
        (PORT d[12] (2461:2461:2461) (2449:2449:2449))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1643:1643:1643))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (2545:2545:2545) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (767:767:767))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1794:1794:1794))
        (PORT d[1] (1446:1446:1446) (1477:1477:1477))
        (PORT d[2] (1453:1453:1453) (1478:1478:1478))
        (PORT d[3] (1428:1428:1428) (1463:1463:1463))
        (PORT d[4] (2516:2516:2516) (2545:2545:2545))
        (PORT d[5] (1210:1210:1210) (1258:1258:1258))
        (PORT d[6] (1240:1240:1240) (1299:1299:1299))
        (PORT d[7] (1543:1543:1543) (1595:1595:1595))
        (PORT d[8] (1156:1156:1156) (1205:1205:1205))
        (PORT d[9] (2091:2091:2091) (2110:2110:2110))
        (PORT d[10] (1228:1228:1228) (1297:1297:1297))
        (PORT d[11] (1173:1173:1173) (1225:1225:1225))
        (PORT d[12] (758:758:758) (804:804:804))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1859:1859:1859))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2292:2292:2292))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2257:2257:2257) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2833:2833:2833))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2128:2128:2128))
        (PORT d[1] (3110:3110:3110) (3091:3091:3091))
        (PORT d[2] (1794:1794:1794) (1806:1806:1806))
        (PORT d[3] (2703:2703:2703) (2729:2729:2729))
        (PORT d[4] (3228:3228:3228) (3286:3286:3286))
        (PORT d[5] (2938:2938:2938) (3043:3043:3043))
        (PORT d[6] (4113:4113:4113) (4194:4194:4194))
        (PORT d[7] (2146:2146:2146) (2163:2163:2163))
        (PORT d[8] (3381:3381:3381) (3351:3351:3351))
        (PORT d[9] (2594:2594:2594) (2601:2601:2601))
        (PORT d[10] (3642:3642:3642) (3573:3573:3573))
        (PORT d[11] (1776:1776:1776) (1771:1771:1771))
        (PORT d[12] (2121:2121:2121) (2114:2114:2114))
        (PORT clk (2501:2501:2501) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1638:1638:1638))
        (PORT clk (2501:2501:2501) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (3054:3054:3054) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2412:2412:2412))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4342:4342:4342))
        (PORT d[1] (3991:3991:3991) (4155:4155:4155))
        (PORT d[2] (5725:5725:5725) (5799:5799:5799))
        (PORT d[3] (4448:4448:4448) (4465:4465:4465))
        (PORT d[4] (7471:7471:7471) (7651:7651:7651))
        (PORT d[5] (4778:4778:4778) (4763:4763:4763))
        (PORT d[6] (2492:2492:2492) (2686:2686:2686))
        (PORT d[7] (2302:2302:2302) (2311:2311:2311))
        (PORT d[8] (5516:5516:5516) (5573:5573:5573))
        (PORT d[9] (3278:3278:3278) (3383:3383:3383))
        (PORT d[10] (3749:3749:3749) (3884:3884:3884))
        (PORT d[11] (4698:4698:4698) (4655:4655:4655))
        (PORT d[12] (5106:5106:5106) (5098:5098:5098))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4089:4089:4089))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5169:5169:5169) (5233:5233:5233))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (5549:5549:5549) (5449:5449:5449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1749:1749:1749))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2747:2747:2747))
        (PORT d[1] (2258:2258:2258) (2365:2365:2365))
        (PORT d[2] (1953:1953:1953) (2052:2052:2052))
        (PORT d[3] (2788:2788:2788) (2808:2808:2808))
        (PORT d[4] (1731:1731:1731) (1739:1739:1739))
        (PORT d[5] (3307:3307:3307) (3308:3308:3308))
        (PORT d[6] (3676:3676:3676) (3704:3704:3704))
        (PORT d[7] (3068:3068:3068) (3059:3059:3059))
        (PORT d[8] (3565:3565:3565) (3532:3532:3532))
        (PORT d[9] (2733:2733:2733) (2757:2757:2757))
        (PORT d[10] (1716:1716:1716) (1724:1724:1724))
        (PORT d[11] (2282:2282:2282) (2287:2287:2287))
        (PORT d[12] (1421:1421:1421) (1441:1441:1441))
        (PORT clk (2495:2495:2495) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3700:3700:3700))
        (PORT clk (2495:2495:2495) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (2095:2095:2095) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1217:1217:1217))
        (PORT datab (1055:1055:1055) (1052:1052:1052))
        (PORT datac (1050:1050:1050) (1101:1101:1101))
        (PORT datad (1881:1881:1881) (1804:1804:1804))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1144:1144:1144))
        (PORT datab (1111:1111:1111) (1098:1098:1098))
        (PORT datac (724:724:724) (705:705:705))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1035:1035:1035))
        (PORT datab (1603:1603:1603) (1558:1558:1558))
        (PORT datad (455:455:455) (472:472:472))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (590:590:590))
        (PORT datab (343:343:343) (439:439:439))
        (PORT datac (308:308:308) (408:408:408))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1541:1541:1541) (1497:1497:1497))
        (PORT datad (1497:1497:1497) (1433:1433:1433))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1785:1785:1785) (1815:1815:1815))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (721:721:721))
        (PORT datab (1163:1163:1163) (1187:1187:1187))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (549:549:549))
        (PORT datab (1164:1164:1164) (1189:1189:1189))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (905:905:905))
        (PORT datab (1083:1083:1083) (1078:1078:1078))
        (PORT datad (693:693:693) (699:699:699))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (971:971:971))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (784:784:784) (830:830:830))
        (PORT datad (793:793:793) (818:818:818))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datac (777:777:777) (806:806:806))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2481:2481:2481) (2436:2436:2436))
        (PORT datab (3015:3015:3015) (3177:3177:3177))
        (PORT datac (695:695:695) (690:690:690))
        (PORT datad (1784:1784:1784) (1700:1700:1700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1074:1074:1074))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2439:2439:2439) (2399:2399:2399))
        (PORT datad (1055:1055:1055) (1048:1048:1048))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2790:2790:2790))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4711:4711:4711) (4951:4951:4951))
        (PORT d[1] (4749:4749:4749) (5009:5009:5009))
        (PORT d[2] (5369:5369:5369) (5580:5580:5580))
        (PORT d[3] (3821:3821:3821) (3885:3885:3885))
        (PORT d[4] (4596:4596:4596) (4580:4580:4580))
        (PORT d[5] (5117:5117:5117) (5254:5254:5254))
        (PORT d[6] (2359:2359:2359) (2489:2489:2489))
        (PORT d[7] (3313:3313:3313) (3321:3321:3321))
        (PORT d[8] (3409:3409:3409) (3424:3424:3424))
        (PORT d[9] (2903:2903:2903) (2972:2972:2972))
        (PORT d[10] (4797:4797:4797) (4955:4955:4955))
        (PORT d[11] (3346:3346:3346) (3370:3370:3370))
        (PORT d[12] (3898:3898:3898) (3872:3872:3872))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4052:4052:4052) (3925:3925:3925))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5561:5561:5561))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT d[0] (4626:4626:4626) (4581:4581:4581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1551:1551:1551))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2887:2887:2887))
        (PORT d[1] (2671:2671:2671) (2849:2849:2849))
        (PORT d[2] (3235:3235:3235) (3458:3458:3458))
        (PORT d[3] (5333:5333:5333) (5516:5516:5516))
        (PORT d[4] (3379:3379:3379) (3517:3517:3517))
        (PORT d[5] (3051:3051:3051) (3087:3087:3087))
        (PORT d[6] (4086:4086:4086) (4162:4162:4162))
        (PORT d[7] (4851:4851:4851) (5075:5075:5075))
        (PORT d[8] (2799:2799:2799) (2810:2810:2810))
        (PORT d[9] (5277:5277:5277) (5435:5435:5435))
        (PORT d[10] (5082:5082:5082) (5202:5202:5202))
        (PORT d[11] (3060:3060:3060) (3073:3073:3073))
        (PORT d[12] (4135:4135:4135) (4207:4207:4207))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3445:3445:3445))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT d[0] (3015:3015:3015) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2872:2872:2872))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4969:4969:4969))
        (PORT d[1] (4729:4729:4729) (4988:4988:4988))
        (PORT d[2] (5984:5984:5984) (6171:6171:6171))
        (PORT d[3] (4094:4094:4094) (4146:4146:4146))
        (PORT d[4] (4596:4596:4596) (4581:4581:4581))
        (PORT d[5] (5454:5454:5454) (5587:5587:5587))
        (PORT d[6] (2343:2343:2343) (2472:2472:2472))
        (PORT d[7] (3298:3298:3298) (3304:3304:3304))
        (PORT d[8] (3437:3437:3437) (3450:3450:3450))
        (PORT d[9] (2887:2887:2887) (2954:2954:2954))
        (PORT d[10] (4512:4512:4512) (4693:4693:4693))
        (PORT d[11] (3363:3363:3363) (3389:3389:3389))
        (PORT d[12] (3929:3929:3929) (3912:3912:3912))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3561:3561:3561))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5562:5562:5562))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (4174:4174:4174) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1876:1876:1876))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2899:2899:2899))
        (PORT d[1] (2967:2967:2967) (3135:3135:3135))
        (PORT d[2] (3567:3567:3567) (3779:3779:3779))
        (PORT d[3] (5738:5738:5738) (5923:5923:5923))
        (PORT d[4] (3376:3376:3376) (3514:3514:3514))
        (PORT d[5] (3027:3027:3027) (3060:3060:3060))
        (PORT d[6] (4152:4152:4152) (4239:4239:4239))
        (PORT d[7] (5188:5188:5188) (5405:5405:5405))
        (PORT d[8] (2818:2818:2818) (2830:2830:2830))
        (PORT d[9] (5243:5243:5243) (5404:5404:5404))
        (PORT d[10] (5121:5121:5121) (5246:5246:5246))
        (PORT d[11] (3405:3405:3405) (3413:3413:3413))
        (PORT d[12] (4230:4230:4230) (4307:4307:4307))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5020:5020:5020) (5114:5114:5114))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (3846:3846:3846) (3881:3881:3881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3255:3255:3255))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4575:4575:4575))
        (PORT d[1] (5428:5428:5428) (5688:5688:5688))
        (PORT d[2] (6385:6385:6385) (6564:6564:6564))
        (PORT d[3] (2597:2597:2597) (2606:2606:2606))
        (PORT d[4] (2543:2543:2543) (2558:2558:2558))
        (PORT d[5] (5847:5847:5847) (5979:5979:5979))
        (PORT d[6] (2316:2316:2316) (2459:2459:2459))
        (PORT d[7] (3343:3343:3343) (3354:3354:3354))
        (PORT d[8] (2642:2642:2642) (2656:2656:2656))
        (PORT d[9] (3464:3464:3464) (3520:3520:3520))
        (PORT d[10] (3848:3848:3848) (3998:3998:3998))
        (PORT d[11] (2640:2640:2640) (2669:2669:2669))
        (PORT d[12] (4598:4598:4598) (4574:4574:4574))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (3996:3996:3996))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5569:5569:5569))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4488:4488:4488) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (936:936:936))
        (PORT clk (2481:2481:2481) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2416:2416:2416))
        (PORT d[1] (3049:3049:3049) (3226:3226:3226))
        (PORT d[2] (4246:4246:4246) (4448:4448:4448))
        (PORT d[3] (3690:3690:3690) (3860:3860:3860))
        (PORT d[4] (4003:4003:4003) (4122:4122:4122))
        (PORT d[5] (2158:2158:2158) (2260:2260:2260))
        (PORT d[6] (4497:4497:4497) (4575:4575:4575))
        (PORT d[7] (5578:5578:5578) (5794:5794:5794))
        (PORT d[8] (2099:2099:2099) (2120:2120:2120))
        (PORT d[9] (5959:5959:5959) (6115:6115:6115))
        (PORT d[10] (2068:2068:2068) (2077:2077:2077))
        (PORT d[11] (3742:3742:3742) (3744:3744:3744))
        (PORT d[12] (4594:4594:4594) (4679:4679:4679))
        (PORT clk (2476:2476:2476) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3656:3656:3656))
        (PORT clk (2476:2476:2476) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (PORT d[0] (2328:2328:2328) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1820:1820:1820))
        (PORT datab (2483:2483:2483) (2371:2371:2371))
        (PORT datac (325:325:325) (436:436:436))
        (PORT datad (2094:2094:2094) (1996:1996:1996))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2916:2916:2916))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4934:4934:4934))
        (PORT d[1] (4730:4730:4730) (4988:4988:4988))
        (PORT d[2] (5991:5991:5991) (6179:6179:6179))
        (PORT d[3] (4159:4159:4159) (4216:4216:4216))
        (PORT d[4] (4878:4878:4878) (4842:4842:4842))
        (PORT d[5] (5462:5462:5462) (5593:5593:5593))
        (PORT d[6] (2091:2091:2091) (2243:2243:2243))
        (PORT d[7] (2991:2991:2991) (3003:3003:3003))
        (PORT d[8] (3436:3436:3436) (3450:3450:3450))
        (PORT d[9] (2791:2791:2791) (2860:2860:2860))
        (PORT d[10] (4216:4216:4216) (4403:4403:4403))
        (PORT d[11] (3270:3270:3270) (3290:3290:3290))
        (PORT d[12] (4269:4269:4269) (4245:4245:4245))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4369:4369:4369))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5223:5223:5223))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (4632:4632:4632) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1261:1261:1261))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2557:2557:2557))
        (PORT d[1] (2695:2695:2695) (2876:2876:2876))
        (PORT d[2] (3226:3226:3226) (3448:3448:3448))
        (PORT d[3] (5692:5692:5692) (5875:5875:5875))
        (PORT d[4] (3369:3369:3369) (3505:3505:3505))
        (PORT d[5] (3028:3028:3028) (3061:3061:3061))
        (PORT d[6] (4152:4152:4152) (4240:4240:4240))
        (PORT d[7] (5227:5227:5227) (5448:5448:5448))
        (PORT d[8] (2780:2780:2780) (2790:2790:2790))
        (PORT d[9] (5310:5310:5310) (5469:5469:5469))
        (PORT d[10] (5386:5386:5386) (5494:5494:5494))
        (PORT d[11] (3389:3389:3389) (3394:3394:3394))
        (PORT d[12] (4172:4172:4172) (4247:4247:4247))
        (PORT clk (2462:2462:2462) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3099:3099:3099))
        (PORT clk (2462:2462:2462) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (3586:3586:3586) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2538:2538:2538))
        (PORT datab (360:360:360) (471:471:471))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2615:2615:2615) (2596:2596:2596))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (523:523:523))
        (PORT datab (1607:1607:1607) (1562:1562:1562))
        (PORT datad (1086:1086:1086) (1123:1123:1123))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1789:1789:1789) (1819:1819:1819))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (762:762:762))
        (PORT datab (1165:1165:1165) (1190:1190:1190))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1432:1432:1432))
        (PORT datab (1432:1432:1432) (1423:1423:1423))
        (PORT datac (802:802:802) (829:829:829))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (856:856:856) (889:889:889))
        (PORT datac (767:767:767) (782:782:782))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (1013:1013:1013) (1007:1007:1007))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1752:1752:1752))
        (PORT datab (350:350:350) (456:456:456))
        (PORT datad (1038:1038:1038) (1028:1028:1028))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1455:1455:1455))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (315:315:315) (420:420:420))
        (PORT datad (1719:1719:1719) (1699:1699:1699))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3591:3591:3591))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4967:4967:4967))
        (PORT d[1] (4681:4681:4681) (4935:4935:4935))
        (PORT d[2] (5714:5714:5714) (5900:5900:5900))
        (PORT d[3] (4124:4124:4124) (4170:4170:4170))
        (PORT d[4] (4306:4306:4306) (4296:4296:4296))
        (PORT d[5] (5134:5134:5134) (5272:5272:5272))
        (PORT d[6] (2279:2279:2279) (2412:2412:2412))
        (PORT d[7] (3315:3315:3315) (3321:3321:3321))
        (PORT d[8] (3753:3753:3753) (3762:3762:3762))
        (PORT d[9] (2937:2937:2937) (3008:3008:3008))
        (PORT d[10] (4496:4496:4496) (4677:4677:4677))
        (PORT d[11] (3354:3354:3354) (3378:3378:3378))
        (PORT d[12] (3919:3919:3919) (3901:3901:3901))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (3867:3867:3867))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5554:5554:5554))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (4154:4154:4154) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1669:1669:1669))
        (PORT clk (2440:2440:2440) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2898:2898:2898))
        (PORT d[1] (3011:3011:3011) (3182:3182:3182))
        (PORT d[2] (3553:3553:3553) (3775:3775:3775))
        (PORT d[3] (4166:4166:4166) (4350:4350:4350))
        (PORT d[4] (3768:3768:3768) (3906:3906:3906))
        (PORT d[5] (2651:2651:2651) (2687:2687:2687))
        (PORT d[6] (4069:4069:4069) (4143:4143:4143))
        (PORT d[7] (4850:4850:4850) (5074:5074:5074))
        (PORT d[8] (3120:3120:3120) (3122:3122:3122))
        (PORT d[9] (4942:4942:4942) (5107:5107:5107))
        (PORT d[10] (5363:5363:5363) (5469:5469:5469))
        (PORT d[11] (3027:3027:3027) (3038:3038:3038))
        (PORT d[12] (3816:3816:3816) (3895:3895:3895))
        (PORT clk (2435:2435:2435) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (5096:5096:5096))
        (PORT clk (2435:2435:2435) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2426:2426:2426))
        (PORT d[0] (3469:3469:3469) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3582:3582:3582))
        (PORT clk (2464:2464:2464) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4965:4965:4965))
        (PORT d[1] (4402:4402:4402) (4668:4668:4668))
        (PORT d[2] (5269:5269:5269) (5473:5473:5473))
        (PORT d[3] (3754:3754:3754) (3798:3798:3798))
        (PORT d[4] (3974:3974:3974) (3964:3964:3964))
        (PORT d[5] (4787:4787:4787) (4929:4929:4929))
        (PORT d[6] (2361:2361:2361) (2492:2492:2492))
        (PORT d[7] (3690:3690:3690) (3691:3691:3691))
        (PORT d[8] (4094:4094:4094) (4101:4101:4101))
        (PORT d[9] (3322:3322:3322) (3392:3392:3392))
        (PORT d[10] (4543:4543:4543) (4720:4720:4720))
        (PORT d[11] (3695:3695:3695) (3713:3713:3713))
        (PORT d[12] (3582:3582:3582) (3549:3549:3549))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4229:4229:4229))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5428:5428:5428) (5478:5478:5478))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2486:2486:2486))
        (PORT d[0] (4988:4988:4988) (4929:4929:4929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2007:2007:2007))
        (PORT clk (2413:2413:2413) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3245:3245:3245))
        (PORT d[1] (2725:2725:2725) (2903:2903:2903))
        (PORT d[2] (3906:3906:3906) (4111:4111:4111))
        (PORT d[3] (4440:4440:4440) (4636:4636:4636))
        (PORT d[4] (4134:4134:4134) (4269:4269:4269))
        (PORT d[5] (2297:2297:2297) (2342:2342:2342))
        (PORT d[6] (4049:4049:4049) (4119:4119:4119))
        (PORT d[7] (4768:4768:4768) (4981:4981:4981))
        (PORT d[8] (3424:3424:3424) (3418:3418:3418))
        (PORT d[9] (4583:4583:4583) (4753:4753:4753))
        (PORT d[10] (5105:5105:5105) (5222:5222:5222))
        (PORT d[11] (2698:2698:2698) (2712:2712:2712))
        (PORT d[12] (3455:3455:3455) (3539:3539:3539))
        (PORT clk (2408:2408:2408) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3478:3478:3478))
        (PORT clk (2408:2408:2408) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2398:2398:2398))
        (PORT d[0] (3365:3365:3365) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (3981:3981:3981))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4996:4996:4996))
        (PORT d[1] (5081:5081:5081) (5343:5343:5343))
        (PORT d[2] (6019:6019:6019) (6209:6209:6209))
        (PORT d[3] (2968:2968:2968) (2991:2991:2991))
        (PORT d[4] (4990:4990:4990) (4976:4976:4976))
        (PORT d[5] (5477:5477:5477) (5614:5614:5614))
        (PORT d[6] (2090:2090:2090) (2242:2242:2242))
        (PORT d[7] (3320:3320:3320) (3328:3328:3328))
        (PORT d[8] (3039:3039:3039) (3054:3054:3054))
        (PORT d[9] (3105:3105:3105) (3155:3155:3155))
        (PORT d[10] (4543:4543:4543) (4720:4720:4720))
        (PORT d[11] (3290:3290:3290) (3310:3310:3310))
        (PORT d[12] (4263:4263:4263) (4243:4243:4243))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3669:3669:3669))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5574:5574:5574))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (4414:4414:4414) (4311:4311:4311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1322:1322:1322))
        (PORT clk (2461:2461:2461) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2557:2557:2557))
        (PORT d[1] (3284:3284:3284) (3442:3442:3442))
        (PORT d[2] (3184:3184:3184) (3401:3401:3401))
        (PORT d[3] (5693:5693:5693) (5876:5876:5876))
        (PORT d[4] (3666:3666:3666) (3790:3790:3790))
        (PORT d[5] (2528:2528:2528) (2622:2622:2622))
        (PORT d[6] (4420:4420:4420) (4493:4493:4493))
        (PORT d[7] (5228:5228:5228) (5449:5449:5449))
        (PORT d[8] (2423:2423:2423) (2440:2440:2440))
        (PORT d[9] (5584:5584:5584) (5743:5743:5743))
        (PORT d[10] (5453:5453:5453) (5567:5567:5567))
        (PORT d[11] (3721:3721:3721) (3717:3717:3717))
        (PORT d[12] (4198:4198:4198) (4281:4281:4281))
        (PORT clk (2456:2456:2456) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3110:3110:3110))
        (PORT clk (2456:2456:2456) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2445:2445:2445))
        (PORT d[0] (2366:2366:2366) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4250:4250:4250))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4964:4964:4964))
        (PORT d[1] (5089:5089:5089) (5352:5352:5352))
        (PORT d[2] (6050:6050:6050) (6226:6226:6226))
        (PORT d[3] (4165:4165:4165) (4222:4222:4222))
        (PORT d[4] (4971:4971:4971) (4957:4957:4957))
        (PORT d[5] (5478:5478:5478) (5615:5615:5615))
        (PORT d[6] (2083:2083:2083) (2235:2235:2235))
        (PORT d[7] (3335:3335:3335) (3345:3345:3345))
        (PORT d[8] (3064:3064:3064) (3081:3081:3081))
        (PORT d[9] (3116:3116:3116) (3163:3163:3163))
        (PORT d[10] (4530:4530:4530) (4706:4706:4706))
        (PORT d[11] (3251:3251:3251) (3268:3268:3268))
        (PORT d[12] (4318:4318:4318) (4298:4298:4298))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4072:4072:4072))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5561:5561:5561))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT d[0] (4312:4312:4312) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1294:1294:1294))
        (PORT clk (2476:2476:2476) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2518:2518:2518))
        (PORT d[1] (3016:3016:3016) (3187:3187:3187))
        (PORT d[2] (3131:3131:3131) (3347:3347:3347))
        (PORT d[3] (3767:3767:3767) (3954:3954:3954))
        (PORT d[4] (3289:3289:3289) (3416:3416:3416))
        (PORT d[5] (2496:2496:2496) (2588:2588:2588))
        (PORT d[6] (4522:4522:4522) (4604:4604:4604))
        (PORT d[7] (5559:5559:5559) (5772:5772:5772))
        (PORT d[8] (2457:2457:2457) (2475:2475:2475))
        (PORT d[9] (5585:5585:5585) (5744:5744:5744))
        (PORT d[10] (5491:5491:5491) (5609:5609:5609))
        (PORT d[11] (3454:3454:3454) (3467:3467:3467))
        (PORT d[12] (4545:4545:4545) (4625:4625:4625))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2765:2765:2765))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2468:2468:2468))
        (PORT d[0] (3868:3868:3868) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1821:1821:1821))
        (PORT datab (1873:1873:1873) (1833:1833:1833))
        (PORT datac (325:325:325) (436:436:436))
        (PORT datad (2113:2113:2113) (2122:2122:2122))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1828:1828:1828))
        (PORT datab (1946:1946:1946) (2002:2002:2002))
        (PORT datac (1873:1873:1873) (1826:1826:1826))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1459:1459:1459))
        (PORT datab (1602:1602:1602) (1556:1556:1556))
        (PORT datad (455:455:455) (473:473:473))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1784:1784:1784) (1814:1814:1814))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (971:971:971))
        (PORT datab (1165:1165:1165) (1191:1191:1191))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1432:1432:1432))
        (PORT datab (842:842:842) (864:864:864))
        (PORT datac (374:374:374) (388:388:388))
        (PORT datad (1386:1386:1386) (1380:1380:1380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (823:823:823))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (766:766:766) (781:781:781))
        (PORT datad (811:811:811) (847:847:847))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (880:880:880))
        (PORT datac (1083:1083:1083) (1111:1111:1111))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1405:1405:1405))
        (PORT datab (352:352:352) (458:458:458))
        (PORT datac (500:500:500) (572:572:572))
        (PORT datad (1375:1375:1375) (1362:1362:1362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1475:1475:1475))
        (PORT datab (1754:1754:1754) (1768:1768:1768))
        (PORT datac (496:496:496) (567:567:567))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3043:3043:3043))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (3978:3978:3978))
        (PORT d[1] (3914:3914:3914) (4099:4099:4099))
        (PORT d[2] (4095:4095:4095) (4173:4173:4173))
        (PORT d[3] (4960:4960:4960) (5134:5134:5134))
        (PORT d[4] (4898:4898:4898) (5020:5020:5020))
        (PORT d[5] (3936:3936:3936) (3969:3969:3969))
        (PORT d[6] (2805:2805:2805) (3034:3034:3034))
        (PORT d[7] (3850:3850:3850) (3876:3876:3876))
        (PORT d[8] (5118:5118:5118) (5163:5163:5163))
        (PORT d[9] (4742:4742:4742) (4914:4914:4914))
        (PORT d[10] (4853:4853:4853) (5056:5056:5056))
        (PORT d[11] (4507:4507:4507) (4468:4468:4468))
        (PORT d[12] (4957:4957:4957) (4897:4897:4897))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4939:4939:4939) (4899:4899:4899))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5961:5961:5961) (6067:6067:6067))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (5404:5404:5404) (5419:5419:5419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3211:3211:3211))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3954:3954:3954))
        (PORT d[1] (3010:3010:3010) (3153:3153:3153))
        (PORT d[2] (2348:2348:2348) (2472:2472:2472))
        (PORT d[3] (4179:4179:4179) (4293:4293:4293))
        (PORT d[4] (3960:3960:3960) (4113:4113:4113))
        (PORT d[5] (3907:3907:3907) (4009:4009:4009))
        (PORT d[6] (4046:4046:4046) (4110:4110:4110))
        (PORT d[7] (3826:3826:3826) (3908:3908:3908))
        (PORT d[8] (3841:3841:3841) (3794:3794:3794))
        (PORT d[9] (3108:3108:3108) (3167:3167:3167))
        (PORT d[10] (4177:4177:4177) (4161:4161:4161))
        (PORT d[11] (3817:3817:3817) (3823:3823:3823))
        (PORT d[12] (4268:4268:4268) (4378:4378:4378))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3496:3496:3496))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (3883:3883:3883) (3826:3826:3826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2780:2780:2780))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3695:3695:3695))
        (PORT d[1] (3908:3908:3908) (4093:4093:4093))
        (PORT d[2] (4141:4141:4141) (4217:4217:4217))
        (PORT d[3] (4588:4588:4588) (4759:4759:4759))
        (PORT d[4] (5173:5173:5173) (5293:5293:5293))
        (PORT d[5] (3935:3935:3935) (3968:3968:3968))
        (PORT d[6] (2874:2874:2874) (3104:3104:3104))
        (PORT d[7] (3842:3842:3842) (3859:3859:3859))
        (PORT d[8] (5451:5451:5451) (5495:5495:5495))
        (PORT d[9] (4684:4684:4684) (4851:4851:4851))
        (PORT d[10] (4838:4838:4838) (5039:5039:5039))
        (PORT d[11] (4449:4449:4449) (4405:4405:4405))
        (PORT d[12] (4988:4988:4988) (4931:4931:4931))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5028:5028:5028) (5037:5037:5037))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5590:5590:5590) (5693:5693:5693))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5112:5112:5112) (5083:5083:5083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3252:3252:3252))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3980:3980:3980))
        (PORT d[1] (3063:3063:3063) (3208:3208:3208))
        (PORT d[2] (2673:2673:2673) (2795:2795:2795))
        (PORT d[3] (4147:4147:4147) (4265:4265:4265))
        (PORT d[4] (3949:3949:3949) (4099:4099:4099))
        (PORT d[5] (3908:3908:3908) (4010:4010:4010))
        (PORT d[6] (4164:4164:4164) (4101:4101:4101))
        (PORT d[7] (3475:3475:3475) (3552:3552:3552))
        (PORT d[8] (3840:3840:3840) (3793:3793:3793))
        (PORT d[9] (3107:3107:3107) (3167:3167:3167))
        (PORT d[10] (4176:4176:4176) (4160:4160:4160))
        (PORT d[11] (3777:3777:3777) (3780:3780:3780))
        (PORT d[12] (4262:4262:4262) (4372:4372:4372))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3555:3555:3555))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (3798:3798:3798) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3057:3057:3057))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4527:4527:4527))
        (PORT d[1] (5434:5434:5434) (5695:5695:5695))
        (PORT d[2] (6419:6419:6419) (6601:6601:6601))
        (PORT d[3] (3703:3703:3703) (3722:3722:3722))
        (PORT d[4] (5295:5295:5295) (5281:5281:5281))
        (PORT d[5] (5816:5816:5816) (5949:5949:5949))
        (PORT d[6] (2089:2089:2089) (2244:2244:2244))
        (PORT d[7] (3688:3688:3688) (3694:3694:3694))
        (PORT d[8] (2633:2633:2633) (2645:2645:2645))
        (PORT d[9] (3256:3256:3256) (3363:3363:3363))
        (PORT d[10] (3872:3872:3872) (4025:4025:4025))
        (PORT d[11] (2633:2633:2633) (2661:2661:2661))
        (PORT d[12] (4665:4665:4665) (4641:4641:4641))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (3947:3947:3947))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4790:4790:4790))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (4469:4469:4469) (4370:4370:4370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (947:947:947))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2149:2149:2149))
        (PORT d[1] (2338:2338:2338) (2475:2475:2475))
        (PORT d[2] (4275:4275:4275) (4476:4476:4476))
        (PORT d[3] (3804:3804:3804) (3992:3992:3992))
        (PORT d[4] (4299:4299:4299) (4411:4411:4411))
        (PORT d[5] (3722:3722:3722) (3744:3744:3744))
        (PORT d[6] (4872:4872:4872) (4952:4952:4952))
        (PORT d[7] (1735:1735:1735) (1754:1754:1754))
        (PORT d[8] (2090:2090:2090) (2109:2109:2109))
        (PORT d[9] (5934:5934:5934) (6088:6088:6088))
        (PORT d[10] (2055:2055:2055) (2062:2062:2062))
        (PORT d[11] (3077:3077:3077) (3085:3085:3085))
        (PORT d[12] (4908:4908:4908) (4987:4987:4987))
        (PORT clk (2481:2481:2481) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4253:4253:4253))
        (PORT clk (2481:2481:2481) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (1991:1991:1991) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1821:1821:1821))
        (PORT datab (362:362:362) (472:472:472))
        (PORT datac (3877:3877:3877) (3759:3759:3759))
        (PORT datad (1771:1771:1771) (1683:1683:1683))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2834:2834:2834))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3577:3577:3577))
        (PORT d[1] (2259:2259:2259) (2258:2258:2258))
        (PORT d[2] (6778:6778:6778) (6954:6954:6954))
        (PORT d[3] (3735:3735:3735) (3757:3757:3757))
        (PORT d[4] (2916:2916:2916) (2926:2926:2926))
        (PORT d[5] (6193:6193:6193) (6322:6322:6322))
        (PORT d[6] (2129:2129:2129) (2289:2289:2289))
        (PORT d[7] (3696:3696:3696) (3702:3702:3702))
        (PORT d[8] (2327:2327:2327) (2348:2348:2348))
        (PORT d[9] (3876:3876:3876) (3933:3933:3933))
        (PORT d[10] (3711:3711:3711) (3859:3859:3859))
        (PORT d[11] (2243:2243:2243) (2268:2268:2268))
        (PORT d[12] (4922:4922:4922) (4890:4890:4890))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3854:3854:3854))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4774:4774:4774))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (3799:3799:3799) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (879:879:879))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1817:1817:1817))
        (PORT d[1] (2668:2668:2668) (2800:2800:2800))
        (PORT d[2] (4586:4586:4586) (4785:4785:4785))
        (PORT d[3] (2802:2802:2802) (2849:2849:2849))
        (PORT d[4] (4318:4318:4318) (4430:4430:4430))
        (PORT d[5] (1760:1760:1760) (1790:1790:1790))
        (PORT d[6] (5168:5168:5168) (5234:5234:5234))
        (PORT d[7] (2079:2079:2079) (2099:2099:2099))
        (PORT d[8] (2084:2084:2084) (2096:2096:2096))
        (PORT d[9] (2364:2364:2364) (2373:2373:2373))
        (PORT d[10] (1751:1751:1751) (1764:1764:1764))
        (PORT d[11] (1784:1784:1784) (1802:1802:1802))
        (PORT d[12] (2884:2884:2884) (2985:2985:2985))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3583:3583:3583))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (2267:2267:2267) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1760:1760:1760) (1829:1829:1829))
        (PORT datab (2582:2582:2582) (2640:2640:2640))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1763:1763:1763) (1676:1676:1676))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1416:1416:1416))
        (PORT datab (1608:1608:1608) (1564:1564:1564))
        (PORT datad (454:454:454) (470:470:470))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1790:1790:1790) (1821:1821:1821))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (878:878:878))
        (PORT datab (482:482:482) (505:505:505))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1219:1219:1219))
        (PORT datab (409:409:409) (419:419:419))
        (PORT datad (417:417:417) (437:437:437))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1017:1017:1017) (1052:1052:1052))
        (PORT datad (873:873:873) (921:921:921))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (743:743:743))
        (PORT datab (748:748:748) (768:768:768))
        (PORT datac (689:689:689) (727:727:727))
        (PORT datad (689:689:689) (718:718:718))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (302:302:302))
        (PORT datab (1014:1014:1014) (998:998:998))
        (PORT datac (681:681:681) (718:718:718))
        (PORT datad (984:984:984) (1004:1004:1004))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1099:1099:1099))
        (PORT datab (812:812:812) (822:822:822))
        (PORT datac (1089:1089:1089) (1124:1124:1124))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector61\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1085:1085:1085))
        (PORT datac (1128:1128:1128) (1167:1167:1167))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1209:1209:1209))
        (PORT datac (1052:1052:1052) (1071:1071:1071))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1207:1207:1207))
        (PORT datab (1959:1959:1959) (1936:1936:1936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (314:314:314))
        (PORT datab (912:912:912) (958:958:958))
        (PORT datac (398:398:398) (422:422:422))
        (PORT datad (399:399:399) (404:404:404))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1170:1170:1170))
        (PORT datab (812:812:812) (822:822:822))
        (PORT datac (865:865:865) (920:920:920))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector60\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1086:1086:1086))
        (PORT datad (781:781:781) (812:812:812))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (314:314:314))
        (PORT datab (912:912:912) (959:959:959))
        (PORT datac (398:398:398) (422:422:422))
        (PORT datad (617:617:617) (597:597:597))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (465:465:465))
        (PORT datab (910:910:910) (957:957:957))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (227:227:227) (267:267:267))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1659:1659:1659))
        (PORT datab (913:913:913) (959:959:959))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (723:723:723))
        (PORT datab (243:243:243) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (672:672:672))
        (PORT datab (243:243:243) (281:281:281))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (1335:1335:1335) (1310:1310:1310))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (278:278:278) (319:319:319))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (233:233:233) (259:259:259))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (958:958:958))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[98\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (467:467:467))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (248:248:248) (280:280:280))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (467:467:467))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (247:247:247) (279:279:279))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (397:397:397) (402:402:402))
        (PORT datad (237:237:237) (262:262:262))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1664:1664:1664))
        (PORT datab (844:844:844) (874:874:874))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (764:764:764))
        (PORT datab (830:830:830) (836:836:836))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (794:794:794))
        (PORT datab (979:979:979) (971:971:971))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (649:649:649))
        (PORT datab (735:735:735) (741:741:741))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1137:1137:1137))
        (PORT datab (455:455:455) (463:463:463))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (962:962:962))
        (PORT datac (999:999:999) (997:997:997))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1141:1141:1141))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (270:270:270) (312:312:312))
        (PORT datad (442:442:442) (454:454:454))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (347:347:347))
        (PORT datab (486:486:486) (494:494:494))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (610:610:610) (601:601:601))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (799:799:799))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (269:269:269) (311:311:311))
        (PORT datad (442:442:442) (454:454:454))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (645:645:645))
        (PORT datab (446:446:446) (460:460:460))
        (PORT datac (954:954:954) (936:936:936))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (954:954:954))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (998:998:998) (996:996:996))
        (PORT datad (419:419:419) (423:423:423))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1665:1665:1665))
        (PORT datab (841:841:841) (871:871:871))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (832:832:832) (839:839:839))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (PORT datab (984:984:984) (976:976:976))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (977:977:977))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (643:643:643))
        (PORT datab (455:455:455) (463:463:463))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1009:1009:1009))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (305:305:305))
        (PORT datab (1014:1014:1014) (998:998:998))
        (PORT datac (681:681:681) (717:717:717))
        (PORT datad (787:787:787) (819:819:819))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (568:568:568))
        (PORT datab (1166:1166:1166) (1191:1191:1191))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1435:1435:1435))
        (PORT datab (1437:1437:1437) (1428:1428:1428))
        (PORT datac (794:794:794) (820:820:820))
        (PORT datad (583:583:583) (571:571:571))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (856:856:856) (889:889:889))
        (PORT datac (767:767:767) (782:782:782))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (870:870:870))
        (PORT datac (1088:1088:1088) (1117:1117:1117))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3613:3613:3613))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4447:4447:4447))
        (PORT d[1] (5075:5075:5075) (5325:5325:5325))
        (PORT d[2] (5416:5416:5416) (5570:5570:5570))
        (PORT d[3] (4569:4569:4569) (4707:4707:4707))
        (PORT d[4] (4747:4747:4747) (4787:4787:4787))
        (PORT d[5] (4806:4806:4806) (4925:4925:4925))
        (PORT d[6] (2849:2849:2849) (3026:3026:3026))
        (PORT d[7] (4867:4867:4867) (4816:4816:4816))
        (PORT d[8] (3822:3822:3822) (3775:3775:3775))
        (PORT d[9] (3624:3624:3624) (3725:3725:3725))
        (PORT d[10] (4195:4195:4195) (4364:4364:4364))
        (PORT d[11] (4787:4787:4787) (4806:4806:4806))
        (PORT d[12] (5142:5142:5142) (5054:5054:5054))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4596:4596:4596))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5220:5220:5220) (5296:5296:5296))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (5447:5447:5447) (5449:5449:5449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2330:2330:2330))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4651:4651:4651))
        (PORT d[1] (3026:3026:3026) (3208:3208:3208))
        (PORT d[2] (2721:2721:2721) (2888:2888:2888))
        (PORT d[3] (4012:4012:4012) (4152:4152:4152))
        (PORT d[4] (4837:4837:4837) (5078:5078:5078))
        (PORT d[5] (2524:2524:2524) (2633:2633:2633))
        (PORT d[6] (4094:4094:4094) (4202:4202:4202))
        (PORT d[7] (3861:3861:3861) (3974:3974:3974))
        (PORT d[8] (3269:3269:3269) (3227:3227:3227))
        (PORT d[9] (4229:4229:4229) (4345:4345:4345))
        (PORT d[10] (4555:4555:4555) (4587:4587:4587))
        (PORT d[11] (4996:4996:4996) (5038:5038:5038))
        (PORT d[12] (4256:4256:4256) (4360:4360:4360))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3426:3426:3426))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (5608:5608:5608) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3099:3099:3099))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4568:4568:4568))
        (PORT d[1] (5433:5433:5433) (5694:5694:5694))
        (PORT d[2] (6391:6391:6391) (6570:6570:6570))
        (PORT d[3] (3390:3390:3390) (3415:3415:3415))
        (PORT d[4] (2896:2896:2896) (2904:2904:2904))
        (PORT d[5] (5822:5822:5822) (5952:5952:5952))
        (PORT d[6] (2101:2101:2101) (2255:2255:2255))
        (PORT d[7] (3675:3675:3675) (3678:3678:3678))
        (PORT d[8] (2667:2667:2667) (2682:2682:2682))
        (PORT d[9] (3496:3496:3496) (3557:3557:3557))
        (PORT d[10] (3879:3879:3879) (4033:4033:4033))
        (PORT d[11] (2639:2639:2639) (2668:2668:2668))
        (PORT d[12] (4594:4594:4594) (4569:4569:4569))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4329:4329:4329))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4796:4796:4796))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (5343:5343:5343) (5282:5282:5282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1213:1213:1213))
        (PORT clk (2484:2484:2484) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2187:2187:2187))
        (PORT d[1] (3407:3407:3407) (3578:3578:3578))
        (PORT d[2] (4246:4246:4246) (4446:4446:4446))
        (PORT d[3] (6030:6030:6030) (6206:6206:6206))
        (PORT d[4] (4005:4005:4005) (4125:4125:4125))
        (PORT d[5] (3678:3678:3678) (3698:3698:3698))
        (PORT d[6] (4833:4833:4833) (4907:4907:4907))
        (PORT d[7] (5579:5579:5579) (5795:5795:5795))
        (PORT d[8] (2098:2098:2098) (2119:2119:2119))
        (PORT d[9] (5933:5933:5933) (6087:6087:6087))
        (PORT d[10] (5770:5770:5770) (5878:5878:5878))
        (PORT d[11] (3774:3774:3774) (3778:3778:3778))
        (PORT d[12] (4569:4569:4569) (4653:4653:4653))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3372:3372:3372))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (PORT d[0] (2297:2297:2297) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3908:3908:3908))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4437:4437:4437))
        (PORT d[1] (4940:4940:4940) (5123:5123:5123))
        (PORT d[2] (5127:5127:5127) (5287:5287:5287))
        (PORT d[3] (4570:4570:4570) (4708:4708:4708))
        (PORT d[4] (4788:4788:4788) (4839:4839:4839))
        (PORT d[5] (4751:4751:4751) (4863:4863:4863))
        (PORT d[6] (2863:2863:2863) (3043:3043:3043))
        (PORT d[7] (4901:4901:4901) (4852:4852:4852))
        (PORT d[8] (4477:4477:4477) (4411:4411:4411))
        (PORT d[9] (3630:3630:3630) (3732:3732:3732))
        (PORT d[10] (4187:4187:4187) (4356:4356:4356))
        (PORT d[11] (4794:4794:4794) (4817:4817:4817))
        (PORT d[12] (5473:5473:5473) (5377:5377:5377))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4302:4302:4302))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5287:5287:5287))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (5554:5554:5554) (5448:5448:5448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2676:2676:2676))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4380:4380:4380))
        (PORT d[1] (3049:3049:3049) (3220:3220:3220))
        (PORT d[2] (2720:2720:2720) (2873:2873:2873))
        (PORT d[3] (3963:3963:3963) (4102:4102:4102))
        (PORT d[4] (4067:4067:4067) (4273:4273:4273))
        (PORT d[5] (2815:2815:2815) (2914:2914:2914))
        (PORT d[6] (4134:4134:4134) (4244:4244:4244))
        (PORT d[7] (3849:3849:3849) (3959:3959:3959))
        (PORT d[8] (3569:3569:3569) (3517:3517:3517))
        (PORT d[9] (4229:4229:4229) (4346:4346:4346))
        (PORT d[10] (4244:4244:4244) (4279:4279:4279))
        (PORT d[11] (5270:5270:5270) (5306:5306:5306))
        (PORT d[12] (4270:4270:4270) (4378:4378:4378))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3917:3917:3917))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (3007:3007:3007) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3925:3925:3925))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4128:4128:4128))
        (PORT d[1] (4913:4913:4913) (5095:5095:5095))
        (PORT d[2] (5508:5508:5508) (5662:5662:5662))
        (PORT d[3] (4260:4260:4260) (4401:4401:4401))
        (PORT d[4] (5121:5121:5121) (5152:5152:5152))
        (PORT d[5] (5428:5428:5428) (5526:5526:5526))
        (PORT d[6] (2928:2928:2928) (3114:3114:3114))
        (PORT d[7] (4870:4870:4870) (4818:4818:4818))
        (PORT d[8] (4485:4485:4485) (4419:4419:4419))
        (PORT d[9] (3631:3631:3631) (3732:3732:3732))
        (PORT d[10] (4205:4205:4205) (4375:4375:4375))
        (PORT d[11] (4762:4762:4762) (4786:4786:4786))
        (PORT d[12] (5797:5797:5797) (5703:5703:5703))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (4903:4903:4903))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5272:5272:5272))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4895:4895:4895) (4976:4976:4976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2688:2688:2688))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4359:4359:4359))
        (PORT d[1] (3070:3070:3070) (3255:3255:3255))
        (PORT d[2] (2715:2715:2715) (2883:2883:2883))
        (PORT d[3] (4688:4688:4688) (4794:4794:4794))
        (PORT d[4] (4066:4066:4066) (4272:4272:4272))
        (PORT d[5] (2844:2844:2844) (2939:2939:2939))
        (PORT d[6] (4145:4145:4145) (4259:4259:4259))
        (PORT d[7] (3860:3860:3860) (3971:3971:3971))
        (PORT d[8] (3298:3298:3298) (3251:3251:3251))
        (PORT d[9] (4563:4563:4563) (4672:4672:4672))
        (PORT d[10] (4232:4232:4232) (4266:4266:4266))
        (PORT d[11] (5250:5250:5250) (5287:5287:5287))
        (PORT d[12] (4265:4265:4265) (4370:4370:4370))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3962:3962:3962))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (3489:3489:3489) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (835:835:835))
        (PORT datab (2443:2443:2443) (2381:2381:2381))
        (PORT datac (1858:1858:1858) (1920:1920:1920))
        (PORT datad (1693:1693:1693) (1726:1726:1726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (834:834:834))
        (PORT datab (1962:1962:1962) (2027:2027:2027))
        (PORT datac (1522:1522:1522) (1463:1463:1463))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1406:1406:1406))
        (PORT datab (1600:1600:1600) (1554:1554:1554))
        (PORT datad (456:456:456) (473:473:473))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1782:1782:1782) (1812:1812:1812))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (592:592:592))
        (PORT datab (1166:1166:1166) (1192:1192:1192))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (535:535:535))
        (PORT datab (1101:1101:1101) (1094:1094:1094))
        (PORT datac (1112:1112:1112) (1172:1172:1172))
        (PORT datad (426:426:426) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (533:533:533))
        (PORT datab (706:706:706) (717:717:717))
        (PORT datac (202:202:202) (233:233:233))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (527:527:527))
        (PORT datab (329:329:329) (404:404:404))
        (PORT datac (731:731:731) (738:738:738))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (726:726:726))
        (PORT datad (822:822:822) (841:841:841))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2667:2667:2667))
        (PORT datab (350:350:350) (456:456:456))
        (PORT datac (493:493:493) (564:564:564))
        (PORT datad (1055:1055:1055) (1045:1045:1045))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (617:617:617))
        (PORT datab (2155:2155:2155) (2202:2202:2202))
        (PORT datac (697:697:697) (694:694:694))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[66\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (314:314:314))
        (PORT datab (911:911:911) (957:957:957))
        (PORT datac (400:400:400) (424:424:424))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (593:593:593))
        (PORT datab (1167:1167:1167) (1193:1193:1193))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (750:750:750))
        (PORT datab (329:329:329) (404:404:404))
        (PORT datac (453:453:453) (482:482:482))
        (PORT datad (976:976:976) (976:976:976))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (325:325:325) (399:399:399))
        (PORT datac (1114:1114:1114) (1174:1174:1174))
        (PORT datad (424:424:424) (445:445:445))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (633:633:633) (629:629:629))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3710:3710:3710))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2565:2565:2565))
        (PORT d[1] (4336:4336:4336) (4493:4493:4493))
        (PORT d[2] (5743:5743:5743) (5819:5819:5819))
        (PORT d[3] (4416:4416:4416) (4431:4431:4431))
        (PORT d[4] (7492:7492:7492) (7677:7677:7677))
        (PORT d[5] (4717:4717:4717) (4704:4704:4704))
        (PORT d[6] (2505:2505:2505) (2700:2700:2700))
        (PORT d[7] (2626:2626:2626) (2630:2630:2630))
        (PORT d[8] (3020:3020:3020) (3033:3033:3033))
        (PORT d[9] (4179:4179:4179) (4246:4246:4246))
        (PORT d[10] (4209:4209:4209) (4366:4366:4366))
        (PORT d[11] (2264:2264:2264) (2291:2291:2291))
        (PORT d[12] (5336:5336:5336) (5303:5303:5303))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2600:2600:2600))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5152:5152:5152) (5181:5181:5181))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (4914:4914:4914) (4831:4831:4831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1606:1606:1606))
        (PORT clk (2505:2505:2505) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2322:2322:2322))
        (PORT d[1] (2307:2307:2307) (2455:2455:2455))
        (PORT d[2] (1987:1987:1987) (2088:2088:2088))
        (PORT d[3] (2945:2945:2945) (3053:3053:3053))
        (PORT d[4] (2087:2087:2087) (2095:2095:2095))
        (PORT d[5] (2333:2333:2333) (2346:2346:2346))
        (PORT d[6] (4031:4031:4031) (4053:4053:4053))
        (PORT d[7] (1554:1554:1554) (1634:1634:1634))
        (PORT d[8] (1746:1746:1746) (1758:1758:1758))
        (PORT d[9] (3145:3145:3145) (3171:3171:3171))
        (PORT d[10] (3524:3524:3524) (3509:3509:3509))
        (PORT d[11] (2306:2306:2306) (2313:2313:2313))
        (PORT d[12] (4088:4088:4088) (4275:4275:4275))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2781:2781:2781))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2494:2494:2494))
        (PORT d[0] (4365:4365:4365) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3355:3355:3355))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3271:3271:3271))
        (PORT d[1] (3523:3523:3523) (3705:3705:3705))
        (PORT d[2] (3990:3990:3990) (4072:4072:4072))
        (PORT d[3] (5364:5364:5364) (5590:5590:5590))
        (PORT d[4] (5715:5715:5715) (5922:5922:5922))
        (PORT d[5] (3629:3629:3629) (3609:3609:3609))
        (PORT d[6] (3125:3125:3125) (3320:3320:3320))
        (PORT d[7] (4391:4391:4391) (4491:4491:4491))
        (PORT d[8] (4816:4816:4816) (4871:4871:4871))
        (PORT d[9] (3671:3671:3671) (3814:3814:3814))
        (PORT d[10] (5308:5308:5308) (5581:5581:5581))
        (PORT d[11] (4716:4716:4716) (4673:4673:4673))
        (PORT d[12] (4660:4660:4660) (4635:4635:4635))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4532:4532:4532))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (5641:5641:5641))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (5656:5656:5656) (5653:5653:5653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2309:2309:2309))
        (PORT clk (2428:2428:2428) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3416:3416:3416))
        (PORT d[1] (2607:2607:2607) (2757:2757:2757))
        (PORT d[2] (2376:2376:2376) (2495:2495:2495))
        (PORT d[3] (3667:3667:3667) (3840:3840:3840))
        (PORT d[4] (3679:3679:3679) (3807:3807:3807))
        (PORT d[5] (3004:3004:3004) (3004:3004:3004))
        (PORT d[6] (3977:3977:3977) (4080:4080:4080))
        (PORT d[7] (3064:3064:3064) (3053:3053:3053))
        (PORT d[8] (3596:3596:3596) (3561:3561:3561))
        (PORT d[9] (3009:3009:3009) (3001:3001:3001))
        (PORT d[10] (3413:3413:3413) (3392:3392:3392))
        (PORT d[11] (3002:3002:3002) (2999:2999:2999))
        (PORT d[12] (4703:4703:4703) (4865:4865:4865))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3346:3346:3346))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2412:2412:2412))
        (PORT d[0] (3993:3993:3993) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3321:3321:3321))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3293:3293:3293))
        (PORT d[1] (3201:3201:3201) (3356:3356:3356))
        (PORT d[2] (4715:4715:4715) (4792:4792:4792))
        (PORT d[3] (5383:5383:5383) (5593:5593:5593))
        (PORT d[4] (6045:6045:6045) (6247:6247:6247))
        (PORT d[5] (3564:3564:3564) (3548:3548:3548))
        (PORT d[6] (3491:3491:3491) (3679:3679:3679))
        (PORT d[7] (4808:4808:4808) (4912:4912:4912))
        (PORT d[8] (4771:4771:4771) (4825:4825:4825))
        (PORT d[9] (4714:4714:4714) (4841:4841:4841))
        (PORT d[10] (5275:5275:5275) (5560:5560:5560))
        (PORT d[11] (4334:4334:4334) (4293:4293:4293))
        (PORT d[12] (4001:4001:4001) (3997:3997:3997))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3809:3809:3809))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5267:5267:5267))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (4996:4996:4996) (5125:5125:5125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1957:1957:1957))
        (PORT clk (2448:2448:2448) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3051:3051:3051))
        (PORT d[1] (2980:2980:2980) (3111:3111:3111))
        (PORT d[2] (2330:2330:2330) (2460:2460:2460))
        (PORT d[3] (3449:3449:3449) (3445:3445:3445))
        (PORT d[4] (3287:3287:3287) (3416:3416:3416))
        (PORT d[5] (2711:2711:2711) (2708:2708:2708))
        (PORT d[6] (2647:2647:2647) (2644:2644:2644))
        (PORT d[7] (2714:2714:2714) (2708:2708:2708))
        (PORT d[8] (3226:3226:3226) (3196:3196:3196))
        (PORT d[9] (3717:3717:3717) (3702:3702:3702))
        (PORT d[10] (2774:2774:2774) (2769:2769:2769))
        (PORT d[11] (2951:2951:2951) (2941:2941:2941))
        (PORT d[12] (4082:4082:4082) (4266:4266:4266))
        (PORT clk (2443:2443:2443) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4501:4501:4501))
        (PORT clk (2443:2443:2443) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (PORT d[0] (3717:3717:3717) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3398:3398:3398))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3610:3610:3610))
        (PORT d[1] (4343:4343:4343) (4504:4504:4504))
        (PORT d[2] (6121:6121:6121) (6195:6195:6195))
        (PORT d[3] (4062:4062:4062) (4074:4074:4074))
        (PORT d[4] (5641:5641:5641) (5622:5622:5622))
        (PORT d[5] (5119:5119:5119) (5106:5106:5106))
        (PORT d[6] (2465:2465:2465) (2617:2617:2617))
        (PORT d[7] (3013:3013:3013) (3014:3014:3014))
        (PORT d[8] (2656:2656:2656) (2668:2668:2668))
        (PORT d[9] (3286:3286:3286) (3391:3391:3391))
        (PORT d[10] (3873:3873:3873) (4032:4032:4032))
        (PORT d[11] (2674:2674:2674) (2708:2708:2708))
        (PORT d[12] (5505:5505:5505) (5502:5502:5502))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4093:4093:4093))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4840:4840:4840))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (5175:5175:5175) (5072:5072:5072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1231:1231:1231))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1734:1734:1734))
        (PORT d[1] (2665:2665:2665) (2804:2804:2804))
        (PORT d[2] (2323:2323:2323) (2418:2418:2418))
        (PORT d[3] (3172:3172:3172) (3218:3218:3218))
        (PORT d[4] (2748:2748:2748) (2745:2745:2745))
        (PORT d[5] (2043:2043:2043) (2063:2063:2063))
        (PORT d[6] (3997:3997:3997) (4018:4018:4018))
        (PORT d[7] (1506:1506:1506) (1584:1584:1584))
        (PORT d[8] (1729:1729:1729) (1745:1745:1745))
        (PORT d[9] (2676:2676:2676) (2681:2681:2681))
        (PORT d[10] (2084:2084:2084) (2097:2097:2097))
        (PORT d[11] (2692:2692:2692) (2702:2702:2702))
        (PORT d[12] (5580:5580:5580) (5648:5648:5648))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (4955:4955:4955))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (1723:1723:1723) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2366:2366:2366))
        (PORT datab (1110:1110:1110) (1157:1157:1157))
        (PORT datac (1041:1041:1041) (1037:1037:1037))
        (PORT datad (1122:1122:1122) (1179:1179:1179))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1420:1420:1420))
        (PORT datab (1105:1105:1105) (1152:1152:1152))
        (PORT datac (2749:2749:2749) (2721:2721:2721))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3587:3587:3587))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4400:4400:4400))
        (PORT d[1] (5093:5093:5093) (5344:5344:5344))
        (PORT d[2] (5441:5441:5441) (5589:5589:5589))
        (PORT d[3] (4522:4522:4522) (4656:4656:4656))
        (PORT d[4] (4455:4455:4455) (4508:4508:4508))
        (PORT d[5] (4751:4751:4751) (4862:4862:4862))
        (PORT d[6] (2520:2520:2520) (2708:2708:2708))
        (PORT d[7] (4524:4524:4524) (4478:4478:4478))
        (PORT d[8] (4212:4212:4212) (4152:4152:4152))
        (PORT d[9] (3569:3569:3569) (3662:3662:3662))
        (PORT d[10] (4572:4572:4572) (4730:4730:4730))
        (PORT d[11] (4432:4432:4432) (4462:4462:4462))
        (PORT d[12] (4827:4827:4827) (4747:4747:4747))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4577:4577:4577))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5607:5607:5607))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (4560:4560:4560) (4646:4646:4646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2604:2604:2604))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4224:4224:4224))
        (PORT d[1] (3396:3396:3396) (3573:3573:3573))
        (PORT d[2] (2764:2764:2764) (2919:2919:2919))
        (PORT d[3] (4252:4252:4252) (4380:4380:4380))
        (PORT d[4] (4491:4491:4491) (4737:4737:4737))
        (PORT d[5] (2476:2476:2476) (2584:2584:2584))
        (PORT d[6] (4429:4429:4429) (4534:4534:4534))
        (PORT d[7] (3900:3900:3900) (4015:4015:4015))
        (PORT d[8] (3626:3626:3626) (3574:3574:3574))
        (PORT d[9] (4180:4180:4180) (4292:4292:4292))
        (PORT d[10] (4643:4643:4643) (4713:4713:4713))
        (PORT d[11] (4987:4987:4987) (5031:5031:5031))
        (PORT d[12] (3877:3877:3877) (3988:3988:3988))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4267:4267:4267))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (3155:3155:3155) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4292:4292:4292))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4370:4370:4370))
        (PORT d[1] (4601:4601:4601) (4788:4788:4788))
        (PORT d[2] (4872:4872:4872) (4965:4965:4965))
        (PORT d[3] (4577:4577:4577) (4717:4717:4717))
        (PORT d[4] (4818:4818:4818) (4911:4911:4911))
        (PORT d[5] (4143:4143:4143) (4239:4239:4239))
        (PORT d[6] (3573:3573:3573) (3749:3749:3749))
        (PORT d[7] (4632:4632:4632) (4653:4653:4653))
        (PORT d[8] (5790:5790:5790) (5829:5829:5829))
        (PORT d[9] (4871:4871:4871) (4938:4938:4938))
        (PORT d[10] (5194:5194:5194) (5351:5351:5351))
        (PORT d[11] (5259:5259:5259) (5220:5220:5220))
        (PORT d[12] (5643:5643:5643) (5577:5577:5577))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (4999:4999:4999))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5568:5568:5568) (5640:5640:5640))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (5074:5074:5074) (5049:5049:5049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3322:3322:3322))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4677:4677:4677))
        (PORT d[1] (3362:3362:3362) (3521:3521:3521))
        (PORT d[2] (2656:2656:2656) (2778:2778:2778))
        (PORT d[3] (4894:4894:4894) (5010:5010:5010))
        (PORT d[4] (4052:4052:4052) (4250:4250:4250))
        (PORT d[5] (3215:3215:3215) (3321:3321:3321))
        (PORT d[6] (3727:3727:3727) (3803:3803:3803))
        (PORT d[7] (3862:3862:3862) (3938:3938:3938))
        (PORT d[8] (3648:3648:3648) (3587:3587:3587))
        (PORT d[9] (3812:3812:3812) (3870:3870:3870))
        (PORT d[10] (4239:4239:4239) (4273:4273:4273))
        (PORT d[11] (4553:4553:4553) (4556:4556:4556))
        (PORT d[12] (4933:4933:4933) (5042:5042:5042))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4078:4078:4078))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (4927:4927:4927) (4977:4977:4977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4371:4371:4371))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3228:3228:3228))
        (PORT d[1] (4370:4370:4370) (4529:4529:4529))
        (PORT d[2] (6139:6139:6139) (6214:6214:6214))
        (PORT d[3] (4096:4096:4096) (4118:4118:4118))
        (PORT d[4] (3270:3270:3270) (3275:3275:3275))
        (PORT d[5] (5112:5112:5112) (5102:5102:5102))
        (PORT d[6] (2511:2511:2511) (2708:2708:2708))
        (PORT d[7] (2629:2629:2629) (2631:2631:2631))
        (PORT d[8] (3028:3028:3028) (3040:3040:3040))
        (PORT d[9] (4215:4215:4215) (4268:4268:4268))
        (PORT d[10] (3908:3908:3908) (4076:4076:4076))
        (PORT d[11] (2646:2646:2646) (2677:2677:2677))
        (PORT d[12] (5470:5470:5470) (5462:5462:5462))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4393:4393:4393))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4811:4811:4811) (4845:4845:4845))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5169:5169:5169) (5068:5068:5068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1440:1440:1440))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1373:1373:1373))
        (PORT d[1] (2676:2676:2676) (2817:2817:2817))
        (PORT d[2] (2645:2645:2645) (2709:2709:2709))
        (PORT d[3] (3176:3176:3176) (3222:3222:3222))
        (PORT d[4] (2096:2096:2096) (2105:2105:2105))
        (PORT d[5] (2079:2079:2079) (2102:2102:2102))
        (PORT d[6] (3720:3720:3720) (3751:3751:3751))
        (PORT d[7] (1047:1047:1047) (1078:1078:1078))
        (PORT d[8] (1063:1063:1063) (1093:1093:1093))
        (PORT d[9] (2649:2649:2649) (2649:2649:2649))
        (PORT d[10] (2061:2061:2061) (2060:2060:2060))
        (PORT d[11] (1367:1367:1367) (1389:1389:1389))
        (PORT d[12] (4451:4451:4451) (4633:4633:4633))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (4936:4936:4936))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (1754:1754:1754) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1859:1859:1859))
        (PORT datab (1174:1174:1174) (1227:1227:1227))
        (PORT datac (1067:1067:1067) (1112:1112:1112))
        (PORT datad (1085:1085:1085) (1081:1081:1081))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3848:3848:3848))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4776:4776:4776))
        (PORT d[1] (4719:4719:4719) (4976:4976:4976))
        (PORT d[2] (4763:4763:4763) (4920:4920:4920))
        (PORT d[3] (4181:4181:4181) (4321:4321:4321))
        (PORT d[4] (4384:4384:4384) (4431:4431:4431))
        (PORT d[5] (4386:4386:4386) (4501:4501:4501))
        (PORT d[6] (2481:2481:2481) (2667:2667:2667))
        (PORT d[7] (4144:4144:4144) (4091:4091:4091))
        (PORT d[8] (4290:4290:4290) (4237:4237:4237))
        (PORT d[9] (3256:3256:3256) (3368:3368:3368))
        (PORT d[10] (4514:4514:4514) (4713:4713:4713))
        (PORT d[11] (4240:4240:4240) (4289:4289:4289))
        (PORT d[12] (4134:4134:4134) (4074:4074:4074))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4935:4935:4935))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5556:5556:5556) (5625:5625:5625))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (4689:4689:4689) (4682:4682:4682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2973:2973:2973))
        (PORT clk (2483:2483:2483) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3650:3650:3650))
        (PORT d[1] (3030:3030:3030) (3212:3212:3212))
        (PORT d[2] (2799:2799:2799) (2969:2969:2969))
        (PORT d[3] (3919:3919:3919) (4036:4036:4036))
        (PORT d[4] (4424:4424:4424) (4660:4660:4660))
        (PORT d[5] (2844:2844:2844) (2934:2934:2934))
        (PORT d[6] (4174:4174:4174) (4293:4293:4293))
        (PORT d[7] (3868:3868:3868) (3979:3979:3979))
        (PORT d[8] (3624:3624:3624) (3575:3575:3575))
        (PORT d[9] (3833:3833:3833) (3956:3956:3956))
        (PORT d[10] (4654:4654:4654) (4725:4725:4725))
        (PORT d[11] (4367:4367:4367) (4441:4441:4441))
        (PORT d[12] (3500:3500:3500) (3612:3612:3612))
        (PORT clk (2478:2478:2478) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3775:3775:3775))
        (PORT clk (2478:2478:2478) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (PORT d[0] (3376:3376:3376) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2200:2200:2200))
        (PORT datab (1173:1173:1173) (1226:1226:1226))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2764:2764:2764) (2693:2693:2693))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2213:2213:2213))
        (PORT asdata (1000:1000:1000) (990:990:990))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (820:820:820) (839:839:839))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3297:3297:3297))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4951:4951:4951))
        (PORT d[1] (5090:5090:5090) (5353:5353:5353))
        (PORT d[2] (6370:6370:6370) (6547:6547:6547))
        (PORT d[3] (2990:2990:2990) (3008:3008:3008))
        (PORT d[4] (2862:2862:2862) (2865:2865:2865))
        (PORT d[5] (5815:5815:5815) (5944:5944:5944))
        (PORT d[6] (2101:2101:2101) (2255:2255:2255))
        (PORT d[7] (3680:3680:3680) (3681:3681:3681))
        (PORT d[8] (3028:3028:3028) (3043:3043:3043))
        (PORT d[9] (3455:3455:3455) (3509:3509:3509))
        (PORT d[10] (4536:4536:4536) (4712:4712:4712))
        (PORT d[11] (2967:2967:2967) (2998:2998:2998))
        (PORT d[12] (4262:4262:4262) (4236:4236:4236))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4683:4683:4683))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (5568:5568:5568))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (4306:4306:4306) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1579:1579:1579))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2530:2530:2530))
        (PORT d[1] (3021:3021:3021) (3196:3196:3196))
        (PORT d[2] (3936:3936:3936) (4144:4144:4144))
        (PORT d[3] (3782:3782:3782) (3969:3969:3969))
        (PORT d[4] (3995:3995:3995) (4113:4113:4113))
        (PORT d[5] (3361:3361:3361) (3391:3391:3391))
        (PORT d[6] (4523:4523:4523) (4605:4605:4605))
        (PORT d[7] (5540:5540:5540) (5752:5752:5752))
        (PORT d[8] (2483:2483:2483) (2500:2500:2500))
        (PORT d[9] (5914:5914:5914) (6065:6065:6065))
        (PORT d[10] (5492:5492:5492) (5610:5610:5610))
        (PORT d[11] (3760:3760:3760) (3764:3764:3764))
        (PORT d[12] (4560:4560:4560) (4643:4643:4643))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3049:3049:3049))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2470:2470:2470))
        (PORT d[0] (3584:3584:3584) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3501:3501:3501))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2598:2598:2598))
        (PORT d[1] (3990:3990:3990) (4153:4153:4153))
        (PORT d[2] (5763:5763:5763) (5840:5840:5840))
        (PORT d[3] (4706:4706:4706) (4709:4709:4709))
        (PORT d[4] (7479:7479:7479) (7663:7663:7663))
        (PORT d[5] (4753:4753:4753) (4737:4737:4737))
        (PORT d[6] (2463:2463:2463) (2666:2666:2666))
        (PORT d[7] (2611:2611:2611) (2614:2614:2614))
        (PORT d[8] (5796:5796:5796) (5845:5845:5845))
        (PORT d[9] (3906:3906:3906) (3989:3989:3989))
        (PORT d[10] (4216:4216:4216) (4371:4371:4371))
        (PORT d[11] (2270:2270:2270) (2297:2297:2297))
        (PORT d[12] (5111:5111:5111) (5108:5108:5108))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4365:4365:4365))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (5188:5188:5188))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (5545:5545:5545) (5507:5507:5507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1570:1570:1570))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1733:1733:1733))
        (PORT d[1] (2599:2599:2599) (2731:2731:2731))
        (PORT d[2] (2270:2270:2270) (2358:2358:2358))
        (PORT d[3] (2945:2945:2945) (3053:3053:3053))
        (PORT d[4] (2072:2072:2072) (2077:2077:2077))
        (PORT d[5] (3350:3350:3350) (3354:3354:3354))
        (PORT d[6] (3334:3334:3334) (3319:3319:3319))
        (PORT d[7] (1586:1586:1586) (1668:1668:1668))
        (PORT d[8] (1400:1400:1400) (1422:1422:1422))
        (PORT d[9] (3452:3452:3452) (3470:3470:3470))
        (PORT d[10] (3492:3492:3492) (3474:3474:3474))
        (PORT d[11] (2323:2323:2323) (2331:2331:2331))
        (PORT d[12] (4088:4088:4088) (4274:4274:4274))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2305:2305:2305))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (2563:2563:2563) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4468:4468:4468))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4703:4703:4703))
        (PORT d[1] (5421:5421:5421) (5646:5646:5646))
        (PORT d[2] (5144:5144:5144) (5304:5304:5304))
        (PORT d[3] (4590:4590:4590) (4728:4728:4728))
        (PORT d[4] (4499:4499:4499) (4582:4582:4582))
        (PORT d[5] (4741:4741:4741) (4853:4853:4853))
        (PORT d[6] (2511:2511:2511) (2696:2696:2696))
        (PORT d[7] (4468:4468:4468) (4416:4416:4416))
        (PORT d[8] (3918:3918:3918) (3863:3863:3863))
        (PORT d[9] (3635:3635:3635) (3736:3736:3736))
        (PORT d[10] (4227:4227:4227) (4400:4400:4400))
        (PORT d[11] (4871:4871:4871) (4894:4894:4894))
        (PORT d[12] (4827:4827:4827) (4748:4748:4748))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4257:4257:4257))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5297:5297:5297))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (5547:5547:5547) (5440:5440:5440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3474:3474:3474))
        (PORT clk (2497:2497:2497) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4024:4024:4024))
        (PORT d[1] (2697:2697:2697) (2887:2887:2887))
        (PORT d[2] (2748:2748:2748) (2910:2910:2910))
        (PORT d[3] (4302:4302:4302) (4428:4428:4428))
        (PORT d[4] (4798:4798:4798) (5035:5035:5035))
        (PORT d[5] (2236:2236:2236) (2350:2350:2350))
        (PORT d[6] (4441:4441:4441) (4547:4547:4547))
        (PORT d[7] (3868:3868:3868) (3981:3981:3981))
        (PORT d[8] (3299:3299:3299) (3258:3258:3258))
        (PORT d[9] (4226:4226:4226) (4345:4345:4345))
        (PORT d[10] (4640:4640:4640) (4710:4710:4710))
        (PORT d[11] (4938:4938:4938) (4982:4982:4982))
        (PORT d[12] (4272:4272:4272) (4379:4379:4379))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (3900:3900:3900))
        (PORT clk (2492:2492:2492) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (PORT d[0] (2985:2985:2985) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (4924:4924:4924))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4366:4366:4366))
        (PORT d[1] (4251:4251:4251) (4439:4439:4439))
        (PORT d[2] (4810:4810:4810) (4899:4899:4899))
        (PORT d[3] (4605:4605:4605) (4748:4748:4748))
        (PORT d[4] (4549:4549:4549) (4649:4649:4649))
        (PORT d[5] (4113:4113:4113) (4203:4203:4203))
        (PORT d[6] (3508:3508:3508) (3721:3721:3721))
        (PORT d[7] (4574:4574:4574) (4590:4590:4590))
        (PORT d[8] (5228:5228:5228) (5160:5160:5160))
        (PORT d[9] (4872:4872:4872) (4940:4940:4940))
        (PORT d[10] (5164:5164:5164) (5316:5316:5316))
        (PORT d[11] (5201:5201:5201) (5157:5157:5157))
        (PORT d[12] (5674:5674:5674) (5611:5611:5611))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5133:5133:5133))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5580:5580:5580) (5653:5653:5653))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (4900:4900:4900) (5015:5015:5015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2500:2500:2500))
        (PORT clk (2521:2521:2521) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4702:4702:4702))
        (PORT d[1] (2677:2677:2677) (2853:2853:2853))
        (PORT d[2] (2639:2639:2639) (2751:2751:2751))
        (PORT d[3] (4919:4919:4919) (5036:5036:5036))
        (PORT d[4] (4052:4052:4052) (4254:4254:4254))
        (PORT d[5] (3236:3236:3236) (3346:3346:3346))
        (PORT d[6] (3744:3744:3744) (3821:3821:3821))
        (PORT d[7] (3814:3814:3814) (3884:3884:3884))
        (PORT d[8] (3288:3288:3288) (3230:3230:3230))
        (PORT d[9] (3804:3804:3804) (3861:3861:3861))
        (PORT d[10] (4268:4268:4268) (4301:4301:4301))
        (PORT d[11] (4520:4520:4520) (4521:4521:4521))
        (PORT d[12] (4959:4959:4959) (5067:5067:5067))
        (PORT clk (2516:2516:2516) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3601:3601:3601))
        (PORT clk (2516:2516:2516) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2509:2509:2509))
        (PORT d[0] (3100:3100:3100) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2162:2162:2162))
        (PORT datab (1171:1171:1171) (1223:1223:1223))
        (PORT datac (1073:1073:1073) (1118:1118:1118))
        (PORT datad (2398:2398:2398) (2376:2376:2376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1417:1417:1417))
        (PORT datab (1521:1521:1521) (1511:1511:1511))
        (PORT datac (1072:1072:1072) (1117:1117:1117))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2214:2214:2214))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (4983:4983:4983) (4787:4787:4787))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2098:2098:2098) (2062:2062:2062))
        (PORT datad (2177:2177:2177) (2158:2158:2158))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2211:2211:2211))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2205:2205:2205))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (815:815:815))
        (PORT datab (487:487:487) (510:510:510))
        (PORT datac (766:766:766) (767:767:767))
        (PORT datad (756:756:756) (753:753:753))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (327:327:327) (402:402:402))
        (PORT datac (455:455:455) (484:484:484))
        (PORT datad (976:976:976) (976:976:976))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (323:323:323) (396:396:396))
        (PORT datac (1114:1114:1114) (1174:1174:1174))
        (PORT datad (426:426:426) (447:447:447))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (912:912:912))
        (PORT datad (1033:1033:1033) (1041:1041:1041))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3598:3598:3598))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4430:4430:4430))
        (PORT d[1] (4607:4607:4607) (4797:4797:4797))
        (PORT d[2] (5256:5256:5256) (5334:5334:5334))
        (PORT d[3] (4238:4238:4238) (4378:4378:4378))
        (PORT d[4] (5126:5126:5126) (5172:5172:5172))
        (PORT d[5] (3755:3755:3755) (3849:3849:3849))
        (PORT d[6] (3245:3245:3245) (3426:3426:3426))
        (PORT d[7] (5247:5247:5247) (5195:5195:5195))
        (PORT d[8] (4889:4889:4889) (4830:4830:4830))
        (PORT d[9] (4539:4539:4539) (4607:4607:4607))
        (PORT d[10] (4834:4834:4834) (4992:4992:4992))
        (PORT d[11] (5709:5709:5709) (5708:5708:5708))
        (PORT d[12] (5999:5999:5999) (5929:5929:5929))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (4916:4916:4916))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5233:5233:5233) (5311:5311:5311))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5891:5891:5891) (5782:5782:5782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1662:1662:1662))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4731:4731:4731))
        (PORT d[1] (3034:3034:3034) (3221:3221:3221))
        (PORT d[2] (2723:2723:2723) (2884:2884:2884))
        (PORT d[3] (4289:4289:4289) (4423:4423:4423))
        (PORT d[4] (4072:4072:4072) (4259:4259:4259))
        (PORT d[5] (2876:2876:2876) (2986:2986:2986))
        (PORT d[6] (4123:4123:4123) (4199:4199:4199))
        (PORT d[7] (3858:3858:3858) (3971:3971:3971))
        (PORT d[8] (3975:3975:3975) (3910:3910:3910))
        (PORT d[9] (4197:4197:4197) (4251:4251:4251))
        (PORT d[10] (4250:4250:4250) (4294:4294:4294))
        (PORT d[11] (3981:3981:3981) (4030:4030:4030))
        (PORT d[12] (4626:4626:4626) (4727:4727:4727))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4275:4275:4275))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (2639:2639:2639) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3279:3279:3279))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4422:4422:4422))
        (PORT d[1] (4949:4949:4949) (5132:5132:5132))
        (PORT d[2] (5257:5257:5257) (5335:5335:5335))
        (PORT d[3] (4572:4572:4572) (4708:4708:4708))
        (PORT d[4] (5102:5102:5102) (5133:5133:5133))
        (PORT d[5] (5144:5144:5144) (5253:5253:5253))
        (PORT d[6] (3226:3226:3226) (3404:3404:3404))
        (PORT d[7] (5546:5546:5546) (5481:5481:5481))
        (PORT d[8] (4467:4467:4467) (4400:4400:4400))
        (PORT d[9] (4233:4233:4233) (4306:4306:4306))
        (PORT d[10] (4169:4169:4169) (4336:4336:4336))
        (PORT d[11] (5396:5396:5396) (5410:5410:5410))
        (PORT d[12] (5494:5494:5494) (5401:5401:5401))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4933:4933:4933) (4897:4897:4897))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5290:5290:5290))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5109:5109:5109) (5078:5078:5078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1703:1703:1703))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4751:4751:4751))
        (PORT d[1] (2706:2706:2706) (2891:2891:2891))
        (PORT d[2] (2712:2712:2712) (2865:2865:2865))
        (PORT d[3] (4333:4333:4333) (4469:4469:4469))
        (PORT d[4] (5178:5178:5178) (5410:5410:5410))
        (PORT d[5] (2868:2868:2868) (2977:2977:2977))
        (PORT d[6] (4180:4180:4180) (4263:4263:4263))
        (PORT d[7] (3864:3864:3864) (3977:3977:3977))
        (PORT d[8] (3981:3981:3981) (3917:3917:3917))
        (PORT d[9] (4570:4570:4570) (4679:4679:4679))
        (PORT d[10] (4215:4215:4215) (4247:4247:4247))
        (PORT d[11] (5288:5288:5288) (5325:5325:5325))
        (PORT d[12] (4626:4626:4626) (4726:4726:4726))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3733:3733:3733))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (5274:5274:5274) (5322:5322:5322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1862:1862:1862))
        (PORT datab (1173:1173:1173) (1226:1226:1226))
        (PORT datac (1069:1069:1069) (1114:1114:1114))
        (PORT datad (1654:1654:1654) (1533:1533:1533))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1852:1852:1852))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3576:3576:3576))
        (PORT d[1] (2267:2267:2267) (2266:2266:2266))
        (PORT d[2] (6806:6806:6806) (6984:6984:6984))
        (PORT d[3] (3733:3733:3733) (3755:3755:3755))
        (PORT d[4] (3243:3243:3243) (3245:3245:3245))
        (PORT d[5] (6162:6162:6162) (6288:6288:6288))
        (PORT d[6] (2434:2434:2434) (2625:2625:2625))
        (PORT d[7] (3015:3015:3015) (3014:3014:3014))
        (PORT d[8] (2633:2633:2633) (2643:2643:2643))
        (PORT d[9] (3842:3842:3842) (3899:3899:3899))
        (PORT d[10] (3846:3846:3846) (4001:4001:4001))
        (PORT d[11] (2242:2242:2242) (2268:2268:2268))
        (PORT d[12] (4919:4919:4919) (4882:4882:4882))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (4959:4959:4959))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4809:4809:4809))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (5678:5678:5678) (5610:5610:5610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1420:1420:1420))
        (PORT clk (2489:2489:2489) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1816:1816:1816))
        (PORT d[1] (2360:2360:2360) (2509:2509:2509))
        (PORT d[2] (4619:4619:4619) (4820:4820:4820))
        (PORT d[3] (3174:3174:3174) (3218:3218:3218))
        (PORT d[4] (2458:2458:2458) (2465:2465:2465))
        (PORT d[5] (1678:1678:1678) (1703:1703:1703))
        (PORT d[6] (3690:3690:3690) (3716:3716:3716))
        (PORT d[7] (2055:2055:2055) (2071:2071:2071))
        (PORT d[8] (2070:2070:2070) (2077:2077:2077))
        (PORT d[9] (3472:3472:3472) (3495:3495:3495))
        (PORT d[10] (2427:2427:2427) (2425:2425:2425))
        (PORT d[11] (2731:2731:2731) (2747:2747:2747))
        (PORT d[12] (4937:4937:4937) (5022:5022:5022))
        (PORT clk (2484:2484:2484) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3070:3070:3070))
        (PORT clk (2484:2484:2484) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (PORT d[0] (1875:1875:1875) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2467:2467:2467))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3910:3910:3910))
        (PORT d[1] (1901:1901:1901) (1914:1914:1914))
        (PORT d[2] (6122:6122:6122) (6196:6196:6196))
        (PORT d[3] (4060:4060:4060) (4080:4080:4080))
        (PORT d[4] (5640:5640:5640) (5621:5621:5621))
        (PORT d[5] (5094:5094:5094) (5079:5079:5079))
        (PORT d[6] (2433:2433:2433) (2584:2584:2584))
        (PORT d[7] (2989:2989:2989) (2986:2986:2986))
        (PORT d[8] (2650:2650:2650) (2662:2662:2662))
        (PORT d[9] (4226:4226:4226) (4273:4273:4273))
        (PORT d[10] (4143:4143:4143) (4301:4301:4301))
        (PORT d[11] (2235:2235:2235) (2260:2260:2260))
        (PORT d[12] (4995:4995:4995) (4962:4962:4962))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4223:4223:4223))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4831:4831:4831))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3780:3780:3780) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1413:1413:1413))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1777:1777:1777))
        (PORT d[1] (2647:2647:2647) (2783:2783:2783))
        (PORT d[2] (4594:4594:4594) (4794:4794:4794))
        (PORT d[3] (3525:3525:3525) (3561:3561:3561))
        (PORT d[4] (2458:2458:2458) (2464:2464:2464))
        (PORT d[5] (2009:2009:2009) (2025:2025:2025))
        (PORT d[6] (3680:3680:3680) (3706:3706:3706))
        (PORT d[7] (2056:2056:2056) (2072:2072:2072))
        (PORT d[8] (1741:1741:1741) (1759:1759:1759))
        (PORT d[9] (2638:2638:2638) (2637:2637:2637))
        (PORT d[10] (2047:2047:2047) (2055:2055:2055))
        (PORT d[11] (1745:1745:1745) (1759:1759:1759))
        (PORT d[12] (5265:5265:5265) (5343:5343:5343))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3803:3803:3803))
        (PORT clk (2485:2485:2485) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (2623:2623:2623) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1175:1175:1175) (1228:1228:1228))
        (PORT datac (708:708:708) (707:707:707))
        (PORT datad (996:996:996) (988:988:988))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2216:2216:2216))
        (PORT datac (280:280:280) (361:361:361))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (502:502:502))
        (PORT datab (782:782:782) (783:783:783))
        (PORT datad (1039:1039:1039) (1024:1024:1024))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (673:673:673))
        (PORT datab (328:328:328) (402:402:402))
        (PORT datac (454:454:454) (483:483:483))
        (PORT datad (976:976:976) (976:976:976))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (320:320:320) (394:394:394))
        (PORT datac (1113:1113:1113) (1173:1173:1173))
        (PORT datad (428:428:428) (450:450:450))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (705:705:705))
        (PORT datad (823:823:823) (842:842:842))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2612:2612:2612))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4460:4460:4460))
        (PORT d[1] (4606:4606:4606) (4796:4796:4796))
        (PORT d[2] (5222:5222:5222) (5297:5297:5297))
        (PORT d[3] (4551:4551:4551) (4687:4687:4687))
        (PORT d[4] (4536:4536:4536) (4631:4631:4631))
        (PORT d[5] (4081:4081:4081) (4167:4167:4167))
        (PORT d[6] (3309:3309:3309) (3501:3501:3501))
        (PORT d[7] (5216:5216:5216) (5161:5161:5161))
        (PORT d[8] (4897:4897:4897) (4839:4839:4839))
        (PORT d[9] (4587:4587:4587) (4663:4663:4663))
        (PORT d[10] (5167:5167:5167) (5320:5320:5320))
        (PORT d[11] (5579:5579:5579) (5531:5531:5531))
        (PORT d[12] (6029:6029:6029) (5964:5964:5964))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (4998:4998:4998))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5319:5319:5319))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5102:5102:5102) (5071:5071:5071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2670:2670:2670))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4759:4759:4759))
        (PORT d[1] (3059:3059:3059) (3247:3247:3247))
        (PORT d[2] (2707:2707:2707) (2832:2832:2832))
        (PORT d[3] (4757:4757:4757) (4890:4890:4890))
        (PORT d[4] (4080:4080:4080) (4287:4287:4287))
        (PORT d[5] (2877:2877:2877) (2987:2987:2987))
        (PORT d[6] (4115:4115:4115) (4190:4190:4190))
        (PORT d[7] (3840:3840:3840) (3913:3913:3913))
        (PORT d[8] (3645:3645:3645) (3582:3582:3582))
        (PORT d[9] (4159:4159:4159) (4208:4208:4208))
        (PORT d[10] (4265:4265:4265) (4306:4306:4306))
        (PORT d[11] (4002:4002:4002) (4053:4053:4053))
        (PORT d[12] (5304:5304:5304) (5410:5410:5410))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4075:4075:4075))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (4912:4912:4912) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2655:2655:2655))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4372:4372:4372))
        (PORT d[1] (4602:4602:4602) (4789:4789:4789))
        (PORT d[2] (4845:4845:4845) (4936:4936:4936))
        (PORT d[3] (4595:4595:4595) (4736:4736:4736))
        (PORT d[4] (4491:4491:4491) (4591:4591:4591))
        (PORT d[5] (4923:4923:4923) (4942:4942:4942))
        (PORT d[6] (3284:3284:3284) (3468:3468:3468))
        (PORT d[7] (5544:5544:5544) (5479:5479:5479))
        (PORT d[8] (4871:4871:4871) (4805:4805:4805))
        (PORT d[9] (5815:5815:5815) (5970:5970:5970))
        (PORT d[10] (4225:4225:4225) (4396:4396:4396))
        (PORT d[11] (5570:5570:5570) (5521:5521:5521))
        (PORT d[12] (5987:5987:5987) (5917:5917:5917))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5248:5248:5248))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5271:5271:5271) (5353:5353:5353))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (6231:6231:6231) (6116:6116:6116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2324:2324:2324))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4671:4671:4671))
        (PORT d[1] (3048:3048:3048) (3236:3236:3236))
        (PORT d[2] (2672:2672:2672) (2796:2796:2796))
        (PORT d[3] (4711:4711:4711) (4843:4843:4843))
        (PORT d[4] (4087:4087:4087) (4294:4294:4294))
        (PORT d[5] (3243:3243:3243) (3353:3353:3353))
        (PORT d[6] (3784:3784:3784) (3867:3867:3867))
        (PORT d[7] (3837:3837:3837) (3909:3909:3909))
        (PORT d[8] (3634:3634:3634) (3571:3571:3571))
        (PORT d[9] (3808:3808:3808) (3863:3863:3863))
        (PORT d[10] (4297:4297:4297) (4336:4336:4336))
        (PORT d[11] (4538:4538:4538) (4542:4542:4542))
        (PORT d[12] (5320:5320:5320) (5422:5422:5422))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4664:4664:4664))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (2666:2666:2666) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2367:2367:2367))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2235:2235:2235))
        (PORT d[1] (4371:4371:4371) (4530:4530:4530))
        (PORT d[2] (5769:5769:5769) (5847:5847:5847))
        (PORT d[3] (4401:4401:4401) (4414:4414:4414))
        (PORT d[4] (7497:7497:7497) (7683:7683:7683))
        (PORT d[5] (5064:5064:5064) (5045:5045:5045))
        (PORT d[6] (2538:2538:2538) (2733:2733:2733))
        (PORT d[7] (2628:2628:2628) (2631:2631:2631))
        (PORT d[8] (3014:3014:3014) (3026:3026:3026))
        (PORT d[9] (3946:3946:3946) (4033:4033:4033))
        (PORT d[10] (4198:4198:4198) (4354:4354:4354))
        (PORT d[11] (2245:2245:2245) (2268:2268:2268))
        (PORT d[12] (5437:5437:5437) (5427:5427:5427))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4252:4252:4252))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5139:5139:5139) (5167:5167:5167))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3834:3834:3834) (3848:3848:3848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1226:1226:1226))
        (PORT clk (2504:2504:2504) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2031:2031:2031))
        (PORT d[1] (2704:2704:2704) (2847:2847:2847))
        (PORT d[2] (2639:2639:2639) (2703:2703:2703))
        (PORT d[3] (3301:3301:3301) (3401:3401:3401))
        (PORT d[4] (2095:2095:2095) (2104:2104:2104))
        (PORT d[5] (2040:2040:2040) (2060:2060:2060))
        (PORT d[6] (3308:3308:3308) (3291:3291:3291))
        (PORT d[7] (1509:1509:1509) (1587:1587:1587))
        (PORT d[8] (1382:1382:1382) (1403:1403:1403))
        (PORT d[9] (3152:3152:3152) (3181:3181:3181))
        (PORT d[10] (2054:2054:2054) (2052:2052:2052))
        (PORT d[11] (2337:2337:2337) (2350:2350:2350))
        (PORT d[12] (4405:4405:4405) (4585:4585:4585))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3174:3174:3174))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (PORT d[0] (2568:2568:2568) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2057:2057:2057))
        (PORT datab (1175:1175:1175) (1228:1228:1228))
        (PORT datac (1067:1067:1067) (1111:1111:1111))
        (PORT datad (1066:1066:1066) (1064:1064:1064))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2404:2404:2404))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4525:4525:4525))
        (PORT d[1] (5419:5419:5419) (5678:5678:5678))
        (PORT d[2] (6744:6744:6744) (6919:6919:6919))
        (PORT d[3] (3673:3673:3673) (3692:3692:3692))
        (PORT d[4] (5640:5640:5640) (5619:5619:5619))
        (PORT d[5] (6154:6154:6154) (6279:6279:6279))
        (PORT d[6] (2390:2390:2390) (2546:2546:2546))
        (PORT d[7] (3721:3721:3721) (3728:3728:3728))
        (PORT d[8] (2617:2617:2617) (2628:2628:2628))
        (PORT d[9] (3843:3843:3843) (3897:3897:3897))
        (PORT d[10] (3858:3858:3858) (4009:4009:4009))
        (PORT d[11] (2651:2651:2651) (2681:2681:2681))
        (PORT d[12] (4966:4966:4966) (4929:4929:4929))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4936:4936:4936))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4782:4782:4782))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (5701:5701:5701) (5632:5632:5632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1494:1494:1494))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2161:2161:2161))
        (PORT d[1] (3374:3374:3374) (3544:3544:3544))
        (PORT d[2] (4295:4295:4295) (4502:4502:4502))
        (PORT d[3] (3782:3782:3782) (3967:3967:3967))
        (PORT d[4] (4641:4641:4641) (4739:4739:4739))
        (PORT d[5] (2044:2044:2044) (2062:2062:2062))
        (PORT d[6] (4873:4873:4873) (4952:4952:4952))
        (PORT d[7] (2034:2034:2034) (2048:2048:2048))
        (PORT d[8] (2127:2127:2127) (2141:2141:2141))
        (PORT d[9] (1663:1663:1663) (1689:1689:1689))
        (PORT d[10] (5809:5809:5809) (5918:5918:5918))
        (PORT d[11] (3070:3070:3070) (3077:3077:3077))
        (PORT d[12] (4898:4898:4898) (4977:4977:4977))
        (PORT clk (2482:2482:2482) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3367:3367:3367))
        (PORT clk (2482:2482:2482) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (2630:2630:2630) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1830:1830:1830))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1069:1069:1069) (1114:1114:1114))
        (PORT datad (1039:1039:1039) (1032:1032:1032))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2212:2212:2212))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1176:1176:1176) (1202:1202:1202))
        (PORT datac (2750:2750:2750) (2695:2695:2695))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1800:1800:1800) (1762:1762:1762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (611:611:611))
        (PORT datab (351:351:351) (457:457:457))
        (PORT datac (2214:2214:2214) (2073:2073:2073))
        (PORT datad (2003:2003:2003) (1876:1876:1876))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (351:351:351) (458:458:458))
        (PORT datac (1031:1031:1031) (1021:1021:1021))
        (PORT datad (2233:2233:2233) (2084:2084:2084))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (2780:2780:2780) (2727:2727:2727))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1800:1800:1800) (1762:1762:1762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (2746:2746:2746) (2691:2691:2691))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1800:1800:1800) (1762:1762:1762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2747:2747:2747) (2692:2692:2692))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1800:1800:1800) (1762:1762:1762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1720:1720:1720))
        (PORT datab (2779:2779:2779) (2725:2725:2725))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1800:1800:1800) (1762:1762:1762))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3523:3523:3523))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4761:4761:4761) (5004:5004:5004))
        (PORT d[1] (4383:4383:4383) (4646:4646:4646))
        (PORT d[2] (4994:4994:4994) (5209:5209:5209))
        (PORT d[3] (3773:3773:3773) (3833:3833:3833))
        (PORT d[4] (4246:4246:4246) (4232:4232:4232))
        (PORT d[5] (5097:5097:5097) (5233:5233:5233))
        (PORT d[6] (2302:2302:2302) (2427:2427:2427))
        (PORT d[7] (3688:3688:3688) (3690:3690:3690))
        (PORT d[8] (3802:3802:3802) (3817:3817:3817))
        (PORT d[9] (3283:3283:3283) (3348:3348:3348))
        (PORT d[10] (4566:4566:4566) (4747:4747:4747))
        (PORT d[11] (3687:3687:3687) (3706:3706:3706))
        (PORT d[12] (3551:3551:3551) (3521:3521:3521))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3904:3904:3904))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5192:5192:5192))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (4173:4173:4173) (4215:4215:4215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2664:2664:2664))
        (PORT clk (2428:2428:2428) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3251:3251:3251))
        (PORT d[1] (2728:2728:2728) (2893:2893:2893))
        (PORT d[2] (3934:3934:3934) (4151:4151:4151))
        (PORT d[3] (5040:5040:5040) (5210:5210:5210))
        (PORT d[4] (3779:3779:3779) (3920:3920:3920))
        (PORT d[5] (2675:2675:2675) (2714:2714:2714))
        (PORT d[6] (4036:4036:4036) (4097:4097:4097))
        (PORT d[7] (4797:4797:4797) (5013:5013:5013))
        (PORT d[8] (3122:3122:3122) (3126:3126:3126))
        (PORT d[9] (4908:4908:4908) (5071:5071:5071))
        (PORT d[10] (5060:5060:5060) (5175:5175:5175))
        (PORT d[11] (2651:2651:2651) (2666:2666:2666))
        (PORT d[12] (3806:3806:3806) (3884:3884:3884))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4762:4762:4762))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2412:2412:2412))
        (PORT d[0] (3884:3884:3884) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3639:3639:3639))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3128:3128:3128))
        (PORT d[1] (3219:3219:3219) (3380:3380:3380))
        (PORT d[2] (5059:5059:5059) (5136:5136:5136))
        (PORT d[3] (5306:5306:5306) (5506:5506:5506))
        (PORT d[4] (6417:6417:6417) (6616:6616:6616))
        (PORT d[5] (3968:3968:3968) (3952:3952:3952))
        (PORT d[6] (4299:4299:4299) (4485:4485:4485))
        (PORT d[7] (5132:5132:5132) (5228:5228:5228))
        (PORT d[8] (5130:5130:5130) (5182:5182:5182))
        (PORT d[9] (5051:5051:5051) (5170:5170:5170))
        (PORT d[10] (5648:5648:5648) (5928:5928:5928))
        (PORT d[11] (4348:4348:4348) (4309:4309:4309))
        (PORT d[12] (4407:4407:4407) (4405:4405:4405))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4455:4455:4455))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5203:5203:5203))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (6225:6225:6225) (6115:6115:6115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1542:1542:1542))
        (PORT clk (2468:2468:2468) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2663:2663:2663))
        (PORT d[1] (3454:3454:3454) (3588:3588:3588))
        (PORT d[2] (2677:2677:2677) (2808:2808:2808))
        (PORT d[3] (2044:2044:2044) (2068:2068:2068))
        (PORT d[4] (3582:3582:3582) (3698:3698:3698))
        (PORT d[5] (2634:2634:2634) (2642:2642:2642))
        (PORT d[6] (2608:2608:2608) (2606:2606:2606))
        (PORT d[7] (2699:2699:2699) (2695:2695:2695))
        (PORT d[8] (3235:3235:3235) (3209:3209:3209))
        (PORT d[9] (2737:2737:2737) (2756:2756:2756))
        (PORT d[10] (2689:2689:2689) (2673:2673:2673))
        (PORT d[11] (2629:2629:2629) (2624:2624:2624))
        (PORT d[12] (4060:4060:4060) (4235:4235:4235))
        (PORT clk (2463:2463:2463) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3021:3021:3021))
        (PORT clk (2463:2463:2463) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (PORT d[0] (2750:2750:2750) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2683:2683:2683) (2656:2656:2656))
        (PORT datab (1554:1554:1554) (1617:1617:1617))
        (PORT datac (1536:1536:1536) (1606:1606:1606))
        (PORT datad (1369:1369:1369) (1350:1350:1350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3519:3519:3519))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4761:4761:4761) (4983:4983:4983))
        (PORT d[1] (4370:4370:4370) (4634:4634:4634))
        (PORT d[2] (4962:4962:4962) (5174:5174:5174))
        (PORT d[3] (3391:3391:3391) (3456:3456:3456))
        (PORT d[4] (4259:4259:4259) (4244:4244:4244))
        (PORT d[5] (4482:4482:4482) (4634:4634:4634))
        (PORT d[6] (2266:2266:2266) (2399:2399:2399))
        (PORT d[7] (3690:3690:3690) (3690:3690:3690))
        (PORT d[8] (3808:3808:3808) (3827:3827:3827))
        (PORT d[9] (3316:3316:3316) (3383:3383:3383))
        (PORT d[10] (4573:4573:4573) (4755:4755:4755))
        (PORT d[11] (3694:3694:3694) (3713:3713:3713))
        (PORT d[12] (3546:3546:3546) (3511:3511:3511))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4245:4245:4245))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5188:5188:5188))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (4957:4957:4957) (4900:4900:4900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2691:2691:2691))
        (PORT clk (2421:2421:2421) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3236:3236:3236))
        (PORT d[1] (2992:2992:2992) (3160:3160:3160))
        (PORT d[2] (3604:3604:3604) (3831:3831:3831))
        (PORT d[3] (5020:5020:5020) (5204:5204:5204))
        (PORT d[4] (4101:4101:4101) (4236:4236:4236))
        (PORT d[5] (2630:2630:2630) (2664:2664:2664))
        (PORT d[6] (4076:4076:4076) (4146:4146:4146))
        (PORT d[7] (4778:4778:4778) (5007:5007:5007))
        (PORT d[8] (3103:3103:3103) (3105:3105:3105))
        (PORT d[9] (4300:4300:4300) (4466:4466:4466))
        (PORT d[10] (5099:5099:5099) (5215:5215:5215))
        (PORT d[11] (2712:2712:2712) (2719:2719:2719))
        (PORT d[12] (3819:3819:3819) (3903:3903:3903))
        (PORT clk (2416:2416:2416) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3786:3786:3786))
        (PORT clk (2416:2416:2416) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2408:2408:2408))
        (PORT d[0] (3379:3379:3379) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3294:3294:3294))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3638:3638:3638))
        (PORT d[1] (3194:3194:3194) (3350:3350:3350))
        (PORT d[2] (3659:3659:3659) (3710:3710:3710))
        (PORT d[3] (5076:5076:5076) (5295:5295:5295))
        (PORT d[4] (6688:6688:6688) (6883:6883:6883))
        (PORT d[5] (3588:3588:3588) (3574:3574:3574))
        (PORT d[6] (3893:3893:3893) (4083:4083:4083))
        (PORT d[7] (5133:5133:5133) (5226:5226:5226))
        (PORT d[8] (5133:5133:5133) (5177:5177:5177))
        (PORT d[9] (5029:5029:5029) (5148:5148:5148))
        (PORT d[10] (6272:6272:6272) (6524:6524:6524))
        (PORT d[11] (4338:4338:4338) (4296:4296:4296))
        (PORT d[12] (4342:4342:4342) (4331:4331:4331))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4465:4465:4465))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (5245:5245:5245))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (4983:4983:4983) (4903:4903:4903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1275:1275:1275))
        (PORT clk (2461:2461:2461) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3339:3339:3339))
        (PORT d[1] (3042:3042:3042) (3191:3191:3191))
        (PORT d[2] (2363:2363:2363) (2497:2497:2497))
        (PORT d[3] (2470:2470:2470) (2495:2495:2495))
        (PORT d[4] (3279:3279:3279) (3406:3406:3406))
        (PORT d[5] (2992:2992:2992) (2983:2983:2983))
        (PORT d[6] (2321:2321:2321) (2328:2328:2328))
        (PORT d[7] (2722:2722:2722) (2717:2717:2717))
        (PORT d[8] (3820:3820:3820) (3865:3865:3865))
        (PORT d[9] (3756:3756:3756) (3746:3746:3746))
        (PORT d[10] (2719:2719:2719) (2705:2705:2705))
        (PORT d[11] (2640:2640:2640) (2638:2638:2638))
        (PORT d[12] (3743:3743:3743) (3931:3931:3931))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2472:2472:2472))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (PORT d[0] (3387:3387:3387) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (2182:2182:2182) (2193:2193:2193))
        (PORT datac (1538:1538:1538) (1609:1609:1609))
        (PORT datad (1372:1372:1372) (1360:1360:1360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1511:1511:1511))
        (PORT datab (1454:1454:1454) (1503:1503:1503))
        (PORT datac (203:203:203) (235:235:235))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2359:2359:2359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3697:3697:3697))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3639:3639:3639))
        (PORT d[1] (3510:3510:3510) (3659:3659:3659))
        (PORT d[2] (3403:3403:3403) (3464:3464:3464))
        (PORT d[3] (5036:5036:5036) (5246:5246:5246))
        (PORT d[4] (6663:6663:6663) (6857:6857:6857))
        (PORT d[5] (3619:3619:3619) (3611:3611:3611))
        (PORT d[6] (4297:4297:4297) (4484:4484:4484))
        (PORT d[7] (5166:5166:5166) (5260:5260:5260))
        (PORT d[8] (4822:4822:4822) (4879:4879:4879))
        (PORT d[9] (5062:5062:5062) (5183:5183:5183))
        (PORT d[10] (5286:5286:5286) (5557:5557:5557))
        (PORT d[11] (3949:3949:3949) (3912:3912:3912))
        (PORT d[12] (4376:4376:4376) (4368:4368:4368))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4484:4484:4484))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5180:5180:5180) (5243:5243:5243))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (6209:6209:6209) (6099:6099:6099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1606:1606:1606))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2733:2733:2733))
        (PORT d[1] (3456:3456:3456) (3602:3602:3602))
        (PORT d[2] (2335:2335:2335) (2461:2461:2461))
        (PORT d[3] (2134:2134:2134) (2161:2161:2161))
        (PORT d[4] (3266:3266:3266) (3393:3393:3393))
        (PORT d[5] (2952:2952:2952) (2935:2935:2935))
        (PORT d[6] (4027:4027:4027) (4125:4125:4125))
        (PORT d[7] (2387:2387:2387) (2387:2387:2387))
        (PORT d[8] (2895:2895:2895) (2872:2872:2872))
        (PORT d[9] (1999:1999:1999) (2025:2025:2025))
        (PORT d[10] (2375:2375:2375) (2371:2371:2371))
        (PORT d[11] (2667:2667:2667) (2667:2667:2667))
        (PORT d[12] (3737:3737:3737) (3923:3923:3923))
        (PORT clk (2471:2471:2471) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2417:2417:2417))
        (PORT clk (2471:2471:2471) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (2778:2778:2778) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3369:3369:3369))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3265:3265:3265))
        (PORT d[1] (3436:3436:3436) (3579:3579:3579))
        (PORT d[2] (4677:4677:4677) (4751:4751:4751))
        (PORT d[3] (5125:5125:5125) (5349:5349:5349))
        (PORT d[4] (6351:6351:6351) (6549:6549:6549))
        (PORT d[5] (3216:3216:3216) (3210:3210:3210))
        (PORT d[6] (3545:3545:3545) (3742:3742:3742))
        (PORT d[7] (4775:4775:4775) (4875:4875:4875))
        (PORT d[8] (4478:4478:4478) (4538:4538:4538))
        (PORT d[9] (4682:4682:4682) (4803:4803:4803))
        (PORT d[10] (6253:6253:6253) (6503:6503:6503))
        (PORT d[11] (4365:4365:4365) (4329:4329:4329))
        (PORT d[12] (4318:4318:4318) (4301:4301:4301))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3828:3828:3828))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5239:5239:5239))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (4976:4976:4976) (5104:5104:5104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1951:1951:1951))
        (PORT clk (2442:2442:2442) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3051:3051:3051))
        (PORT d[1] (3000:3000:3000) (3146:3146:3146))
        (PORT d[2] (2648:2648:2648) (2756:2756:2756))
        (PORT d[3] (2465:2465:2465) (2491:2491:2491))
        (PORT d[4] (3302:3302:3302) (3433:3433:3433))
        (PORT d[5] (2656:2656:2656) (2662:2662:2662))
        (PORT d[6] (2372:2372:2372) (2382:2382:2382))
        (PORT d[7] (2746:2746:2746) (2745:2745:2745))
        (PORT d[8] (3493:3493:3493) (3544:3544:3544))
        (PORT d[9] (3356:3356:3356) (3349:3349:3349))
        (PORT d[10] (2775:2775:2775) (2770:2770:2770))
        (PORT d[11] (2636:2636:2636) (2636:2636:2636))
        (PORT d[12] (4384:4384:4384) (4568:4568:4568))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3539:3539:3539))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (PORT d[0] (4036:4036:4036) (3950:3950:3950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1747:1747:1747))
        (PORT datab (1748:1748:1748) (1727:1727:1727))
        (PORT datac (1535:1535:1535) (1606:1606:1606))
        (PORT datad (1504:1504:1504) (1573:1573:1573))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3240:3240:3240))
        (PORT d[1] (3538:3538:3538) (3688:3688:3688))
        (PORT d[2] (4323:4323:4323) (4396:4396:4396))
        (PORT d[3] (5461:5461:5461) (5679:5679:5679))
        (PORT d[4] (5721:5721:5721) (5929:5929:5929))
        (PORT d[5] (3633:3633:3633) (3617:3617:3617))
        (PORT d[6] (3133:3133:3133) (3329:3329:3329))
        (PORT d[7] (4398:4398:4398) (4500:4500:4500))
        (PORT d[8] (4845:4845:4845) (4893:4893:4893))
        (PORT d[9] (4306:4306:4306) (4426:4426:4426))
        (PORT d[10] (5658:5658:5658) (5929:5929:5929))
        (PORT d[11] (4684:4684:4684) (4638:4638:4638))
        (PORT d[12] (4345:4345:4345) (4332:4332:4332))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4863:4863:4863))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5636:5636:5636))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (PORT d[0] (5651:5651:5651) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1945:1945:1945))
        (PORT clk (2420:2420:2420) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3415:3415:3415))
        (PORT d[1] (2321:2321:2321) (2480:2480:2480))
        (PORT d[2] (2295:2295:2295) (2420:2420:2420))
        (PORT d[3] (2809:2809:2809) (2830:2830:2830))
        (PORT d[4] (3653:3653:3653) (3779:3779:3779))
        (PORT d[5] (3035:3035:3035) (3038:3038:3038))
        (PORT d[6] (4001:4001:4001) (4105:4105:4105))
        (PORT d[7] (3120:3120:3120) (3114:3114:3114))
        (PORT d[8] (3563:3563:3563) (3528:3528:3528))
        (PORT d[9] (2931:2931:2931) (2923:2923:2923))
        (PORT d[10] (3114:3114:3114) (3103:3103:3103))
        (PORT d[11] (3032:3032:3032) (3034:3034:3034))
        (PORT d[12] (4412:4412:4412) (4592:4592:4592))
        (PORT clk (2415:2415:2415) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3709:3709:3709))
        (PORT clk (2415:2415:2415) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2403:2403:2403))
        (PORT d[0] (3964:3964:3964) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3679:3679:3679))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3860:3860:3860))
        (PORT d[1] (3146:3146:3146) (3305:3305:3305))
        (PORT d[2] (4720:4720:4720) (4799:4799:4799))
        (PORT d[3] (5393:5393:5393) (5592:5592:5592))
        (PORT d[4] (6051:6051:6051) (6254:6254:6254))
        (PORT d[5] (3580:3580:3580) (3565:3565:3565))
        (PORT d[6] (3918:3918:3918) (4109:4109:4109))
        (PORT d[7] (3676:3676:3676) (3666:3666:3666))
        (PORT d[8] (5133:5133:5133) (5176:5176:5176))
        (PORT d[9] (5054:5054:5054) (5175:5175:5175))
        (PORT d[10] (6271:6271:6271) (6523:6523:6523))
        (PORT d[11] (4357:4357:4357) (4320:4320:4320))
        (PORT d[12] (4352:4352:4352) (4340:4340:4340))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4431:4431:4431))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5232:5232:5232))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (5265:5265:5265) (5175:5175:5175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1573:1573:1573))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3044:3044:3044))
        (PORT d[1] (3006:3006:3006) (3153:3153:3153))
        (PORT d[2] (2330:2330:2330) (2440:2440:2440))
        (PORT d[3] (2812:2812:2812) (2826:2826:2826))
        (PORT d[4] (3251:3251:3251) (3372:3372:3372))
        (PORT d[5] (2649:2649:2649) (2654:2654:2654))
        (PORT d[6] (2672:2672:2672) (2672:2672:2672))
        (PORT d[7] (3091:3091:3091) (3081:3081:3081))
        (PORT d[8] (3506:3506:3506) (3560:3560:3560))
        (PORT d[9] (3724:3724:3724) (3710:3710:3710))
        (PORT d[10] (2735:2735:2735) (2723:2723:2723))
        (PORT d[11] (2659:2659:2659) (2663:2663:2663))
        (PORT d[12] (4049:4049:4049) (4223:4223:4223))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2770:2770:2770))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (PORT d[0] (3723:3723:3723) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2065:2065:2065) (2053:2053:2053))
        (PORT datac (1535:1535:1535) (1606:1606:1606))
        (PORT datad (1724:1724:1724) (1700:1700:1700))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1507:1507:1507))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2359:2359:2359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1506:1506:1506))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2359:2359:2359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1975:1975:1975))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3571:3571:3571))
        (PORT d[1] (3496:3496:3496) (3647:3647:3647))
        (PORT d[2] (4637:4637:4637) (4565:4565:4565))
        (PORT d[3] (5501:5501:5501) (5758:5758:5758))
        (PORT d[4] (6784:6784:6784) (7030:7030:7030))
        (PORT d[5] (2439:2439:2439) (2440:2440:2440))
        (PORT d[6] (4219:4219:4219) (4439:4439:4439))
        (PORT d[7] (3300:3300:3300) (3271:3271:3271))
        (PORT d[8] (5343:5343:5343) (5444:5444:5444))
        (PORT d[9] (5343:5343:5343) (5573:5573:5573))
        (PORT d[10] (6797:6797:6797) (7104:7104:7104))
        (PORT d[11] (3667:3667:3667) (3653:3653:3653))
        (PORT d[12] (3311:3311:3311) (3377:3377:3377))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (6051:6051:6051))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3808:3808:3808))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (7384:7384:7384) (7208:7208:7208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3002:3002:3002))
        (PORT clk (2505:2505:2505) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4121:4121:4121))
        (PORT d[1] (3330:3330:3330) (3448:3448:3448))
        (PORT d[2] (2646:2646:2646) (2768:2768:2768))
        (PORT d[3] (4486:4486:4486) (4692:4692:4692))
        (PORT d[4] (3831:3831:3831) (3854:3854:3854))
        (PORT d[5] (2607:2607:2607) (2758:2758:2758))
        (PORT d[6] (4556:4556:4556) (4717:4717:4717))
        (PORT d[7] (4123:4123:4123) (4180:4180:4180))
        (PORT d[8] (3542:3542:3542) (3599:3599:3599))
        (PORT d[9] (4403:4403:4403) (4404:4404:4404))
        (PORT d[10] (6316:6316:6316) (6545:6545:6545))
        (PORT d[11] (4551:4551:4551) (4462:4462:4462))
        (PORT d[12] (4175:4175:4175) (4406:4406:4406))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3229:3229:3229))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2499:2499:2499))
        (PORT d[0] (3451:3451:3451) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2297:2297:2297))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4270:4270:4270))
        (PORT d[1] (3855:3855:3855) (3979:3979:3979))
        (PORT d[2] (4672:4672:4672) (4610:4610:4610))
        (PORT d[3] (5492:5492:5492) (5751:5751:5751))
        (PORT d[4] (7094:7094:7094) (7333:7333:7333))
        (PORT d[5] (2731:2731:2731) (2722:2722:2722))
        (PORT d[6] (4553:4553:4553) (4769:4769:4769))
        (PORT d[7] (3106:3106:3106) (3163:3163:3163))
        (PORT d[8] (5317:5317:5317) (5418:5418:5418))
        (PORT d[9] (4949:4949:4949) (5205:5205:5205))
        (PORT d[10] (6817:6817:6817) (7126:7126:7126))
        (PORT d[11] (4019:4019:4019) (3997:3997:3997))
        (PORT d[12] (3332:3332:3332) (3401:3401:3401))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1967:1967:1967))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3818:3818:3818))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3573:3573:3573) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3680:3680:3680))
        (PORT clk (2515:2515:2515) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3658:3658:3658))
        (PORT d[1] (3631:3631:3631) (3737:3737:3737))
        (PORT d[2] (2632:2632:2632) (2754:2754:2754))
        (PORT d[3] (4522:4522:4522) (4730:4730:4730))
        (PORT d[4] (4179:4179:4179) (4194:4194:4194))
        (PORT d[5] (2620:2620:2620) (2775:2775:2775))
        (PORT d[6] (4861:4861:4861) (5013:5013:5013))
        (PORT d[7] (4128:4128:4128) (4184:4184:4184))
        (PORT d[8] (3555:3555:3555) (3615:3615:3615))
        (PORT d[9] (4406:4406:4406) (4405:4405:4405))
        (PORT d[10] (6962:6962:6962) (7179:7179:7179))
        (PORT d[11] (4574:4574:4574) (4488:4488:4488))
        (PORT d[12] (4162:4162:4162) (4393:4393:4393))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2598:2598:2598))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (PORT d[0] (4944:4944:4944) (4724:4724:4724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4800:4800:4800))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3663:3663:3663))
        (PORT d[1] (3570:3570:3570) (3760:3760:3760))
        (PORT d[2] (3744:3744:3744) (3851:3851:3851))
        (PORT d[3] (4614:4614:4614) (4792:4792:4792))
        (PORT d[4] (5254:5254:5254) (5375:5375:5375))
        (PORT d[5] (3313:3313:3313) (3356:3356:3356))
        (PORT d[6] (3553:3553:3553) (3771:3771:3771))
        (PORT d[7] (4260:4260:4260) (4321:4321:4321))
        (PORT d[8] (4777:4777:4777) (4827:4827:4827))
        (PORT d[9] (4362:4362:4362) (4538:4538:4538))
        (PORT d[10] (4814:4814:4814) (5013:5013:5013))
        (PORT d[11] (4132:4132:4132) (4087:4087:4087))
        (PORT d[12] (4578:4578:4578) (4527:4527:4527))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4147:4147:4147))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5684:5684:5684))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (4958:4958:4958) (5072:5072:5072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3027:3027:3027))
        (PORT clk (2492:2492:2492) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3653:3653:3653))
        (PORT d[1] (2655:2655:2655) (2802:2802:2802))
        (PORT d[2] (2692:2692:2692) (2813:2813:2813))
        (PORT d[3] (3602:3602:3602) (3716:3716:3716))
        (PORT d[4] (3630:3630:3630) (3788:3788:3788))
        (PORT d[5] (3570:3570:3570) (3522:3522:3522))
        (PORT d[6] (3871:3871:3871) (3816:3816:3816))
        (PORT d[7] (3800:3800:3800) (3870:3870:3870))
        (PORT d[8] (3495:3495:3495) (3441:3441:3441))
        (PORT d[9] (3022:3022:3022) (3067:3067:3067))
        (PORT d[10] (3847:3847:3847) (3839:3839:3839))
        (PORT d[11] (3483:3483:3483) (3493:3493:3493))
        (PORT d[12] (3599:3599:3599) (3727:3727:3727))
        (PORT clk (2487:2487:2487) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3947:3947:3947))
        (PORT clk (2487:2487:2487) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (PORT d[0] (3145:3145:3145) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2635:2635:2635))
        (PORT datab (1550:1550:1550) (1612:1612:1612))
        (PORT datac (1532:1532:1532) (1603:1603:1603))
        (PORT datad (1873:1873:1873) (1939:1939:1939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1651:1651:1651))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3666:3666:3666))
        (PORT d[1] (3056:3056:3056) (3151:3151:3151))
        (PORT d[2] (1868:1868:1868) (1902:1902:1902))
        (PORT d[3] (5875:5875:5875) (6129:6129:6129))
        (PORT d[4] (2878:2878:2878) (2907:2907:2907))
        (PORT d[5] (1786:1786:1786) (1829:1829:1829))
        (PORT d[6] (3245:3245:3245) (3467:3467:3467))
        (PORT d[7] (1511:1511:1511) (1560:1560:1560))
        (PORT d[8] (1701:1701:1701) (1727:1727:1727))
        (PORT d[9] (1780:1780:1780) (1798:1798:1798))
        (PORT d[10] (1117:1117:1117) (1168:1168:1168))
        (PORT d[11] (1816:1816:1816) (1854:1854:1854))
        (PORT d[12] (1561:1561:1561) (1603:1603:1603))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (4894:4894:4894))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3687:3687:3687))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (5826:5826:5826) (5916:5916:5916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1547:1547:1547))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5342:5342:5342))
        (PORT d[1] (3757:3757:3757) (3938:3938:3938))
        (PORT d[2] (1709:1709:1709) (1715:1715:1715))
        (PORT d[3] (1764:1764:1764) (1763:1763:1763))
        (PORT d[4] (4498:4498:4498) (4554:4554:4554))
        (PORT d[5] (2783:2783:2783) (2796:2796:2796))
        (PORT d[6] (3744:3744:3744) (3827:3827:3827))
        (PORT d[7] (4925:4925:4925) (5015:5015:5015))
        (PORT d[8] (4213:4213:4213) (4271:4271:4271))
        (PORT d[9] (4068:4068:4068) (4017:4017:4017))
        (PORT d[10] (3237:3237:3237) (3171:3171:3171))
        (PORT d[11] (1834:1834:1834) (1855:1855:1855))
        (PORT d[12] (2856:2856:2856) (2839:2839:2839))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1677:1677:1677))
        (PORT clk (2510:2510:2510) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (2847:2847:2847) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (2920:2920:2920))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1532:1532:1532) (1602:1602:1602))
        (PORT datad (1487:1487:1487) (1457:1457:1457))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1506:1506:1506))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (205:205:205) (236:236:236))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2359:2359:2359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1514:1514:1514))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2428:2428:2428) (2359:2359:2359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2204:2204:2204))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4059:4059:4059))
        (PORT d[1] (3389:3389:3389) (3477:3477:3477))
        (PORT d[2] (1852:1852:1852) (1875:1875:1875))
        (PORT d[3] (1749:1749:1749) (1769:1769:1769))
        (PORT d[4] (2877:2877:2877) (2906:2906:2906))
        (PORT d[5] (1225:1225:1225) (1279:1279:1279))
        (PORT d[6] (3277:3277:3277) (3503:3503:3503))
        (PORT d[7] (1389:1389:1389) (1426:1426:1426))
        (PORT d[8] (1688:1688:1688) (1714:1714:1714))
        (PORT d[9] (1446:1446:1446) (1476:1476:1476))
        (PORT d[10] (1410:1410:1410) (1439:1439:1439))
        (PORT d[11] (1791:1791:1791) (1828:1828:1828))
        (PORT d[12] (1552:1552:1552) (1593:1593:1593))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1947:1947:1947))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3666:3666:3666))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (5921:5921:5921) (6006:6006:6006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (894:894:894))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (5343:5343:5343))
        (PORT d[1] (3401:3401:3401) (3592:3592:3592))
        (PORT d[2] (4604:4604:4604) (4674:4674:4674))
        (PORT d[3] (2052:2052:2052) (2045:2045:2045))
        (PORT d[4] (2807:2807:2807) (2868:2868:2868))
        (PORT d[5] (2744:2744:2744) (2756:2756:2756))
        (PORT d[6] (4106:4106:4106) (4187:4187:4187))
        (PORT d[7] (4933:4933:4933) (5024:5024:5024))
        (PORT d[8] (4209:4209:4209) (4264:4264:4264))
        (PORT d[9] (2897:2897:2897) (2900:2900:2900))
        (PORT d[10] (3249:3249:3249) (3184:3184:3184))
        (PORT d[11] (1458:1458:1458) (1475:1475:1475))
        (PORT d[12] (2823:2823:2823) (2805:2805:2805))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1039:1039:1039))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (2892:2892:2892) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2361:2361:2361))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3992:3992:3992))
        (PORT d[1] (3560:3560:3560) (3719:3719:3719))
        (PORT d[2] (5388:5388:5388) (5461:5461:5461))
        (PORT d[3] (5391:5391:5391) (5594:5594:5594))
        (PORT d[4] (6772:6772:6772) (6967:6967:6967))
        (PORT d[5] (4395:4395:4395) (4386:4386:4386))
        (PORT d[6] (2489:2489:2489) (2683:2683:2683))
        (PORT d[7] (2627:2627:2627) (2630:2630:2630))
        (PORT d[8] (5185:5185:5185) (5247:5247:5247))
        (PORT d[9] (4326:4326:4326) (4440:4440:4440))
        (PORT d[10] (5998:5998:5998) (6272:6272:6272))
        (PORT d[11] (4341:4341:4341) (4300:4300:4300))
        (PORT d[12] (4737:4737:4737) (4730:4730:4730))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5087:5087:5087))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5193:5193:5193))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (4963:4963:4963) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1853:1853:1853))
        (PORT clk (2492:2492:2492) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2406:2406:2406))
        (PORT d[1] (1914:1914:1914) (2017:2017:2017))
        (PORT d[2] (3014:3014:3014) (3139:3139:3139))
        (PORT d[3] (2440:2440:2440) (2464:2464:2464))
        (PORT d[4] (3948:3948:3948) (4040:4040:4040))
        (PORT d[5] (2690:2690:2690) (2708:2708:2708))
        (PORT d[6] (1668:1668:1668) (1691:1691:1691))
        (PORT d[7] (2717:2717:2717) (2713:2713:2713))
        (PORT d[8] (3227:3227:3227) (3199:3199:3199))
        (PORT d[9] (2415:2415:2415) (2448:2448:2448))
        (PORT d[10] (2744:2744:2744) (2737:2737:2737))
        (PORT d[11] (2335:2335:2335) (2338:2338:2338))
        (PORT d[12] (3772:3772:3772) (3964:3964:3964))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2446:2446:2446))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (PORT d[0] (4024:4024:4024) (4051:4051:4051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2135:2135:2135))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3715:3715:3715))
        (PORT d[1] (3047:3047:3047) (3141:3141:3141))
        (PORT d[2] (2211:2211:2211) (2239:2239:2239))
        (PORT d[3] (5869:5869:5869) (6123:6123:6123))
        (PORT d[4] (6846:6846:6846) (7091:7091:7091))
        (PORT d[5] (2163:2163:2163) (2203:2203:2203))
        (PORT d[6] (3256:3256:3256) (3479:3479:3479))
        (PORT d[7] (1564:1564:1564) (1621:1621:1621))
        (PORT d[8] (1708:1708:1708) (1734:1734:1734))
        (PORT d[9] (1806:1806:1806) (1829:1829:1829))
        (PORT d[10] (1450:1450:1450) (1491:1491:1491))
        (PORT d[11] (1769:1769:1769) (1803:1803:1803))
        (PORT d[12] (1890:1890:1890) (1928:1928:1928))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1875:1875:1875))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3333:3333:3333))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (3633:3633:3633) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1485:1485:1485))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4965:4965:4965))
        (PORT d[1] (3406:3406:3406) (3595:3595:3595))
        (PORT d[2] (4531:4531:4531) (4596:4596:4596))
        (PORT d[3] (4504:4504:4504) (4726:4726:4726))
        (PORT d[4] (4479:4479:4479) (4533:4533:4533))
        (PORT d[5] (2769:2769:2769) (2779:2779:2779))
        (PORT d[6] (4776:4776:4776) (4874:4874:4874))
        (PORT d[7] (4589:4589:4589) (4682:4682:4682))
        (PORT d[8] (4293:4293:4293) (4348:4348:4348))
        (PORT d[9] (4030:4030:4030) (3974:3974:3974))
        (PORT d[10] (2077:2077:2077) (2052:2052:2052))
        (PORT d[11] (4634:4634:4634) (4630:4630:4630))
        (PORT d[12] (2624:2624:2624) (2587:2587:2587))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2919:2919:2919))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (4472:4472:4472) (4323:4323:4323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2583:2583:2583))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1752:1752:1752))
        (PORT d[1] (3393:3393:3393) (3481:3481:3481))
        (PORT d[2] (2274:2274:2274) (2300:2300:2300))
        (PORT d[3] (1711:1711:1711) (1716:1716:1716))
        (PORT d[4] (2529:2529:2529) (2560:2560:2560))
        (PORT d[5] (1219:1219:1219) (1277:1277:1277))
        (PORT d[6] (1125:1125:1125) (1170:1170:1170))
        (PORT d[7] (1514:1514:1514) (1564:1564:1564))
        (PORT d[8] (1728:1728:1728) (1754:1754:1754))
        (PORT d[9] (1787:1787:1787) (1811:1811:1811))
        (PORT d[10] (750:750:750) (798:798:798))
        (PORT d[11] (1160:1160:1160) (1205:1205:1205))
        (PORT d[12] (1150:1150:1150) (1189:1189:1189))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1665:1665:1665))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1538:1538:1538))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (2338:2338:2338) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1446:1446:1446))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2462:2462:2462))
        (PORT d[1] (3474:3474:3474) (3451:3451:3451))
        (PORT d[2] (1812:1812:1812) (1824:1824:1824))
        (PORT d[3] (2124:2124:2124) (2121:2121:2121))
        (PORT d[4] (3204:3204:3204) (3258:3258:3258))
        (PORT d[5] (2949:2949:2949) (3055:3055:3055))
        (PORT d[6] (4072:4072:4072) (4149:4149:4149))
        (PORT d[7] (2694:2694:2694) (2688:2688:2688))
        (PORT d[8] (4592:4592:4592) (4642:4642:4642))
        (PORT d[9] (2548:2548:2548) (2558:2558:2558))
        (PORT d[10] (3631:3631:3631) (3561:3561:3561))
        (PORT d[11] (1460:1460:1460) (1475:1475:1475))
        (PORT d[12] (2041:2041:2041) (2025:2025:2025))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1388:1388:1388))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (3442:3442:3442) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2605:2605:2605) (2749:2749:2749))
        (PORT datab (1077:1077:1077) (1068:1068:1068))
        (PORT datac (3497:3497:3497) (3439:3439:3439))
        (PORT datad (1095:1095:1095) (1084:1084:1084))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2605:2605:2605) (2749:2749:2749))
        (PORT datab (720:720:720) (730:730:730))
        (PORT datac (1458:1458:1458) (1374:1374:1374))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datac (1846:1846:1846) (1800:1800:1800))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4492:4492:4492) (4325:4325:4325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2580:2580:2580))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3531:3531:3531))
        (PORT d[1] (3535:3535:3535) (3671:3671:3671))
        (PORT d[2] (4386:4386:4386) (4461:4461:4461))
        (PORT d[3] (5723:5723:5723) (5927:5927:5927))
        (PORT d[4] (6335:6335:6335) (6531:6531:6531))
        (PORT d[5] (3595:3595:3595) (3574:3574:3574))
        (PORT d[6] (3505:3505:3505) (3696:3696:3696))
        (PORT d[7] (4430:4430:4430) (4536:4536:4536))
        (PORT d[8] (4844:4844:4844) (4892:4892:4892))
        (PORT d[9] (4657:4657:4657) (4774:4774:4774))
        (PORT d[10] (5909:5909:5909) (6168:6168:6168))
        (PORT d[11] (4678:4678:4678) (4631:4631:4631))
        (PORT d[12] (4371:4371:4371) (4359:4359:4359))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4116:4116:4116))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (5658:5658:5658))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (5355:5355:5355) (5471:5471:5471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2343:2343:2343))
        (PORT clk (2428:2428:2428) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3410:3410:3410))
        (PORT d[1] (2671:2671:2671) (2823:2823:2823))
        (PORT d[2] (2364:2364:2364) (2483:2483:2483))
        (PORT d[3] (2808:2808:2808) (2830:2830:2830))
        (PORT d[4] (3618:3618:3618) (3742:3742:3742))
        (PORT d[5] (2997:2997:2997) (2997:2997:2997))
        (PORT d[6] (3006:3006:3006) (2998:2998:2998))
        (PORT d[7] (3088:3088:3088) (3080:3080:3080))
        (PORT d[8] (3148:3148:3148) (3204:3204:3204))
        (PORT d[9] (2927:2927:2927) (2918:2918:2918))
        (PORT d[10] (3139:3139:3139) (3125:3125:3125))
        (PORT d[11] (3024:3024:3024) (3025:3025:3025))
        (PORT d[12] (4137:4137:4137) (4327:4327:4327))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4482:4482:4482))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2412:2412:2412))
        (PORT d[0] (4025:4025:4025) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4289:4289:4289))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3270:3270:3270))
        (PORT d[1] (3792:3792:3792) (3920:3920:3920))
        (PORT d[2] (2675:2675:2675) (2692:2692:2692))
        (PORT d[3] (5331:5331:5331) (5572:5572:5572))
        (PORT d[4] (6516:6516:6516) (6775:6775:6775))
        (PORT d[5] (1902:1902:1902) (1951:1951:1951))
        (PORT d[6] (4273:4273:4273) (4536:4536:4536))
        (PORT d[7] (1884:1884:1884) (1932:1932:1932))
        (PORT d[8] (5588:5588:5588) (5635:5635:5635))
        (PORT d[9] (4847:4847:4847) (5035:5035:5035))
        (PORT d[10] (7011:7011:7011) (7316:7316:7316))
        (PORT d[11] (1803:1803:1803) (1836:1836:1836))
        (PORT d[12] (2275:2275:2275) (2314:2314:2314))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2265:2265:2265))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (2987:2987:2987))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (3081:3081:3081) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1201:1201:1201))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4619:4619:4619))
        (PORT d[1] (2705:2705:2705) (2898:2898:2898))
        (PORT d[2] (3913:3913:3913) (3991:3991:3991))
        (PORT d[3] (4171:4171:4171) (4395:4395:4395))
        (PORT d[4] (3758:3758:3758) (3814:3814:3814))
        (PORT d[5] (2010:2010:2010) (2021:2021:2021))
        (PORT d[6] (4061:4061:4061) (4171:4171:4171))
        (PORT d[7] (4190:4190:4190) (4280:4280:4280))
        (PORT d[8] (3527:3527:3527) (3586:3586:3586))
        (PORT d[9] (3362:3362:3362) (3318:3318:3318))
        (PORT d[10] (3697:3697:3697) (3660:3660:3660))
        (PORT d[11] (4343:4343:4343) (4347:4347:4347))
        (PORT d[12] (5469:5469:5469) (5708:5708:5708))
        (PORT clk (2488:2488:2488) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1972:1972:1972))
        (PORT clk (2488:2488:2488) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT d[0] (4448:4448:4448) (4283:4283:4283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4006:4006:4006))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3699:3699:3699))
        (PORT d[1] (3764:3764:3764) (3892:3892:3892))
        (PORT d[2] (3361:3361:3361) (3382:3382:3382))
        (PORT d[3] (6892:6892:6892) (7168:7168:7168))
        (PORT d[4] (6079:6079:6079) (6335:6335:6335))
        (PORT d[5] (2188:2188:2188) (2232:2232:2232))
        (PORT d[6] (4261:4261:4261) (4513:4513:4513))
        (PORT d[7] (3269:3269:3269) (3269:3269:3269))
        (PORT d[8] (5218:5218:5218) (5268:5268:5268))
        (PORT d[9] (4879:4879:4879) (5065:5065:5065))
        (PORT d[10] (6656:6656:6656) (6961:6961:6961))
        (PORT d[11] (2793:2793:2793) (2826:2826:2826))
        (PORT d[12] (3248:3248:3248) (3269:3269:3269))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4169:4169:4169))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2622:2622:2622))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (5692:5692:5692) (5542:5542:5542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1236:1236:1236))
        (PORT clk (2471:2471:2471) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4592:4592:4592))
        (PORT d[1] (2721:2721:2721) (2914:2914:2914))
        (PORT d[2] (3877:3877:3877) (3950:3950:3950))
        (PORT d[3] (4172:4172:4172) (4394:4394:4394))
        (PORT d[4] (4044:4044:4044) (4076:4076:4076))
        (PORT d[5] (2343:2343:2343) (2353:2353:2353))
        (PORT d[6] (4095:4095:4095) (4207:4207:4207))
        (PORT d[7] (4166:4166:4166) (4253:4253:4253))
        (PORT d[8] (3547:3547:3547) (3611:3611:3611))
        (PORT d[9] (3322:3322:3322) (3272:3272:3272))
        (PORT d[10] (2939:2939:2939) (2878:2878:2878))
        (PORT d[11] (3984:3984:3984) (3987:3987:3987))
        (PORT d[12] (4511:4511:4511) (4734:4734:4734))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2106:2106:2106))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (PORT d[0] (3025:3025:3025) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (788:788:788))
        (PORT datab (2420:2420:2420) (2570:2570:2570))
        (PORT datac (2983:2983:2983) (2972:2972:2972))
        (PORT datad (740:740:740) (733:733:733))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3272:3272:3272))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3266:3266:3266))
        (PORT d[1] (3084:3084:3084) (3213:3213:3213))
        (PORT d[2] (3369:3369:3369) (3397:3397:3397))
        (PORT d[3] (6105:6105:6105) (6392:6392:6392))
        (PORT d[4] (6743:6743:6743) (6987:6987:6987))
        (PORT d[5] (2566:2566:2566) (2607:2607:2607))
        (PORT d[6] (3522:3522:3522) (3785:3785:3785))
        (PORT d[7] (3270:3270:3270) (3263:3263:3263))
        (PORT d[8] (4801:4801:4801) (4856:4856:4856))
        (PORT d[9] (4081:4081:4081) (4278:4278:4278))
        (PORT d[10] (5787:5787:5787) (6119:6119:6119))
        (PORT d[11] (2487:2487:2487) (2516:2516:2516))
        (PORT d[12] (3623:3623:3623) (3641:3641:3641))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5320:5320:5320) (5301:5301:5301))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5591:5591:5591) (5602:5602:5602))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (5534:5534:5534) (5602:5602:5602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1931:1931:1931))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (4906:4906:4906))
        (PORT d[1] (2732:2732:2732) (2923:2923:2923))
        (PORT d[2] (3122:3122:3122) (3191:3191:3191))
        (PORT d[3] (4052:4052:4052) (4203:4203:4203))
        (PORT d[4] (3059:3059:3059) (3117:3117:3117))
        (PORT d[5] (3045:3045:3045) (3041:3041:3041))
        (PORT d[6] (4442:4442:4442) (4535:4535:4535))
        (PORT d[7] (3828:3828:3828) (3924:3924:3924))
        (PORT d[8] (3498:3498:3498) (3551:3551:3551))
        (PORT d[9] (3321:3321:3321) (3270:3270:3270))
        (PORT d[10] (3224:3224:3224) (3174:3174:3174))
        (PORT d[11] (3998:3998:3998) (3997:3997:3997))
        (PORT d[12] (4841:4841:4841) (5094:5094:5094))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2910:2910:2910))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (4651:4651:4651) (4485:4485:4485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3035:3035:3035) (3017:3017:3017))
        (PORT datab (2164:2164:2164) (2075:2075:2075))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1629:1629:1629) (1567:1567:1567))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1441:1441:1441))
        (PORT datac (1381:1381:1381) (1422:1422:1422))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3853:3853:3853) (3710:3710:3710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3727:3727:3727))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3311:3311:3311))
        (PORT d[1] (3409:3409:3409) (3535:3535:3535))
        (PORT d[2] (3399:3399:3399) (3423:3423:3423))
        (PORT d[3] (6102:6102:6102) (6381:6381:6381))
        (PORT d[4] (6742:6742:6742) (6989:6989:6989))
        (PORT d[5] (2533:2533:2533) (2572:2572:2572))
        (PORT d[6] (3865:3865:3865) (4117:4117:4117))
        (PORT d[7] (3290:3290:3290) (3284:3284:3284))
        (PORT d[8] (4865:4865:4865) (4921:4921:4921))
        (PORT d[9] (4488:4488:4488) (4682:4682:4682))
        (PORT d[10] (2274:2274:2274) (2390:2390:2390))
        (PORT d[11] (2425:2425:2425) (2458:2458:2458))
        (PORT d[12] (3591:3591:3591) (3608:3608:3608))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (5260:5260:5260))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5566:5566:5566) (5581:5581:5581))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (5505:5505:5505) (5572:5572:5572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1931:1931:1931))
        (PORT clk (2437:2437:2437) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4568:4568:4568))
        (PORT d[1] (2759:2759:2759) (2952:2952:2952))
        (PORT d[2] (3489:3489:3489) (3555:3555:3555))
        (PORT d[3] (4625:4625:4625) (4763:4763:4763))
        (PORT d[4] (3395:3395:3395) (3450:3450:3450))
        (PORT d[5] (2702:2702:2702) (2710:2710:2710))
        (PORT d[6] (4137:4137:4137) (4252:4252:4252))
        (PORT d[7] (4433:4433:4433) (4518:4518:4518))
        (PORT d[8] (3528:3528:3528) (3586:3586:3586))
        (PORT d[9] (3320:3320:3320) (3269:3269:3269))
        (PORT d[10] (3024:3024:3024) (2980:2980:2980))
        (PORT d[11] (3992:3992:3992) (3990:3990:3990))
        (PORT d[12] (5172:5172:5172) (5407:5407:5407))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (2894:2894:2894))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (PORT d[0] (5022:5022:5022) (4849:4849:4849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (4083:4083:4083))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3294:3294:3294))
        (PORT d[1] (3400:3400:3400) (3527:3527:3527))
        (PORT d[2] (3735:3735:3735) (3757:3757:3757))
        (PORT d[3] (5814:5814:5814) (6092:6092:6092))
        (PORT d[4] (6490:6490:6490) (6739:6739:6739))
        (PORT d[5] (2778:2778:2778) (2799:2799:2799))
        (PORT d[6] (3881:3881:3881) (4136:4136:4136))
        (PORT d[7] (3246:3246:3246) (3235:3235:3235))
        (PORT d[8] (4846:4846:4846) (4899:4899:4899))
        (PORT d[9] (4504:4504:4504) (4700:4700:4700))
        (PORT d[10] (6289:6289:6289) (6600:6600:6600))
        (PORT d[11] (2450:2450:2450) (2480:2480:2480))
        (PORT d[12] (3584:3584:3584) (3601:3601:3601))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3124:3124:3124))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5892:5892:5892) (5886:5886:5886))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (5595:5595:5595) (5719:5719:5719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1599:1599:1599))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4831:4831:4831) (4900:4900:4900))
        (PORT d[1] (3068:3068:3068) (3246:3246:3246))
        (PORT d[2] (3504:3504:3504) (3572:3572:3572))
        (PORT d[3] (4350:4350:4350) (4503:4503:4503))
        (PORT d[4] (3671:3671:3671) (3718:3718:3718))
        (PORT d[5] (2696:2696:2696) (2703:2703:2703))
        (PORT d[6] (4490:4490:4490) (4598:4598:4598))
        (PORT d[7] (4192:4192:4192) (4283:4283:4283))
        (PORT d[8] (3547:3547:3547) (3605:3605:3605))
        (PORT d[9] (3314:3314:3314) (3262:3262:3262))
        (PORT d[10] (3298:3298:3298) (3259:3259:3259))
        (PORT d[11] (3979:3979:3979) (3975:3975:3975))
        (PORT d[12] (5176:5176:5176) (5412:5412:5412))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3295:3295:3295))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (4959:4959:4959) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4436:4436:4436))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3292:3292:3292))
        (PORT d[1] (3792:3792:3792) (3919:3919:3919))
        (PORT d[2] (3009:3009:3009) (3037:3037:3037))
        (PORT d[3] (6891:6891:6891) (7167:7167:7167))
        (PORT d[4] (6501:6501:6501) (6757:6757:6757))
        (PORT d[5] (2174:2174:2174) (2217:2217:2217))
        (PORT d[6] (4580:4580:4580) (4834:4834:4834))
        (PORT d[7] (3265:3265:3265) (3262:3262:3262))
        (PORT d[8] (5580:5580:5580) (5626:5626:5626))
        (PORT d[9] (4880:4880:4880) (5066:5066:5066))
        (PORT d[10] (6997:6997:6997) (7300:7300:7300))
        (PORT d[11] (2059:2059:2059) (2095:2095:2095))
        (PORT d[12] (2307:2307:2307) (2350:2350:2350))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4432:4432:4432))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (2940:2940:2940))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (6362:6362:6362) (6165:6165:6165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1214:1214:1214))
        (PORT clk (2477:2477:2477) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4640:4640:4640))
        (PORT d[1] (3027:3027:3027) (3215:3215:3215))
        (PORT d[2] (3887:3887:3887) (3963:3963:3963))
        (PORT d[3] (4477:4477:4477) (4684:4684:4684))
        (PORT d[4] (3782:3782:3782) (3840:3840:3840))
        (PORT d[5] (2329:2329:2329) (2336:2336:2336))
        (PORT d[6] (4407:4407:4407) (4510:4510:4510))
        (PORT d[7] (4182:4182:4182) (4271:4271:4271))
        (PORT d[8] (3531:3531:3531) (3594:3594:3594))
        (PORT d[9] (3361:3361:3361) (3317:3317:3317))
        (PORT d[10] (3659:3659:3659) (3618:3618:3618))
        (PORT d[11] (3985:3985:3985) (3988:3988:3988))
        (PORT d[12] (4511:4511:4511) (4734:4734:4734))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1990:1990:1990))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (PORT d[0] (3694:3694:3694) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4839:4839:4839))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3327:3327:3327))
        (PORT d[1] (4121:4121:4121) (4243:4243:4243))
        (PORT d[2] (2588:2588:2588) (2597:2597:2597))
        (PORT d[3] (7264:7264:7264) (7532:7532:7532))
        (PORT d[4] (6509:6509:6509) (6755:6755:6755))
        (PORT d[5] (1837:1837:1837) (1887:1887:1887))
        (PORT d[6] (4616:4616:4616) (4869:4869:4869))
        (PORT d[7] (1877:1877:1877) (1924:1924:1924))
        (PORT d[8] (5543:5543:5543) (5586:5586:5586))
        (PORT d[9] (5217:5217:5217) (5400:5400:5400))
        (PORT d[10] (7013:7013:7013) (7316:7316:7316))
        (PORT d[11] (1737:1737:1737) (1775:1775:1775))
        (PORT d[12] (1941:1941:1941) (1982:1982:1982))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2281:2281:2281))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (2969:2969:2969))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (3012:3012:3012) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1585:1585:1585))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4959:4959:4959))
        (PORT d[1] (3422:3422:3422) (3597:3597:3597))
        (PORT d[2] (4237:4237:4237) (4309:4309:4309))
        (PORT d[3] (4174:4174:4174) (4401:4401:4401))
        (PORT d[4] (4402:4402:4402) (4453:4453:4453))
        (PORT d[5] (2368:2368:2368) (2378:2378:2378))
        (PORT d[6] (4439:4439:4439) (4545:4545:4545))
        (PORT d[7] (4538:4538:4538) (4627:4627:4627))
        (PORT d[8] (3923:3923:3923) (3985:3985:3985))
        (PORT d[9] (3674:3674:3674) (3623:3623:3623))
        (PORT d[10] (2329:2329:2329) (2300:2300:2300))
        (PORT d[11] (4318:4318:4318) (4321:4321:4321))
        (PORT d[12] (4182:4182:4182) (4415:4415:4415))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1621:1621:1621))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (4425:4425:4425) (4261:4261:4261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (770:770:770))
        (PORT datab (2423:2423:2423) (2573:2573:2573))
        (PORT datac (2983:2983:2983) (2972:2972:2972))
        (PORT datad (397:397:397) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1652:1652:1652))
        (PORT datab (1365:1365:1365) (1322:1322:1322))
        (PORT datac (2983:2983:2983) (2972:2972:2972))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (1424:1424:1424) (1433:1433:1433))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3853:3853:3853) (3710:3710:3710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1433:1433:1433) (1443:1443:1443))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3853:3853:3853) (3710:3710:3710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1426:1426:1426) (1435:1435:1435))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3853:3853:3853) (3710:3710:3710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1433:1433:1433) (1444:1444:1444))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3853:3853:3853) (3710:3710:3710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2257:2257:2257) (2218:2218:2218))
        (PORT datad (2145:2145:2145) (2120:2120:2120))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (2261:2261:2261) (2223:2223:2223))
        (PORT datac (1578:1578:1578) (1525:1525:1525))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (2263:2263:2263) (2226:2226:2226))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (2263:2263:2263) (2225:2225:2225))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2265:2265:2265) (2228:2228:2228))
        (PORT datac (206:206:206) (237:237:237))
        (PORT datad (430:430:430) (483:483:483))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (2266:2266:2266) (2229:2229:2229))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3243:3243:3243) (3082:3082:3082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1407:1407:1407))
        (PORT datab (2162:2162:2162) (2202:2202:2202))
        (PORT datac (1716:1716:1716) (1774:1774:1774))
        (PORT datad (1833:1833:1833) (1770:1770:1770))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1401:1401:1401))
        (PORT datab (2141:2141:2141) (2118:2118:2118))
        (PORT datac (1435:1435:1435) (1401:1401:1401))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1816:1816:1816))
        (PORT datab (2075:2075:2075) (2098:2098:2098))
        (PORT datac (806:806:806) (860:860:860))
        (PORT datad (445:445:445) (492:492:492))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1444:1444:1444))
        (PORT datab (792:792:792) (831:831:831))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (1121:1121:1121) (1169:1169:1169))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1102:1102:1102) (1131:1131:1131))
        (PORT datac (1036:1036:1036) (1035:1035:1035))
        (PORT datad (789:789:789) (821:821:821))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1988:1988:1988))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2731:2731:2731))
        (PORT d[1] (1403:1403:1403) (1432:1432:1432))
        (PORT d[2] (6506:6506:6506) (6763:6763:6763))
        (PORT d[3] (1776:1776:1776) (1795:1795:1795))
        (PORT d[4] (2162:2162:2162) (2187:2187:2187))
        (PORT d[5] (6819:6819:6819) (6966:6966:6966))
        (PORT d[6] (1605:1605:1605) (1667:1667:1667))
        (PORT d[7] (1544:1544:1544) (1599:1599:1599))
        (PORT d[8] (1531:1531:1531) (1573:1573:1573))
        (PORT d[9] (1760:1760:1760) (1790:1790:1790))
        (PORT d[10] (1597:1597:1597) (1666:1666:1666))
        (PORT d[11] (2885:2885:2885) (2954:2954:2954))
        (PORT d[12] (1490:1490:1490) (1520:1520:1520))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3472:3472:3472))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2885:2885:2885))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (PORT d[0] (4304:4304:4304) (4208:4208:4208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1264:1264:1264))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2044:2044:2044))
        (PORT d[1] (2056:2056:2056) (2057:2057:2057))
        (PORT d[2] (2623:2623:2623) (2723:2723:2723))
        (PORT d[3] (2935:2935:2935) (3038:3038:3038))
        (PORT d[4] (4020:4020:4020) (4139:4139:4139))
        (PORT d[5] (2211:2211:2211) (2329:2329:2329))
        (PORT d[6] (3802:3802:3802) (3894:3894:3894))
        (PORT d[7] (2189:2189:2189) (2202:2202:2202))
        (PORT d[8] (2987:2987:2987) (2956:2956:2956))
        (PORT d[9] (2505:2505:2505) (2509:2509:2509))
        (PORT d[10] (6873:6873:6873) (7013:7013:7013))
        (PORT d[11] (2134:2134:2134) (2139:2139:2139))
        (PORT d[12] (2837:2837:2837) (2824:2824:2824))
        (PORT clk (2497:2497:2497) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2025:2025:2025))
        (PORT clk (2497:2497:2497) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (2514:2514:2514) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2012:2012:2012))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2086:2086:2086))
        (PORT d[1] (1423:1423:1423) (1452:1452:1452))
        (PORT d[2] (1413:1413:1413) (1440:1440:1440))
        (PORT d[3] (1445:1445:1445) (1481:1481:1481))
        (PORT d[4] (2159:2159:2159) (2185:2185:2185))
        (PORT d[5] (1204:1204:1204) (1253:1253:1253))
        (PORT d[6] (1261:1261:1261) (1324:1324:1324))
        (PORT d[7] (1907:1907:1907) (1974:1974:1974))
        (PORT d[8] (1541:1541:1541) (1584:1584:1584))
        (PORT d[9] (2118:2118:2118) (2142:2142:2142))
        (PORT d[10] (1540:1540:1540) (1598:1598:1598))
        (PORT d[11] (1223:1223:1223) (1279:1279:1279))
        (PORT d[12] (1066:1066:1066) (1109:1109:1109))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2020:2020:2020))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1897:1897:1897))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2708:2708:2708) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1559:1559:1559))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2071:2071:2071))
        (PORT d[1] (3010:3010:3010) (2980:2980:2980))
        (PORT d[2] (3308:3308:3308) (3395:3395:3395))
        (PORT d[3] (2933:2933:2933) (3033:3033:3033))
        (PORT d[4] (3600:3600:3600) (3668:3668:3668))
        (PORT d[5] (2556:2556:2556) (2665:2665:2665))
        (PORT d[6] (3762:3762:3762) (3849:3849:3849))
        (PORT d[7] (2121:2121:2121) (2134:2134:2134))
        (PORT d[8] (2996:2996:2996) (2966:2966:2966))
        (PORT d[9] (2171:2171:2171) (2177:2177:2177))
        (PORT d[10] (4516:4516:4516) (4425:4425:4425))
        (PORT d[11] (4180:4180:4180) (4159:4159:4159))
        (PORT d[12] (2466:2466:2466) (2456:2456:2456))
        (PORT clk (2489:2489:2489) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1971:1971:1971))
        (PORT clk (2489:2489:2489) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (3738:3738:3738) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1679:1679:1679))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2184:2184:2184))
        (PORT d[1] (5464:5464:5464) (5702:5702:5702))
        (PORT d[2] (6551:6551:6551) (6811:6811:6811))
        (PORT d[3] (2091:2091:2091) (2107:2107:2107))
        (PORT d[4] (1798:1798:1798) (1823:1823:1823))
        (PORT d[5] (1553:1553:1553) (1596:1596:1596))
        (PORT d[6] (1554:1554:1554) (1612:1612:1612))
        (PORT d[7] (1885:1885:1885) (1949:1949:1949))
        (PORT d[8] (1532:1532:1532) (1574:1574:1574))
        (PORT d[9] (2800:2800:2800) (2816:2816:2816))
        (PORT d[10] (1593:1593:1593) (1655:1655:1655))
        (PORT d[11] (1582:1582:1582) (1634:1634:1634))
        (PORT d[12] (2076:2076:2076) (2072:2072:2072))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5235:5235:5235))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2849:2849:2849))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3163:3163:3163) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1230:1230:1230))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2088:2088:2088))
        (PORT d[1] (2097:2097:2097) (2102:2102:2102))
        (PORT d[2] (2595:2595:2595) (2692:2692:2692))
        (PORT d[3] (2968:2968:2968) (3073:3073:3073))
        (PORT d[4] (3992:3992:3992) (4109:4109:4109))
        (PORT d[5] (2223:2223:2223) (2341:2341:2341))
        (PORT d[6] (4105:4105:4105) (4219:4219:4219))
        (PORT d[7] (2170:2170:2170) (2183:2183:2183))
        (PORT d[8] (2972:2972:2972) (2940:2940:2940))
        (PORT d[9] (2185:2185:2185) (2198:2198:2198))
        (PORT d[10] (7212:7212:7212) (7344:7344:7344))
        (PORT d[11] (2440:2440:2440) (2448:2448:2448))
        (PORT d[12] (2826:2826:2826) (2813:2813:2813))
        (PORT clk (2495:2495:2495) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1984:1984:1984))
        (PORT clk (2495:2495:2495) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT d[0] (2666:2666:2666) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1316:1316:1316))
        (PORT datab (2890:2890:2890) (2866:2866:2866))
        (PORT datac (3068:3068:3068) (3258:3258:3258))
        (PORT datad (764:764:764) (754:754:754))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2031:2031:2031))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2120:2120:2120))
        (PORT d[1] (1447:1447:1447) (1471:1471:1471))
        (PORT d[2] (6534:6534:6534) (6793:6793:6793))
        (PORT d[3] (1755:1755:1755) (1785:1785:1785))
        (PORT d[4] (2150:2150:2150) (2175:2175:2175))
        (PORT d[5] (6788:6788:6788) (6932:6932:6932))
        (PORT d[6] (1848:1848:1848) (1905:1905:1905))
        (PORT d[7] (1938:1938:1938) (2008:2008:2008))
        (PORT d[8] (1523:1523:1523) (1565:1565:1565))
        (PORT d[9] (1754:1754:1754) (1784:1784:1784))
        (PORT d[10] (1613:1613:1613) (1683:1683:1683))
        (PORT d[11] (3190:3190:3190) (3251:3251:3251))
        (PORT d[12] (1503:1503:1503) (1532:1532:1532))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1917:1917:1917))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2857:2857:2857))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (2598:2598:2598) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1549:1549:1549))
        (PORT clk (2504:2504:2504) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1750:1750:1750))
        (PORT d[1] (1735:1735:1735) (1732:1732:1732))
        (PORT d[2] (2945:2945:2945) (3038:3038:3038))
        (PORT d[3] (2946:2946:2946) (3049:3049:3049))
        (PORT d[4] (3241:3241:3241) (3321:3321:3321))
        (PORT d[5] (2573:2573:2573) (2684:2684:2684))
        (PORT d[6] (3801:3801:3801) (3893:3893:3893))
        (PORT d[7] (2706:2706:2706) (2683:2683:2683))
        (PORT d[8] (3026:3026:3026) (3001:3001:3001))
        (PORT d[9] (1874:1874:1874) (1888:1888:1888))
        (PORT d[10] (4211:4211:4211) (4119:4119:4119))
        (PORT d[11] (1831:1831:1831) (1848:1848:1848))
        (PORT d[12] (2492:2492:2492) (2484:2484:2484))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2011:2011:2011))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (PORT d[0] (2145:2145:2145) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1007:1007:1007))
        (PORT datab (2890:2890:2890) (2867:2867:2867))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1379:1379:1379) (1358:1358:1358))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2441:2441:2441) (2404:2404:2404))
        (PORT datac (1840:1840:1840) (1839:1839:1839))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3075:3075:3075) (2953:2953:2953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (986:986:986))
        (PORT datab (1081:1081:1081) (1062:1062:1062))
        (PORT datac (1094:1094:1094) (1080:1080:1080))
        (PORT datad (1453:1453:1453) (1515:1515:1515))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (978:978:978))
        (PORT datab (1086:1086:1086) (1068:1068:1068))
        (PORT datac (1058:1058:1058) (1035:1035:1035))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (562:562:562))
        (PORT datab (2077:2077:2077) (2101:2101:2101))
        (PORT datac (1844:1844:1844) (1768:1768:1768))
        (PORT datad (753:753:753) (800:800:800))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1132:1132:1132))
        (PORT datab (1127:1127:1127) (1188:1188:1188))
        (PORT datac (768:768:768) (790:790:790))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (888:888:888))
        (PORT datab (1320:1320:1320) (1318:1318:1318))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1057:1057:1057) (1078:1078:1078))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1349:1349:1349))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2199:2199:2199))
        (PORT d[1] (1094:1094:1094) (1130:1130:1130))
        (PORT d[2] (1094:1094:1094) (1126:1126:1126))
        (PORT d[3] (1760:1760:1760) (1769:1769:1769))
        (PORT d[4] (2472:2472:2472) (2498:2498:2498))
        (PORT d[5] (1196:1196:1196) (1245:1245:1245))
        (PORT d[6] (1462:1462:1462) (1506:1506:1506))
        (PORT d[7] (1544:1544:1544) (1596:1596:1596))
        (PORT d[8] (1166:1166:1166) (1210:1210:1210))
        (PORT d[9] (2067:2067:2067) (2087:2087:2087))
        (PORT d[10] (1215:1215:1215) (1285:1285:1285))
        (PORT d[11] (1213:1213:1213) (1269:1269:1269))
        (PORT d[12] (1130:1130:1130) (1165:1165:1165))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2513:2513:2513))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2256:2256:2256))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2946:2946:2946) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1591:1591:1591))
        (PORT clk (2506:2506:2506) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2097:2097:2097))
        (PORT d[1] (3082:3082:3082) (3060:3060:3060))
        (PORT d[2] (3289:3289:3289) (3375:3375:3375))
        (PORT d[3] (2457:2457:2457) (2449:2449:2449))
        (PORT d[4] (2893:2893:2893) (2968:2968:2968))
        (PORT d[5] (2179:2179:2179) (2295:2295:2295))
        (PORT d[6] (3731:3731:3731) (3807:3807:3807))
        (PORT d[7] (2176:2176:2176) (2198:2198:2198))
        (PORT d[8] (1969:1969:1969) (1945:1945:1945))
        (PORT d[9] (2556:2556:2556) (2558:2558:2558))
        (PORT d[10] (4542:4542:4542) (4447:4447:4447))
        (PORT d[11] (1783:1783:1783) (1780:1780:1780))
        (PORT d[12] (2441:2441:2441) (2428:2428:2428))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2316:2316:2316))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (PORT d[0] (3113:3113:3113) (2984:2984:2984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1957:1957:1957))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4187:4187:4187))
        (PORT d[1] (5499:5499:5499) (5788:5788:5788))
        (PORT d[2] (2036:2036:2036) (2002:2002:2002))
        (PORT d[3] (4539:4539:4539) (4635:4635:4635))
        (PORT d[4] (5170:5170:5170) (5249:5249:5249))
        (PORT d[5] (2854:2854:2854) (2890:2890:2890))
        (PORT d[6] (2382:2382:2382) (2532:2532:2532))
        (PORT d[7] (1943:1943:1943) (2044:2044:2044))
        (PORT d[8] (2871:2871:2871) (2849:2849:2849))
        (PORT d[9] (3648:3648:3648) (3597:3597:3597))
        (PORT d[10] (4516:4516:4516) (4496:4496:4496))
        (PORT d[11] (3885:3885:3885) (3869:3869:3869))
        (PORT d[12] (2066:2066:2066) (2060:2060:2060))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2162:2162:2162))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4247:4247:4247))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (3264:3264:3264) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2160:2160:2160))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2873:2873:2873))
        (PORT d[1] (2951:2951:2951) (2900:2900:2900))
        (PORT d[2] (2619:2619:2619) (2702:2702:2702))
        (PORT d[3] (3699:3699:3699) (3841:3841:3841))
        (PORT d[4] (4382:4382:4382) (4550:4550:4550))
        (PORT d[5] (2637:2637:2637) (2750:2750:2750))
        (PORT d[6] (6061:6061:6061) (6089:6089:6089))
        (PORT d[7] (3027:3027:3027) (2994:2994:2994))
        (PORT d[8] (5082:5082:5082) (4967:4967:4967))
        (PORT d[9] (3314:3314:3314) (3328:3328:3328))
        (PORT d[10] (6259:6259:6259) (6415:6415:6415))
        (PORT d[11] (3956:3956:3956) (3927:3927:3927))
        (PORT d[12] (4628:4628:4628) (4656:4656:4656))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3087:3087:3087))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3026:3026:3026) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2020:2020:2020))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4209:4209:4209))
        (PORT d[1] (5490:5490:5490) (5778:5778:5778))
        (PORT d[2] (2986:2986:2986) (2914:2914:2914))
        (PORT d[3] (4532:4532:4532) (4627:4627:4627))
        (PORT d[4] (5151:5151:5151) (5230:5230:5230))
        (PORT d[5] (2847:2847:2847) (2883:2883:2883))
        (PORT d[6] (2323:2323:2323) (2467:2467:2467))
        (PORT d[7] (1964:1964:1964) (2068:2068:2068))
        (PORT d[8] (3566:3566:3566) (3528:3528:3528))
        (PORT d[9] (3592:3592:3592) (3532:3532:3532))
        (PORT d[10] (4507:4507:4507) (4486:4486:4486))
        (PORT d[11] (3575:3575:3575) (3561:3561:3561))
        (PORT d[12] (2406:2406:2406) (2392:2392:2392))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5123:5123:5123))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4218:4218:4218))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (3413:3413:3413) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1557:1557:1557))
        (PORT clk (2486:2486:2486) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3251:3251:3251))
        (PORT d[1] (3626:3626:3626) (3549:3549:3549))
        (PORT d[2] (2336:2336:2336) (2423:2423:2423))
        (PORT d[3] (3702:3702:3702) (3843:3843:3843))
        (PORT d[4] (4369:4369:4369) (4537:4537:4537))
        (PORT d[5] (2240:2240:2240) (2356:2356:2356))
        (PORT d[6] (5658:5658:5658) (5685:5685:5685))
        (PORT d[7] (3344:3344:3344) (3305:3305:3305))
        (PORT d[8] (4737:4737:4737) (4625:4625:4625))
        (PORT d[9] (3662:3662:3662) (3676:3676:3676))
        (PORT d[10] (6251:6251:6251) (6406:6406:6406))
        (PORT d[11] (4044:4044:4044) (4014:4014:4014))
        (PORT d[12] (5238:5238:5238) (5290:5290:5290))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4182:4182:4182))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT d[0] (3684:3684:3684) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1717:1717:1717))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2444:2444:2444))
        (PORT d[1] (5486:5486:5486) (5724:5724:5724))
        (PORT d[2] (6116:6116:6116) (6370:6370:6370))
        (PORT d[3] (1827:1827:1827) (1864:1864:1864))
        (PORT d[4] (1818:1818:1818) (1843:1843:1843))
        (PORT d[5] (6445:6445:6445) (6595:6595:6595))
        (PORT d[6] (2078:2078:2078) (2228:2228:2228))
        (PORT d[7] (2154:2154:2154) (2195:2195:2195))
        (PORT d[8] (1899:1899:1899) (1942:1942:1942))
        (PORT d[9] (2489:2489:2489) (2516:2516:2516))
        (PORT d[10] (1923:1923:1923) (1983:1983:1983))
        (PORT d[11] (2875:2875:2875) (2940:2940:2940))
        (PORT d[12] (1837:1837:1837) (1863:1863:1863))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2342:2342:2342))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2835:2835:2835))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (4013:4013:4013) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1230:1230:1230))
        (PORT clk (2498:2498:2498) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2380:2380:2380))
        (PORT d[1] (2377:2377:2377) (2368:2368:2368))
        (PORT d[2] (2616:2616:2616) (2714:2714:2714))
        (PORT d[3] (2969:2969:2969) (3074:3074:3074))
        (PORT d[4] (2911:2911:2911) (2997:2997:2997))
        (PORT d[5] (2205:2205:2205) (2322:2322:2322))
        (PORT d[6] (4138:4138:4138) (4221:4221:4221))
        (PORT d[7] (2151:2151:2151) (2163:2163:2163))
        (PORT d[8] (2727:2727:2727) (2707:2707:2707))
        (PORT d[9] (2394:2394:2394) (2382:2382:2382))
        (PORT d[10] (6890:6890:6890) (7031:7031:7031))
        (PORT d[11] (2156:2156:2156) (2164:2164:2164))
        (PORT d[12] (2833:2833:2833) (2821:2821:2821))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2291:2291:2291))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2488:2488:2488))
        (PORT d[0] (3748:3748:3748) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1515:1515:1515))
        (PORT datab (2891:2891:2891) (2868:2868:2868))
        (PORT datac (3067:3067:3067) (3257:3257:3257))
        (PORT datad (740:740:740) (733:733:733))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1259:1259:1259))
        (PORT datab (2890:2890:2890) (2868:2868:2868))
        (PORT datac (1509:1509:1509) (1484:1484:1484))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datac (2401:2401:2401) (2370:2370:2370))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3075:3075:3075) (2953:2953:2953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1507:1507:1507))
        (PORT datab (1190:1190:1190) (1232:1232:1232))
        (PORT datac (693:693:693) (678:678:678))
        (PORT datad (1359:1359:1359) (1334:1334:1334))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1398:1398:1398))
        (PORT datab (2200:2200:2200) (2142:2142:2142))
        (PORT datac (2239:2239:2239) (2219:2219:2219))
        (PORT datad (725:725:725) (730:730:730))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (561:561:561))
        (PORT datab (2076:2076:2076) (2099:2099:2099))
        (PORT datac (418:418:418) (475:475:475))
        (PORT datad (2010:2010:2010) (1896:1896:1896))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1130:1130:1130))
        (PORT datab (1130:1130:1130) (1191:1191:1191))
        (PORT datac (765:765:765) (786:786:786))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (888:888:888))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1023:1023:1023) (1047:1047:1047))
        (PORT datad (1056:1056:1056) (1077:1077:1077))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3103:3103:3103))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4511:4511:4511))
        (PORT d[1] (5144:5144:5144) (5434:5434:5434))
        (PORT d[2] (2682:2682:2682) (2636:2636:2636))
        (PORT d[3] (4580:4580:4580) (4676:4676:4676))
        (PORT d[4] (4804:4804:4804) (4889:4889:4889))
        (PORT d[5] (2815:2815:2815) (2848:2848:2848))
        (PORT d[6] (2362:2362:2362) (2495:2495:2495))
        (PORT d[7] (1965:1965:1965) (2069:2069:2069))
        (PORT d[8] (3527:3527:3527) (3485:3485:3485))
        (PORT d[9] (3251:3251:3251) (3197:3197:3197))
        (PORT d[10] (4143:4143:4143) (4125:4125:4125))
        (PORT d[11] (3562:3562:3562) (3551:3551:3551))
        (PORT d[12] (2395:2395:2395) (2384:2384:2384))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2501:2501:2501))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (3844:3844:3844))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (PORT d[0] (3918:3918:3918) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1610:1610:1610))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3222:3222:3222))
        (PORT d[1] (3317:3317:3317) (3253:3253:3253))
        (PORT d[2] (2255:2255:2255) (2343:2343:2343))
        (PORT d[3] (3334:3334:3334) (3477:3477:3477))
        (PORT d[4] (4030:4030:4030) (4201:4201:4201))
        (PORT d[5] (2265:2265:2265) (2383:2383:2383))
        (PORT d[6] (5662:5662:5662) (5688:5688:5688))
        (PORT d[7] (3376:3376:3376) (3341:3341:3341))
        (PORT d[8] (4765:4765:4765) (4656:4656:4656))
        (PORT d[9] (3663:3663:3663) (3676:3676:3676))
        (PORT d[10] (6179:6179:6179) (6327:6327:6327))
        (PORT d[11] (3979:3979:3979) (3944:3944:3944))
        (PORT d[12] (5255:5255:5255) (5309:5309:5309))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5031:5031:5031))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT d[0] (4802:4802:4802) (4567:4567:4567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2751:2751:2751))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2452:2452:2452))
        (PORT d[1] (5098:5098:5098) (5341:5341:5341))
        (PORT d[2] (6149:6149:6149) (6410:6410:6410))
        (PORT d[3] (2491:2491:2491) (2510:2510:2510))
        (PORT d[4] (2098:2098:2098) (2121:2121:2121))
        (PORT d[5] (6437:6437:6437) (6585:6585:6585))
        (PORT d[6] (2307:2307:2307) (2406:2406:2406))
        (PORT d[7] (1934:1934:1934) (2003:2003:2003))
        (PORT d[8] (1891:1891:1891) (1932:1932:1932))
        (PORT d[9] (2376:2376:2376) (2386:2386:2386))
        (PORT d[10] (1980:1980:1980) (2051:2051:2051))
        (PORT d[11] (2837:2837:2837) (2901:2901:2901))
        (PORT d[12] (2089:2089:2089) (2086:2086:2086))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2410:2410:2410))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2553:2553:2553))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (3090:3090:3090) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (842:842:842) (889:889:889))
        (PORT clk (2492:2492:2492) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2429:2429:2429))
        (PORT d[1] (2475:2475:2475) (2475:2475:2475))
        (PORT d[2] (2206:2206:2206) (2307:2307:2307))
        (PORT d[3] (5869:5869:5869) (5984:5984:5984))
        (PORT d[4] (3652:3652:3652) (3758:3758:3758))
        (PORT d[5] (2596:2596:2596) (2703:2703:2703))
        (PORT d[6] (4115:4115:4115) (4226:4226:4226))
        (PORT d[7] (2811:2811:2811) (2817:2817:2817))
        (PORT d[8] (3668:3668:3668) (3625:3625:3625))
        (PORT d[9] (2489:2489:2489) (2498:2498:2498))
        (PORT d[10] (6509:6509:6509) (6651:6651:6651))
        (PORT d[11] (2470:2470:2470) (2472:2472:2472))
        (PORT d[12] (3667:3667:3667) (3841:3841:3841))
        (PORT clk (2487:2487:2487) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2604:2604:2604))
        (PORT clk (2487:2487:2487) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (PORT d[0] (4041:4041:4041) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3397:3397:3397) (3551:3551:3551))
        (PORT datab (2889:2889:2889) (2866:2866:2866))
        (PORT datac (1480:1480:1480) (1463:1463:1463))
        (PORT datad (687:687:687) (655:655:655))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1599:1599:1599))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2478:2478:2478))
        (PORT d[1] (5099:5099:5099) (5342:5342:5342))
        (PORT d[2] (6178:6178:6178) (6440:6440:6440))
        (PORT d[3] (2163:2163:2163) (2196:2196:2196))
        (PORT d[4] (4520:4520:4520) (4577:4577:4577))
        (PORT d[5] (6476:6476:6476) (6629:6629:6629))
        (PORT d[6] (2339:2339:2339) (2438:2438:2438))
        (PORT d[7] (1946:1946:1946) (2015:2015:2015))
        (PORT d[8] (1883:1883:1883) (1923:1923:1923))
        (PORT d[9] (2489:2489:2489) (2516:2516:2516))
        (PORT d[10] (1940:1940:1940) (2002:2002:2002))
        (PORT d[11] (2522:2522:2522) (2597:2597:2597))
        (PORT d[12] (1838:1838:1838) (1863:1863:1863))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3147:3147:3147))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2514:2514:2514))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (3969:3969:3969) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1238:1238:1238))
        (PORT clk (2495:2495:2495) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2377:2377:2377))
        (PORT d[1] (2078:2078:2078) (2082:2082:2082))
        (PORT d[2] (2600:2600:2600) (2696:2696:2696))
        (PORT d[3] (5870:5870:5870) (5985:5985:5985))
        (PORT d[4] (3972:3972:3972) (4087:4087:4087))
        (PORT d[5] (2212:2212:2212) (2329:2329:2329))
        (PORT d[6] (4138:4138:4138) (4222:4222:4222))
        (PORT d[7] (2360:2360:2360) (2344:2344:2344))
        (PORT d[8] (2992:2992:2992) (2959:2959:2959))
        (PORT d[9] (2164:2164:2164) (2175:2175:2175))
        (PORT d[10] (6841:6841:6841) (6971:6971:6971))
        (PORT d[11] (2157:2157:2157) (2165:2165:2165))
        (PORT d[12] (2859:2859:2859) (2849:2849:2849))
        (PORT clk (2490:2490:2490) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2347:2347:2347))
        (PORT clk (2490:2490:2490) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (PORT d[0] (2822:2822:2822) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3456:3456:3456))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4482:4482:4482))
        (PORT d[1] (5525:5525:5525) (5816:5816:5816))
        (PORT d[2] (3014:3014:3014) (2958:2958:2958))
        (PORT d[3] (4561:4561:4561) (4657:4657:4657))
        (PORT d[4] (5156:5156:5156) (5236:5236:5236))
        (PORT d[5] (2822:2822:2822) (2855:2855:2855))
        (PORT d[6] (2002:2002:2002) (2143:2143:2143))
        (PORT d[7] (1957:1957:1957) (2060:2060:2060))
        (PORT d[8] (3567:3567:3567) (3529:3529:3529))
        (PORT d[9] (3608:3608:3608) (3551:3551:3551))
        (PORT d[10] (4489:4489:4489) (4468:4468:4468))
        (PORT d[11] (3878:3878:3878) (3861:3861:3861))
        (PORT d[12] (3638:3638:3638) (3584:3584:3584))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (5103:5103:5103))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4266:4266:4266))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (3690:3690:3690) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2211:2211:2211))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3272:3272:3272))
        (PORT d[1] (3312:3312:3312) (3259:3259:3259))
        (PORT d[2] (2256:2256:2256) (2346:2346:2346))
        (PORT d[3] (3744:3744:3744) (3890:3890:3890))
        (PORT d[4] (4676:4676:4676) (4817:4817:4817))
        (PORT d[5] (2624:2624:2624) (2736:2736:2736))
        (PORT d[6] (4366:4366:4366) (4452:4452:4452))
        (PORT d[7] (3368:3368:3368) (3332:3332:3332))
        (PORT d[8] (4752:4752:4752) (4643:4643:4643))
        (PORT d[9] (3623:3623:3623) (3632:3632:3632))
        (PORT d[10] (6232:6232:6232) (6387:6387:6387))
        (PORT d[11] (4014:4014:4014) (3980:3980:3980))
        (PORT d[12] (5238:5238:5238) (5291:5291:5291))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4170:4170:4170))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (3683:3683:3683) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3110:3110:3110) (3292:3292:3292))
        (PORT datac (710:710:710) (699:699:699))
        (PORT datad (1461:1461:1461) (1427:1427:1427))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2398:2398:2398) (2366:2366:2366))
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3075:3075:3075) (2953:2953:2953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (987:987:987))
        (PORT datab (1721:1721:1721) (1703:1703:1703))
        (PORT datac (2146:2146:2146) (2096:2096:2096))
        (PORT datad (1456:1456:1456) (1518:1518:1518))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1400:1400:1400))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (846:846:846) (931:931:931))
        (PORT datad (1767:1767:1767) (1724:1724:1724))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (853:853:853))
        (PORT datab (2072:2072:2072) (2095:2095:2095))
        (PORT datac (1845:1845:1845) (1769:1769:1769))
        (PORT datad (821:821:821) (873:873:873))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (904:904:904))
        (PORT datab (751:751:751) (749:749:749))
        (PORT datac (462:462:462) (526:526:526))
        (PORT datad (1040:1040:1040) (1042:1042:1042))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (874:874:874))
        (PORT datab (1045:1045:1045) (1088:1088:1088))
        (PORT datac (1122:1122:1122) (1160:1160:1160))
        (PORT datad (699:699:699) (696:696:696))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2320:2320:2320))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3131:3131:3131))
        (PORT d[1] (4735:4735:4735) (5002:5002:5002))
        (PORT d[2] (5413:5413:5413) (5671:5671:5671))
        (PORT d[3] (4151:4151:4151) (4240:4240:4240))
        (PORT d[4] (4130:4130:4130) (4190:4190:4190))
        (PORT d[5] (5386:5386:5386) (5556:5556:5556))
        (PORT d[6] (1999:1999:1999) (2099:2099:2099))
        (PORT d[7] (2581:2581:2581) (2634:2634:2634))
        (PORT d[8] (2594:2594:2594) (2628:2628:2628))
        (PORT d[9] (2806:2806:2806) (2824:2824:2824))
        (PORT d[10] (2733:2733:2733) (2802:2802:2802))
        (PORT d[11] (2121:2121:2121) (2193:2193:2193))
        (PORT d[12] (2874:2874:2874) (2888:2888:2888))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3489:3489:3489))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3275:3275:3275))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (4277:4277:4277) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1542:1542:1542))
        (PORT clk (2437:2437:2437) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3122:3122:3122))
        (PORT d[1] (3164:3164:3164) (3153:3153:3153))
        (PORT d[2] (2886:2886:2886) (2973:2973:2973))
        (PORT d[3] (4875:4875:4875) (5017:5017:5017))
        (PORT d[4] (3604:3604:3604) (3720:3720:3720))
        (PORT d[5] (2604:2604:2604) (2712:2712:2712))
        (PORT d[6] (4132:4132:4132) (4244:4244:4244))
        (PORT d[7] (4832:4832:4832) (5049:5049:5049))
        (PORT d[8] (3626:3626:3626) (3576:3576:3576))
        (PORT d[9] (4700:4700:4700) (4910:4910:4910))
        (PORT d[10] (5771:5771:5771) (5914:5914:5914))
        (PORT d[11] (3199:3199:3199) (3189:3189:3189))
        (PORT d[12] (3584:3584:3584) (3723:3723:3723))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3864:3864:3864))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (PORT d[0] (4017:4017:4017) (3840:3840:3840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2975:2975:2975))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2809:2809:2809))
        (PORT d[1] (5390:5390:5390) (5608:5608:5608))
        (PORT d[2] (6194:6194:6194) (6457:6457:6457))
        (PORT d[3] (2207:2207:2207) (2243:2243:2243))
        (PORT d[4] (4514:4514:4514) (4571:4571:4571))
        (PORT d[5] (6089:6089:6089) (6241:6241:6241))
        (PORT d[6] (2295:2295:2295) (2392:2392:2392))
        (PORT d[7] (1909:1909:1909) (1975:1975:1975))
        (PORT d[8] (1891:1891:1891) (1933:1933:1933))
        (PORT d[9] (2389:2389:2389) (2398:2398:2398))
        (PORT d[10] (1976:1976:1976) (2040:2040:2040))
        (PORT d[11] (2483:2483:2483) (2554:2554:2554))
        (PORT d[12] (2725:2725:2725) (2706:2706:2706))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2739:2739:2739))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2525:2525:2525))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3690:3690:3690) (3616:3616:3616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1191:1191:1191))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2424:2424:2424))
        (PORT d[1] (2428:2428:2428) (2426:2426:2426))
        (PORT d[2] (2574:2574:2574) (2666:2666:2666))
        (PORT d[3] (5862:5862:5862) (5976:5976:5976))
        (PORT d[4] (3640:3640:3640) (3760:3760:3760))
        (PORT d[5] (2587:2587:2587) (2696:2696:2696))
        (PORT d[6] (4138:4138:4138) (4250:4250:4250))
        (PORT d[7] (2517:2517:2517) (2524:2524:2524))
        (PORT d[8] (3604:3604:3604) (3556:3556:3556))
        (PORT d[9] (2784:2784:2784) (2781:2781:2781))
        (PORT d[10] (6531:6531:6531) (6669:6669:6669))
        (PORT d[11] (3503:3503:3503) (3494:3494:3494))
        (PORT d[12] (4006:4006:4006) (4135:4135:4135))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2630:2630:2630))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT d[0] (4077:4077:4077) (3908:3908:3908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2975:2975:2975))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2782:2782:2782))
        (PORT d[1] (5103:5103:5103) (5345:5345:5345))
        (PORT d[2] (5778:5778:5778) (6038:6038:6038))
        (PORT d[3] (2235:2235:2235) (2273:2273:2273))
        (PORT d[4] (4154:4154:4154) (4219:4219:4219))
        (PORT d[5] (6086:6086:6086) (6234:6234:6234))
        (PORT d[6] (1975:1975:1975) (2079:2079:2079))
        (PORT d[7] (2252:2252:2252) (2306:2306:2306))
        (PORT d[8] (2256:2256:2256) (2297:2297:2297))
        (PORT d[9] (2426:2426:2426) (2439:2439:2439))
        (PORT d[10] (2306:2306:2306) (2368:2368:2368))
        (PORT d[11] (2538:2538:2538) (2611:2611:2611))
        (PORT d[12] (2170:2170:2170) (2192:2192:2192))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4895:4895:4895))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2585:2585:2585))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (3866:3866:3866) (3764:3764:3764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1262:1262:1262))
        (PORT clk (2484:2484:2484) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3180:3180:3180))
        (PORT d[1] (2455:2455:2455) (2454:2454:2454))
        (PORT d[2] (3918:3918:3918) (3986:3986:3986))
        (PORT d[3] (5579:5579:5579) (5701:5701:5701))
        (PORT d[4] (3919:3919:3919) (4033:4033:4033))
        (PORT d[5] (2181:2181:2181) (2293:2293:2293))
        (PORT d[6] (4117:4117:4117) (4228:4228:4228))
        (PORT d[7] (5554:5554:5554) (5761:5761:5761))
        (PORT d[8] (3622:3622:3622) (3576:3576:3576))
        (PORT d[9] (2782:2782:2782) (2763:2763:2763))
        (PORT d[10] (6561:6561:6561) (6703:6703:6703))
        (PORT d[11] (3502:3502:3502) (3493:3493:3493))
        (PORT d[12] (3642:3642:3642) (3815:3815:3815))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2613:2613:2613))
        (PORT clk (2479:2479:2479) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (PORT d[0] (3921:3921:3921) (3994:3994:3994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1279:1279:1279))
        (PORT datab (3108:3108:3108) (3290:3290:3290))
        (PORT datac (728:728:728) (719:719:719))
        (PORT datad (2843:2843:2843) (2825:2825:2825))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2656:2656:2656))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3158:3158:3158))
        (PORT d[1] (5083:5083:5083) (5334:5334:5334))
        (PORT d[2] (5397:5397:5397) (5654:5654:5654))
        (PORT d[3] (4109:4109:4109) (4202:4202:4202))
        (PORT d[4] (4449:4449:4449) (4479:4479:4479))
        (PORT d[5] (5756:5756:5756) (5911:5911:5911))
        (PORT d[6] (1967:1967:1967) (2066:2066:2066))
        (PORT d[7] (2600:2600:2600) (2653:2653:2653))
        (PORT d[8] (2587:2587:2587) (2621:2621:2621))
        (PORT d[9] (2793:2793:2793) (2811:2811:2811))
        (PORT d[10] (2695:2695:2695) (2758:2758:2758))
        (PORT d[11] (1841:1841:1841) (1921:1921:1921))
        (PORT d[12] (2521:2521:2521) (2543:2543:2543))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3132:3132:3132))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3297:3297:3297))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3885:3885:3885) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1874:1874:1874))
        (PORT clk (2444:2444:2444) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3437:3437:3437))
        (PORT d[1] (3210:3210:3210) (3203:3203:3203))
        (PORT d[2] (3225:3225:3225) (3307:3307:3307))
        (PORT d[3] (4914:4914:4914) (5056:5056:5056))
        (PORT d[4] (3619:3619:3619) (3727:3727:3727))
        (PORT d[5] (2226:2226:2226) (2342:2342:2342))
        (PORT d[6] (4499:4499:4499) (4594:4594:4594))
        (PORT d[7] (5173:5173:5173) (5382:5382:5382))
        (PORT d[8] (3650:3650:3650) (3604:3604:3604))
        (PORT d[9] (5042:5042:5042) (5242:5242:5242))
        (PORT d[10] (6166:6166:6166) (6301:6301:6301))
        (PORT d[11] (3104:3104:3104) (3099:3099:3099))
        (PORT d[12] (3615:3615:3615) (3742:3742:3742))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3231:3231:3231))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2428:2428:2428))
        (PORT d[0] (4277:4277:4277) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1107:1107:1107))
        (PORT datab (2892:2892:2892) (2870:2870:2870))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1074:1074:1074) (1062:1062:1062))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (2397:2397:2397) (2365:2365:2365))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3075:3075:3075) (2953:2953:2953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1446:1446:1446))
        (PORT datab (357:357:357) (467:467:467))
        (PORT datac (1720:1720:1720) (1779:1779:1779))
        (PORT datad (1932:1932:1932) (1876:1876:1876))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1689:1689:1689) (1646:1646:1646))
        (PORT datac (322:322:322) (432:432:432))
        (PORT datad (2235:2235:2235) (2163:2163:2163))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (986:986:986))
        (PORT datab (1898:1898:1898) (1903:1903:1903))
        (PORT datac (2539:2539:2539) (2462:2462:2462))
        (PORT datad (1455:1455:1455) (1517:1517:1517))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2715:2715:2715))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (2181:2181:2181) (2165:2165:2165))
        (PORT datad (1445:1445:1445) (1506:1506:1506))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2616:2616:2616))
        (PORT datab (1011:1011:1011) (1037:1037:1037))
        (PORT datac (1576:1576:1576) (1523:1523:1523))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (790:790:790) (830:830:830))
        (PORT datac (1394:1394:1394) (1396:1396:1396))
        (PORT datad (1124:1124:1124) (1172:1172:1172))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1123:1123:1123))
        (PORT datab (781:781:781) (775:775:775))
        (PORT datac (1122:1122:1122) (1160:1160:1160))
        (PORT datad (807:807:807) (826:826:826))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1423:1423:1423))
        (PORT datab (2351:2351:2351) (2336:2336:2336))
        (PORT datac (1713:1713:1713) (1770:1770:1770))
        (PORT datad (1267:1267:1267) (1354:1354:1354))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1406:1406:1406))
        (PORT datab (759:759:759) (760:760:760))
        (PORT datac (1053:1053:1053) (1029:1029:1029))
        (PORT datad (1532:1532:1532) (1583:1583:1583))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1293:1293:1293))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (1575:1575:1575) (1522:1522:1522))
        (PORT datad (2592:2592:2592) (2568:2568:2568))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1072:1072:1072))
        (PORT datab (1412:1412:1412) (1422:1422:1422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1128:1128:1128))
        (PORT datab (1132:1132:1132) (1193:1193:1193))
        (PORT datac (762:762:762) (784:784:784))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1136:1136:1136))
        (PORT datab (1272:1272:1272) (1268:1268:1268))
        (PORT datac (369:369:369) (380:380:380))
        (PORT datad (816:816:816) (844:844:844))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2175:2175:2175) (2159:2159:2159))
        (PORT datad (1875:1875:1875) (1836:1836:1836))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1819:1819:1819))
        (PORT datab (1909:1909:1909) (1860:1860:1860))
        (PORT datac (325:325:325) (435:435:435))
        (PORT datad (2094:2094:2094) (2049:2049:2049))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1035:1035:1035))
        (PORT datab (1471:1471:1471) (1428:1428:1428))
        (PORT datac (1412:1412:1412) (1454:1454:1454))
        (PORT datad (1189:1189:1189) (1141:1141:1141))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1042:1042:1042))
        (PORT datab (2075:2075:2075) (2097:2097:2097))
        (PORT datac (1844:1844:1844) (1769:1769:1769))
        (PORT datad (821:821:821) (872:872:872))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (984:984:984))
        (PORT datab (1740:1740:1740) (1746:1746:1746))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1002:1002:1002))
        (PORT datab (1141:1141:1141) (1205:1205:1205))
        (PORT datac (1387:1387:1387) (1399:1399:1399))
        (PORT datad (745:745:745) (763:763:763))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (730:730:730) (761:761:761))
        (PORT datac (726:726:726) (730:730:730))
        (PORT datad (786:786:786) (795:795:795))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (899:899:899))
        (PORT datad (785:785:785) (807:807:807))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1406:1406:1406))
        (PORT datab (3428:3428:3428) (3364:3364:3364))
        (PORT datac (1717:1717:1717) (1774:1774:1774))
        (PORT datad (1761:1761:1761) (1766:1766:1766))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3305:3305:3305) (3201:3201:3201))
        (PORT datab (1855:1855:1855) (1883:1883:1883))
        (PORT datac (1722:1722:1722) (1781:1781:1781))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (563:563:563))
        (PORT datab (2078:2078:2078) (2102:2102:2102))
        (PORT datac (1844:1844:1844) (1768:1768:1768))
        (PORT datad (428:428:428) (477:477:477))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (985:985:985))
        (PORT datab (1322:1322:1322) (1310:1310:1310))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1443:1443:1443))
        (PORT datab (1140:1140:1140) (1204:1204:1204))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (745:745:745) (762:762:762))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (740:740:740) (773:773:773))
        (PORT datac (719:719:719) (722:722:722))
        (PORT datad (791:791:791) (800:800:800))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3809:3809:3809) (3981:3981:3981))
        (PORT datad (1323:1323:1323) (1300:1300:1300))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1398:1398:1398))
        (PORT datab (2539:2539:2539) (2448:2448:2448))
        (PORT datac (1720:1720:1720) (1779:1779:1779))
        (PORT datad (1123:1123:1123) (1085:1085:1085))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1828:1828:1828))
        (PORT datab (1490:1490:1490) (1455:1455:1455))
        (PORT datac (2333:2333:2333) (2311:2311:2311))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datab (2072:2072:2072) (2093:2093:2093))
        (PORT datac (1845:1845:1845) (1770:1770:1770))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (986:986:986))
        (PORT datab (1606:1606:1606) (1616:1616:1616))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (986:986:986))
        (PORT datab (1326:1326:1326) (1321:1321:1321))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1126:1126:1126))
        (PORT datab (1132:1132:1132) (1194:1194:1194))
        (PORT datac (761:761:761) (782:782:782))
        (PORT datad (392:392:392) (394:394:394))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (864:864:864))
        (PORT datab (1015:1015:1015) (987:987:987))
        (PORT datac (862:862:862) (921:921:921))
        (PORT datad (1241:1241:1241) (1252:1252:1252))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1108:1108:1108))
        (PORT datad (822:822:822) (841:841:841))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1404:1404:1404))
        (PORT datab (1960:1960:1960) (2043:2043:2043))
        (PORT datac (1717:1717:1717) (1774:1774:1774))
        (PORT datad (1356:1356:1356) (1329:1329:1329))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2796:2796:2796) (2788:2788:2788))
        (PORT datab (777:777:777) (772:772:772))
        (PORT datac (2049:2049:2049) (2014:2014:2014))
        (PORT datad (1388:1388:1388) (1423:1423:1423))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1176:1176:1176))
        (PORT datab (1616:1616:1616) (1558:1558:1558))
        (PORT datac (262:262:262) (348:348:348))
        (PORT datad (2592:2592:2592) (2568:2568:2568))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1448:1448:1448))
        (PORT datab (1150:1150:1150) (1205:1205:1205))
        (PORT datac (756:756:756) (795:795:795))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1071:1071:1071) (1071:1071:1071))
        (PORT datac (1296:1296:1296) (1290:1290:1290))
        (PORT datad (789:789:789) (822:822:822))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1154:1154:1154))
        (PORT datac (812:812:812) (869:869:869))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (983:983:983))
        (PORT datab (1484:1484:1484) (1557:1557:1557))
        (PORT datac (1150:1150:1150) (1104:1104:1104))
        (PORT datad (2469:2469:2469) (2368:2368:2368))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1522:1522:1522) (1472:1472:1472))
        (PORT datac (1406:1406:1406) (1363:1363:1363))
        (PORT datad (1444:1444:1444) (1505:1505:1505))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (1086:1086:1086) (1115:1115:1115))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2216:2216:2216))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3144:3144:3144))
        (PORT d[1] (5067:5067:5067) (5331:5331:5331))
        (PORT d[2] (5832:5832:5832) (6093:6093:6093))
        (PORT d[3] (4174:4174:4174) (4264:4264:4264))
        (PORT d[4] (4136:4136:4136) (4200:4200:4200))
        (PORT d[5] (6091:6091:6091) (6240:6240:6240))
        (PORT d[6] (1939:1939:1939) (2042:2042:2042))
        (PORT d[7] (2221:2221:2221) (2278:2278:2278))
        (PORT d[8] (2247:2247:2247) (2287:2287:2287))
        (PORT d[9] (2499:2499:2499) (2527:2527:2527))
        (PORT d[10] (2358:2358:2358) (2424:2424:2424))
        (PORT d[11] (2134:2134:2134) (2209:2209:2209))
        (PORT d[12] (2544:2544:2544) (2568:2568:2568))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3155:3155:3155))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2940:2940:2940))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3920:3920:3920) (3828:3828:3828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1696:1696:1696))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3486:3486:3486))
        (PORT d[1] (2834:2834:2834) (2830:2830:2830))
        (PORT d[2] (3222:3222:3222) (3306:3306:3306))
        (PORT d[3] (5229:5229:5229) (5356:5356:5356))
        (PORT d[4] (3597:3597:3597) (3714:3714:3714))
        (PORT d[5] (2236:2236:2236) (2353:2353:2353))
        (PORT d[6] (4496:4496:4496) (4596:4596:4596))
        (PORT d[7] (5202:5202:5202) (5418:5418:5418))
        (PORT d[8] (3289:3289:3289) (3247:3247:3247))
        (PORT d[9] (5044:5044:5044) (5245:5245:5245))
        (PORT d[10] (6173:6173:6173) (6308:6308:6308))
        (PORT d[11] (2848:2848:2848) (2847:2847:2847))
        (PORT d[12] (3639:3639:3639) (3770:3770:3770))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3913:3913:3913))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (PORT d[0] (4035:4035:4035) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2596:2596:2596))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2792:2792:2792))
        (PORT d[1] (5068:5068:5068) (5332:5332:5332))
        (PORT d[2] (5787:5787:5787) (6046:6046:6046))
        (PORT d[3] (2535:2535:2535) (2565:2565:2565))
        (PORT d[4] (4487:4487:4487) (4542:4542:4542))
        (PORT d[5] (5746:5746:5746) (5900:5900:5900))
        (PORT d[6] (1965:1965:1965) (2068:2068:2068))
        (PORT d[7] (2239:2239:2239) (2297:2297:2297))
        (PORT d[8] (2246:2246:2246) (2287:2287:2287))
        (PORT d[9] (2460:2460:2460) (2483:2483:2483))
        (PORT d[10] (2362:2362:2362) (2435:2435:2435))
        (PORT d[11] (2499:2499:2499) (2568:2568:2568))
        (PORT d[12] (2772:2772:2772) (2756:2756:2756))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4929:4929:4929))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (2961:2961:2961))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3883:3883:3883) (3768:3768:3768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1251:1251:1251))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3159:3159:3159))
        (PORT d[1] (2808:2808:2808) (2802:2802:2802))
        (PORT d[2] (3250:3250:3250) (3336:3336:3336))
        (PORT d[3] (5560:5560:5560) (5680:5680:5680))
        (PORT d[4] (3307:3307:3307) (3416:3416:3416))
        (PORT d[5] (2224:2224:2224) (2337:2337:2337))
        (PORT d[6] (4401:4401:4401) (4491:4491:4491))
        (PORT d[7] (5172:5172:5172) (5383:5383:5383))
        (PORT d[8] (3629:3629:3629) (3588:3588:3588))
        (PORT d[9] (5030:5030:5030) (5230:5230:5230))
        (PORT d[10] (6153:6153:6153) (6295:6295:6295))
        (PORT d[11] (3512:3512:3512) (3505:3505:3505))
        (PORT d[12] (3671:3671:3671) (3810:3810:3810))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2650:2650:2650))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (3591:3591:3591) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2230:2230:2230))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3107:3107:3107))
        (PORT d[1] (5060:5060:5060) (5324:5324:5324))
        (PORT d[2] (5425:5425:5425) (5685:5685:5685))
        (PORT d[3] (3818:3818:3818) (3917:3917:3917))
        (PORT d[4] (4010:4010:4010) (4060:4060:4060))
        (PORT d[5] (5739:5739:5739) (5892:5892:5892))
        (PORT d[6] (1986:1986:1986) (2086:2086:2086))
        (PORT d[7] (2253:2253:2253) (2314:2314:2314))
        (PORT d[8] (2605:2605:2605) (2641:2641:2641))
        (PORT d[9] (2468:2468:2468) (2493:2493:2493))
        (PORT d[10] (2680:2680:2680) (2741:2741:2741))
        (PORT d[11] (2120:2120:2120) (2193:2193:2193))
        (PORT d[12] (2521:2521:2521) (2542:2542:2542))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3131:3131:3131))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2970:2970:2970))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3866:3866:3866) (3760:3760:3760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1523:1523:1523))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3480:3480:3480))
        (PORT d[1] (3171:3171:3171) (3160:3160:3160))
        (PORT d[2] (3242:3242:3242) (3327:3327:3327))
        (PORT d[3] (4920:4920:4920) (5062:5062:5062))
        (PORT d[4] (3597:3597:3597) (3713:3713:3713))
        (PORT d[5] (2219:2219:2219) (2334:2334:2334))
        (PORT d[6] (4452:4452:4452) (4551:4551:4551))
        (PORT d[7] (5163:5163:5163) (5373:5373:5373))
        (PORT d[8] (3604:3604:3604) (3552:3552:3552))
        (PORT d[9] (5038:5038:5038) (5250:5250:5250))
        (PORT d[10] (6144:6144:6144) (6285:6285:6285))
        (PORT d[11] (3116:3116:3116) (3112:3112:3112))
        (PORT d[12] (3912:3912:3912) (4043:4043:4043))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (2952:2952:2952))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (3436:3436:3436) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1292:1292:1292))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1799:1799:1799))
        (PORT d[1] (1405:1405:1405) (1428:1428:1428))
        (PORT d[2] (1473:1473:1473) (1499:1499:1499))
        (PORT d[3] (1468:1468:1468) (1504:1504:1504))
        (PORT d[4] (2172:2172:2172) (2186:2186:2186))
        (PORT d[5] (1963:1963:1963) (2046:2046:2046))
        (PORT d[6] (1535:1535:1535) (1576:1576:1576))
        (PORT d[7] (2224:2224:2224) (2284:2284:2284))
        (PORT d[8] (1150:1150:1150) (1192:1192:1192))
        (PORT d[9] (2067:2067:2067) (2087:2087:2087))
        (PORT d[10] (1217:1217:1217) (1287:1287:1287))
        (PORT d[11] (1222:1222:1222) (1278:1278:1278))
        (PORT d[12] (1110:1110:1110) (1146:1146:1146))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2007:2007:2007))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2265:2265:2265))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (2686:2686:2686) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1832:1832:1832))
        (PORT clk (2506:2506:2506) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2088:2088:2088))
        (PORT d[1] (3085:3085:3085) (3049:3049:3049))
        (PORT d[2] (3314:3314:3314) (3402:3402:3402))
        (PORT d[3] (2459:2459:2459) (2452:2452:2452))
        (PORT d[4] (3220:3220:3220) (3297:3297:3297))
        (PORT d[5] (2563:2563:2563) (2673:2673:2673))
        (PORT d[6] (3779:3779:3779) (3868:3868:3868))
        (PORT d[7] (2137:2137:2137) (2152:2152:2152))
        (PORT d[8] (3327:3327:3327) (3291:3291:3291))
        (PORT d[9] (2210:2210:2210) (2219:2219:2219))
        (PORT d[10] (4204:4204:4204) (4113:4113:4113))
        (PORT d[11] (4522:4522:4522) (4492:4492:4492))
        (PORT d[12] (2700:2700:2700) (2668:2668:2668))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2327:2327:2327))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (PORT d[0] (3395:3395:3395) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (984:984:984))
        (PORT datab (2138:2138:2138) (2094:2094:2094))
        (PORT datac (734:734:734) (716:716:716))
        (PORT datad (1452:1452:1452) (1514:1514:1514))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1711:1711:1711))
        (PORT datab (2103:2103:2103) (2059:2059:2059))
        (PORT datac (851:851:851) (937:937:937))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1574:1574:1574) (1520:1520:1520))
        (PORT datad (2590:2590:2590) (2566:2566:2566))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (638:638:638))
        (PORT datab (791:791:791) (830:830:830))
        (PORT datac (1395:1395:1395) (1398:1398:1398))
        (PORT datad (1122:1122:1122) (1170:1170:1170))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (769:769:769))
        (PORT datab (1962:1962:1962) (1940:1940:1940))
        (PORT datac (1130:1130:1130) (1170:1170:1170))
        (PORT datad (800:800:800) (818:818:818))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1633:1633:1633))
        (PORT datab (1485:1485:1485) (1540:1540:1540))
        (PORT datac (2028:2028:2028) (2004:2004:2004))
        (PORT datad (1394:1394:1394) (1370:1370:1370))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1632:1632:1632))
        (PORT datab (1780:1780:1780) (1761:1761:1761))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (2025:2025:2025) (1989:1989:1989))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1686:1686:1686) (1646:1646:1646))
        (PORT datac (294:294:294) (384:384:384))
        (PORT datad (431:431:431) (488:488:488))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (1616:1616:1616) (1620:1620:1620))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1102:1102:1102))
        (PORT datab (1413:1413:1413) (1424:1424:1424))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1116:1116:1116))
        (PORT datab (1159:1159:1159) (1183:1183:1183))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (676:676:676) (710:710:710))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (812:812:812))
        (PORT datab (1142:1142:1142) (1207:1207:1207))
        (PORT datac (1386:1386:1386) (1398:1398:1398))
        (PORT datad (389:389:389) (388:388:388))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (897:897:897))
        (PORT datab (779:779:779) (805:805:805))
        (PORT datac (744:744:744) (748:748:748))
        (PORT datad (1063:1063:1063) (1085:1085:1085))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1369:1369:1369) (1374:1374:1374))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1408:1408:1408))
        (PORT datab (1721:1721:1721) (1689:1689:1689))
        (PORT datac (1715:1715:1715) (1773:1773:1773))
        (PORT datad (2108:2108:2108) (2069:2069:2069))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2370:2370:2370))
        (PORT datab (2380:2380:2380) (2352:2352:2352))
        (PORT datac (1716:1716:1716) (1774:1774:1774))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1543:1543:1543))
        (PORT datab (464:464:464) (522:522:522))
        (PORT datad (259:259:259) (295:295:295))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2105:2105:2105) (2142:2142:2142))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sload (939:939:939) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (728:728:728) (759:759:759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1442:1442:1442))
        (PORT datab (1142:1142:1142) (1207:1207:1207))
        (PORT datac (362:362:362) (371:371:371))
        (PORT datad (746:746:746) (763:763:763))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (761:761:761))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (724:724:724) (728:728:728))
        (PORT datad (787:787:787) (797:797:797))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (796:796:796) (809:809:809))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1410:1410:1410))
        (PORT datab (1488:1488:1488) (1464:1464:1464))
        (PORT datac (1714:1714:1714) (1771:1771:1771))
        (PORT datad (713:713:713) (700:700:700))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1397:1397:1397))
        (PORT datab (1084:1084:1084) (1064:1064:1064))
        (PORT datac (2000:2000:2000) (2011:2011:2011))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (561:561:561))
        (PORT datab (1571:1571:1571) (1517:1517:1517))
        (PORT datad (260:260:260) (295:295:295))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2103:2103:2103) (2139:2139:2139))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sload (939:939:939) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (753:753:753) (773:773:773))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (737:737:737) (763:763:763))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1131:1131:1131))
        (PORT datab (1128:1128:1128) (1190:1190:1190))
        (PORT datac (766:766:766) (788:788:788))
        (PORT datad (669:669:669) (667:667:667))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (899:899:899))
        (PORT datab (1075:1075:1075) (1092:1092:1092))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1064:1064:1064) (1086:1086:1086))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1368:1368:1368) (1374:1374:1374))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1632:1632:1632))
        (PORT datab (1485:1485:1485) (1539:1539:1539))
        (PORT datac (3305:3305:3305) (3296:3296:3296))
        (PORT datad (1798:1798:1798) (1748:1748:1748))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1632:1632:1632))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1105:1105:1105) (1082:1082:1082))
        (PORT datad (1785:1785:1785) (1740:1740:1740))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1542:1542:1542))
        (PORT datab (808:808:808) (853:853:853))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2105:2105:2105) (2142:2142:2142))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sload (939:939:939) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (673:673:673) (714:714:714))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (812:812:812))
        (PORT datab (1142:1142:1142) (1207:1207:1207))
        (PORT datac (1386:1386:1386) (1398:1398:1398))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (726:726:726))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (720:720:720) (723:723:723))
        (PORT datad (790:790:790) (800:800:800))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (850:850:850))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1825:1825:1825))
        (PORT datab (1490:1490:1490) (1545:1545:1545))
        (PORT datac (2976:2976:2976) (2870:2870:2870))
        (PORT datad (1532:1532:1532) (1582:1582:1582))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1607:1607:1607))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2858:2858:2858) (2797:2797:2797))
        (PORT datad (1441:1441:1441) (1502:1502:1502))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (891:891:891))
        (PORT datab (1569:1569:1569) (1514:1514:1514))
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2101:2101:2101) (2137:2137:2137))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sload (939:939:939) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (482:482:482) (541:541:541))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1434:1434:1434))
        (PORT datab (836:836:836) (857:857:857))
        (PORT datac (413:413:413) (425:425:425))
        (PORT datad (1389:1389:1389) (1384:1384:1384))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (659:659:659))
        (PORT datab (485:485:485) (545:545:545))
        (PORT datac (1124:1124:1124) (1160:1160:1160))
        (PORT datad (742:742:742) (746:746:746))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1052:1052:1052))
        (PORT datad (723:723:723) (747:747:747))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1455:1455:1455))
        (PORT datab (1913:1913:1913) (1840:1840:1840))
        (PORT datac (1811:1811:1811) (1845:1845:1845))
        (PORT datad (1697:1697:1697) (1734:1734:1734))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2256:2256:2256) (2179:2179:2179))
        (PORT datab (1743:1743:1743) (1778:1778:1778))
        (PORT datac (1898:1898:1898) (1972:1972:1972))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1365:1365:1365))
        (PORT datab (1603:1603:1603) (1557:1557:1557))
        (PORT datad (455:455:455) (472:472:472))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1785:1785:1785) (1815:1815:1815))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1103:1103:1103) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (904:904:904))
        (PORT datab (1090:1090:1090) (1086:1086:1086))
        (PORT datac (462:462:462) (527:527:527))
        (PORT datad (742:742:742) (744:744:744))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (959:959:959))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1005:1005:1005) (1039:1039:1039))
        (PORT datad (786:786:786) (810:810:810))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (848:848:848))
        (PORT datad (441:441:441) (488:488:488))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (985:985:985))
        (PORT datab (2859:2859:2859) (2770:2770:2770))
        (PORT datac (2866:2866:2866) (2766:2766:2766))
        (PORT datad (1454:1454:1454) (1515:1515:1515))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2410:2410:2410))
        (PORT datab (2270:2270:2270) (2208:2208:2208))
        (PORT datac (730:730:730) (764:764:764))
        (PORT datad (905:905:905) (890:890:890))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1781:1781:1781))
        (PORT datab (838:838:838) (892:892:892))
        (PORT datac (2034:2034:2034) (2052:2052:2052))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (528:528:528))
        (PORT datab (1569:1569:1569) (1515:1515:1515))
        (PORT datad (260:260:260) (296:296:296))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2101:2101:2101) (2138:2138:2138))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sload (939:939:939) (1021:1021:1021))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1441:1441:1441))
        (PORT datab (1144:1144:1144) (1209:1209:1209))
        (PORT datac (376:376:376) (378:378:378))
        (PORT datad (747:747:747) (765:765:765))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (748:748:748) (765:765:765))
        (PORT datac (719:719:719) (722:722:722))
        (PORT datad (791:791:791) (801:801:801))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (840:840:840) (850:850:850))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (2925:2925:2925))
        (PORT datab (1856:1856:1856) (1792:1792:1792))
        (PORT datac (1714:1714:1714) (1772:1772:1772))
        (PORT datad (1266:1266:1266) (1353:1353:1353))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1760:1760:1760) (1829:1829:1829))
        (PORT datab (2157:2157:2157) (2161:2161:2161))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2180:2180:2180) (2237:2237:2237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1816:1816:1816))
        (PORT datab (2073:2073:2073) (2095:2095:2095))
        (PORT datac (805:805:805) (858:858:858))
        (PORT datad (426:426:426) (477:477:477))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1128:1128:1128))
        (PORT datab (800:800:800) (822:822:822))
        (PORT datac (402:402:402) (408:408:408))
        (PORT datad (1098:1098:1098) (1151:1151:1151))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (900:900:900))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1041:1041:1041) (1072:1072:1072))
        (PORT datad (1065:1065:1065) (1087:1087:1087))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1047:1047:1047) (1092:1092:1092))
        (PORT datad (776:776:776) (780:780:780))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1632:1632:1632))
        (PORT datab (1487:1487:1487) (1541:1541:1541))
        (PORT datac (740:740:740) (722:722:722))
        (PORT datad (2129:2129:2129) (2079:2079:2079))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2097:2097:2097))
        (PORT datab (1489:1489:1489) (1544:1544:1544))
        (PORT datac (623:623:623) (596:596:596))
        (PORT datad (1771:1771:1771) (1817:1817:1817))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1686:1686:1686) (1646:1646:1646))
        (PORT datac (294:294:294) (383:383:383))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (218:218:218) (260:260:260))
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1154:1154:1154))
        (PORT datab (1035:1035:1035) (1069:1069:1069))
        (PORT datac (1045:1045:1045) (1063:1063:1063))
        (PORT datad (1236:1236:1236) (1247:1247:1247))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (821:821:821))
        (PORT datab (835:835:835) (882:882:882))
        (PORT datac (1198:1198:1198) (1207:1207:1207))
        (PORT datad (998:998:998) (1024:1024:1024))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1080:1080:1080))
        (PORT datab (1126:1126:1126) (1149:1149:1149))
        (PORT datac (282:282:282) (368:368:368))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (738:738:738) (775:775:775))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (976:976:976))
        (PORT datab (768:768:768) (772:772:772))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1044:1044:1044))
        (PORT datab (1100:1100:1100) (1129:1129:1129))
        (PORT datac (678:678:678) (714:714:714))
        (PORT datad (1005:1005:1005) (1036:1036:1036))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1017:1017:1017) (1051:1051:1051))
        (PORT datad (969:969:969) (956:956:956))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (655:655:655))
        (PORT datab (1067:1067:1067) (1096:1096:1096))
        (PORT datac (1303:1303:1303) (1306:1306:1306))
        (PORT datad (873:873:873) (922:922:922))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (743:743:743))
        (PORT datab (324:324:324) (398:398:398))
        (PORT datac (457:457:457) (487:487:487))
        (PORT datad (977:977:977) (977:977:977))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (491:491:491))
        (PORT datab (327:327:327) (401:401:401))
        (PORT datac (1114:1114:1114) (1174:1174:1174))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (520:520:520))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2236:2236:2236))
        (PORT datab (2069:2069:2069) (2100:2100:2100))
        (PORT datac (1406:1406:1406) (1460:1460:1460))
        (PORT datad (1314:1314:1314) (1276:1276:1276))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3507:3507:3507) (3345:3345:3345))
        (PORT datab (3568:3568:3568) (3602:3602:3602))
        (PORT datac (2021:2021:2021) (2060:2060:2060))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT asdata (1986:1986:1986) (1965:1965:1965))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (857:857:857))
        (PORT datab (342:342:342) (442:442:442))
        (PORT datac (1130:1130:1130) (1171:1171:1171))
        (PORT datad (524:524:524) (590:590:590))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (905:905:905))
        (PORT datab (1088:1088:1088) (1084:1084:1084))
        (PORT datac (461:461:461) (526:526:526))
        (PORT datad (756:756:756) (758:758:758))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (865:865:865))
        (PORT datab (1083:1083:1083) (1105:1105:1105))
        (PORT datac (864:864:864) (924:924:924))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (560:560:560))
        (PORT datab (1160:1160:1160) (1216:1216:1216))
        (PORT datad (1263:1263:1263) (1323:1323:1323))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1080:1080:1080))
        (PORT datab (3110:3110:3110) (3292:3292:3292))
        (PORT datac (1289:1289:1289) (1264:1264:1264))
        (PORT datad (2842:2842:2842) (2823:2823:2823))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1624:1624:1624))
        (PORT datab (3108:3108:3108) (3289:3289:3289))
        (PORT datac (1050:1050:1050) (1033:1033:1033))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2415:2415:2415))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3075:3075:3075) (2953:2953:2953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5537:5537:5537) (5387:5387:5387))
        (PORT datad (431:431:431) (485:485:485))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1760:1760:1760) (1779:1779:1779))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (452:452:452))
        (PORT datab (753:753:753) (799:799:799))
        (PORT datac (2082:2082:2082) (2121:2121:2121))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1562:1562:1562))
        (PORT datab (489:489:489) (532:532:532))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (1739:1739:1739) (1761:1761:1761))
        (PORT clrn (1789:1789:1789) (1793:1793:1793))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (1160:1160:1160) (1185:1185:1185))
        (PORT clrn (1789:1789:1789) (1793:1793:1793))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1040:1040:1040))
        (PORT datab (887:887:887) (964:964:964))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1997:1997:1997))
        (PORT datab (814:814:814) (869:869:869))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1784:1784:1784) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1281:1281:1281))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (785:785:785) (831:831:831))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2418:2418:2418) (2413:2413:2413))
        (PORT ena (1757:1757:1757) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (5001:5001:5001) (4838:4838:4838))
        (PORT datad (1136:1136:1136) (1180:1180:1180))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2394:2394:2394) (2382:2382:2382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1136:1136:1136) (1175:1175:1175))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1683:1683:1683))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1318:1318:1318))
        (PORT datab (1054:1054:1054) (1048:1048:1048))
        (PORT datac (1705:1705:1705) (1781:1781:1781))
        (PORT datad (1898:1898:1898) (1885:1885:1885))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (303:303:303))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1452:1452:1452) (1472:1472:1472))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1465:1465:1465))
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (846:846:846))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1322:1322:1322))
        (PORT datab (1054:1054:1054) (1047:1047:1047))
        (PORT datac (1703:1703:1703) (1780:1780:1780))
        (PORT datad (1897:1897:1897) (1884:1884:1884))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (294:294:294))
        (PORT datac (1297:1297:1297) (1298:1298:1298))
        (PORT datad (1454:1454:1454) (1474:1474:1474))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (825:825:825) (833:833:833))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (858:858:858))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1029:1029:1029) (1018:1018:1018))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (534:534:534))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1002:1002:1002) (985:985:985))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (535:535:535))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1008:1008:1008) (993:993:993))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (551:551:551))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (839:839:839) (843:843:843))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (781:781:781) (792:792:792))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (577:577:577))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1031:1031:1031) (1012:1012:1012))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (550:550:550))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (819:819:819))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (549:549:549))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1009:1009:1009) (988:988:988))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (545:545:545))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1298:1298:1298) (1269:1269:1269))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (574:574:574))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (779:779:779) (787:787:787))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (537:537:537))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1338:1338:1338) (1288:1288:1288))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (578:578:578))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1034:1034:1034) (1008:1008:1008))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (582:582:582))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (989:989:989) (971:971:971))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (571:571:571))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1018:1018:1018) (999:999:999))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (532:532:532))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (817:817:817))
        (PORT clrn (2149:2149:2149) (2119:2119:2119))
        (PORT sload (2293:2293:2293) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (578:578:578))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (816:816:816) (821:821:821))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (584:584:584))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1017:1017:1017) (999:999:999))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (536:536:536))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1000:1000:1000) (978:978:978))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (550:550:550))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1038:1038:1038) (1008:1008:1008))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (552:552:552))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (820:820:820))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (567:567:567))
        (PORT datab (690:690:690) (728:728:728))
        (PORT datac (505:505:505) (552:552:552))
        (PORT datad (473:473:473) (519:519:519))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (594:594:594))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (780:780:780) (791:791:791))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (576:576:576))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (816:816:816) (821:821:821))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (558:558:558))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (819:819:819))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (561:561:561))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1059:1059:1059) (1034:1034:1034))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (805:805:805))
        (PORT datab (543:543:543) (586:586:586))
        (PORT datac (470:470:470) (523:523:523))
        (PORT datad (469:469:469) (516:516:516))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (550:550:550))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1006:1006:1006) (986:986:986))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (575:575:575))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (778:778:778) (787:787:787))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (546:546:546))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1002:1002:1002) (982:982:982))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (579:579:579))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1020:1020:1020) (1001:1001:1001))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (994:994:994) (975:975:975))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (572:572:572))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1029:1029:1029) (1016:1016:1016))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (499:499:499))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (999:999:999) (979:979:979))
        (PORT clrn (2144:2144:2144) (2114:2114:2114))
        (PORT sload (2031:2031:2031) (2067:2067:2067))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1054:1054:1054))
        (PORT datab (542:542:542) (587:587:587))
        (PORT datac (470:470:470) (526:526:526))
        (PORT datad (497:497:497) (543:543:543))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (750:750:750))
        (PORT datab (501:501:501) (560:560:560))
        (PORT datac (504:504:504) (554:554:554))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (750:750:750))
        (PORT datab (546:546:546) (592:592:592))
        (PORT datac (469:469:469) (526:526:526))
        (PORT datad (499:499:499) (545:545:545))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1085:1085:1085))
        (PORT datab (545:545:545) (588:588:588))
        (PORT datac (696:696:696) (720:720:720))
        (PORT datad (795:795:795) (839:839:839))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (803:803:803))
        (PORT datab (782:782:782) (819:819:819))
        (PORT datac (717:717:717) (752:752:752))
        (PORT datad (791:791:791) (827:827:827))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (877:877:877))
        (PORT datab (813:813:813) (859:859:859))
        (PORT datac (817:817:817) (865:865:865))
        (PORT datad (815:815:815) (843:843:843))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (769:769:769))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (957:957:957) (926:926:926))
        (PORT datad (701:701:701) (702:702:702))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (306:306:306))
        (PORT datab (1337:1337:1337) (1339:1339:1339))
        (PORT datac (937:937:937) (929:929:929))
        (PORT datad (1455:1455:1455) (1475:1475:1475))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|data_out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (973:973:973))
        (PORT datab (251:251:251) (295:295:295))
        (PORT datac (1295:1295:1295) (1296:1296:1296))
        (PORT datad (1454:1454:1454) (1473:1473:1473))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1381:1381:1381) (1389:1389:1389))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1677:1677:1677) (1674:1674:1674))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1788:1788:1788) (1798:1798:1798))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1291:1291:1291) (1279:1279:1279))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1724:1724:1724) (1727:1727:1727))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT asdata (2006:2006:2006) (1978:1978:1978))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1035:1035:1035) (1066:1066:1066))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1375:1375:1375) (1392:1392:1392))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2419:2419:2419) (2487:2487:2487))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1613:1613:1613) (1596:1596:1596))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1759:1759:1759) (1755:1755:1755))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1644:1644:1644) (1622:1622:1622))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT asdata (7053:7053:7053) (7049:7049:7049))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1053:1053:1053) (1068:1068:1068))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1681:1681:1681))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1659:1659:1659) (1655:1655:1655))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1311:1311:1311))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1336:1336:1336) (1342:1342:1342))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1332:1332:1332) (1353:1353:1353))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1682:1682:1682))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1659:1659:1659))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1876:1876:1876))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1342:1342:1342))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1320:1320:1320) (1326:1326:1326))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1348:1348:1348))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (1308:1308:1308) (1327:1327:1327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1588:1588:1588) (1559:1559:1559))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (1276:1276:1276) (1274:1274:1274))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (858:858:858))
        (PORT d[1] (836:836:836) (858:858:858))
        (PORT d[2] (802:802:802) (833:833:833))
        (PORT d[3] (824:824:824) (856:856:856))
        (PORT d[4] (820:820:820) (852:852:852))
        (PORT d[5] (844:844:844) (881:881:881))
        (PORT d[6] (822:822:822) (850:850:850))
        (PORT d[7] (836:836:836) (876:876:876))
        (PORT d[8] (825:825:825) (861:861:861))
        (PORT d[9] (835:835:835) (872:872:872))
        (PORT d[10] (817:817:817) (854:854:854))
        (PORT d[11] (802:802:802) (843:843:843))
        (PORT d[12] (800:800:800) (837:837:837))
        (PORT d[13] (795:795:795) (829:829:829))
        (PORT d[14] (824:824:824) (853:853:853))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1193:1193:1193))
        (PORT d[1] (1188:1188:1188) (1218:1218:1218))
        (PORT d[2] (1486:1486:1486) (1513:1513:1513))
        (PORT d[3] (1461:1461:1461) (1481:1481:1481))
        (PORT d[4] (1486:1486:1486) (1494:1494:1494))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1486:1486:1486))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT d[0] (2220:2220:2220) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1104:1104:1104))
        (PORT d[1] (1406:1406:1406) (1387:1387:1387))
        (PORT d[2] (1080:1080:1080) (1067:1067:1067))
        (PORT d[3] (1098:1098:1098) (1083:1083:1083))
        (PORT d[4] (1122:1122:1122) (1109:1109:1109))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT ena (2191:2191:2191) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (2191:2191:2191) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1212:1212:1212))
        (PORT datab (753:753:753) (789:789:789))
        (PORT datad (527:527:527) (593:593:593))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1927:1927:1927))
        (PORT datab (752:752:752) (788:788:788))
        (PORT datad (624:624:624) (599:599:599))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1658:1658:1658) (1604:1604:1604))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1097:1097:1097) (1133:1133:1133))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1026:1026:1026) (1043:1043:1043))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (419:419:419) (467:467:467))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1718:1718:1718) (1681:1681:1681))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1773:1773:1773) (1739:1739:1739))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1107:1107:1107) (1128:1128:1128))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1720:1720:1720) (1694:1694:1694))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1070:1070:1070) (1111:1111:1111))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1707:1707:1707) (1683:1683:1683))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1077:1077:1077) (1106:1106:1106))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1706:1706:1706) (1677:1677:1677))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (869:869:869) (917:917:917))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1669:1669:1669) (1650:1650:1650))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (837:837:837) (893:893:893))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1675:1675:1675) (1646:1646:1646))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (869:869:869) (918:918:918))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1692:1692:1692) (1665:1665:1665))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (868:868:868) (917:917:917))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1652:1652:1652) (1600:1600:1600))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1084:1084:1084) (1114:1114:1114))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1724:1724:1724) (1681:1681:1681))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1107:1107:1107) (1131:1131:1131))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1355:1355:1355) (1343:1343:1343))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (832:832:832) (888:888:888))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1674:1674:1674) (1633:1633:1633))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1864:1864:1864) (1886:1886:1886))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1925:1925:1925) (1854:1854:1854))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1664:1664:1664) (1666:1666:1666))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1689:1689:1689) (1641:1641:1641))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sclr (1607:1607:1607) (1606:1606:1606))
        (PORT sload (2219:2219:2219) (2271:2271:2271))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1081:1081:1081) (1108:1108:1108))
        (PORT sclr (4741:4741:4741) (5160:5160:5160))
        (PORT sload (1752:1752:1752) (1835:1835:1835))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (899:899:899))
        (PORT datab (1119:1119:1119) (1229:1229:1229))
        (PORT datac (1099:1099:1099) (1198:1198:1198))
        (PORT datad (314:314:314) (402:402:402))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1215:1215:1215) (1245:1245:1245))
        (PORT datad (1132:1132:1132) (1170:1170:1170))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (855:855:855))
        (PORT datab (1280:1280:1280) (1302:1302:1302))
        (PORT datac (2247:2247:2247) (2272:2272:2272))
        (PORT datad (680:680:680) (680:680:680))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1229:1229:1229))
        (PORT datac (1099:1099:1099) (1198:1198:1198))
        (PORT datad (253:253:253) (285:285:285))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3092:3092:3092))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6955:6955:6955) (7070:7070:7070))
        (PORT d[1] (3244:3244:3244) (3206:3206:3206))
        (PORT d[2] (3369:3369:3369) (3406:3406:3406))
        (PORT d[3] (2298:2298:2298) (2284:2284:2284))
        (PORT d[4] (3387:3387:3387) (3343:3343:3343))
        (PORT d[5] (2432:2432:2432) (2430:2430:2430))
        (PORT d[6] (3055:3055:3055) (3020:3020:3020))
        (PORT d[7] (3961:3961:3961) (4027:4027:4027))
        (PORT d[8] (3046:3046:3046) (3223:3223:3223))
        (PORT d[9] (2437:2437:2437) (2424:2424:2424))
        (PORT d[10] (3109:3109:3109) (3089:3089:3089))
        (PORT d[11] (3068:3068:3068) (3036:3036:3036))
        (PORT d[12] (5822:5822:5822) (5842:5842:5842))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6561:6561:6561) (6604:6604:6604))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3449:3449:3449))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (6462:6462:6462) (6601:6601:6601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1925:1925:1925))
        (PORT clk (2465:2465:2465) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6261:6261:6261))
        (PORT d[1] (7141:7141:7141) (7296:7296:7296))
        (PORT d[2] (4304:4304:4304) (4455:4455:4455))
        (PORT d[3] (7829:7829:7829) (8064:8064:8064))
        (PORT d[4] (4106:4106:4106) (4128:4128:4128))
        (PORT d[5] (6918:6918:6918) (7091:7091:7091))
        (PORT d[6] (5522:5522:5522) (5655:5655:5655))
        (PORT d[7] (6324:6324:6324) (6534:6534:6534))
        (PORT d[8] (2785:2785:2785) (2884:2884:2884))
        (PORT d[9] (2913:2913:2913) (2910:2910:2910))
        (PORT d[10] (5831:5831:5831) (5993:5993:5993))
        (PORT d[11] (3700:3700:3700) (3830:3830:3830))
        (PORT d[12] (2632:2632:2632) (2633:2633:2633))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4324:4324:4324))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (PORT d[0] (4037:4037:4037) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (897:897:897))
        (PORT datab (1127:1127:1127) (1238:1238:1238))
        (PORT datac (1108:1108:1108) (1208:1208:1208))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1217:1217:1217) (1248:1248:1248))
        (PORT datad (1134:1134:1134) (1172:1172:1172))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (853:853:853))
        (PORT datab (1280:1280:1280) (1302:1302:1302))
        (PORT datac (2923:2923:2923) (2983:2983:2983))
        (PORT datad (677:677:677) (677:677:677))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1231:1231:1231))
        (PORT datac (1102:1102:1102) (1201:1201:1201))
        (PORT datad (252:252:252) (284:284:284))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2918:2918:2918))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (6067:6067:6067))
        (PORT d[1] (3180:3180:3180) (3270:3270:3270))
        (PORT d[2] (3559:3559:3559) (3638:3638:3638))
        (PORT d[3] (3887:3887:3887) (3851:3851:3851))
        (PORT d[4] (5641:5641:5641) (5738:5738:5738))
        (PORT d[5] (3586:3586:3586) (3618:3618:3618))
        (PORT d[6] (3820:3820:3820) (3771:3771:3771))
        (PORT d[7] (2959:2959:2959) (3043:3043:3043))
        (PORT d[8] (3393:3393:3393) (3572:3572:3572))
        (PORT d[9] (3582:3582:3582) (3547:3547:3547))
        (PORT d[10] (4375:4375:4375) (4348:4348:4348))
        (PORT d[11] (8102:8102:8102) (8165:8165:8165))
        (PORT d[12] (4779:4779:4779) (4820:4820:4820))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6055:6055:6055) (6015:6015:6015))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4309:4309:4309))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (4765:4765:4765) (4610:4610:4610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3312:3312:3312))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4807:4807:4807))
        (PORT d[1] (5361:5361:5361) (5485:5485:5485))
        (PORT d[2] (3603:3603:3603) (3756:3756:3756))
        (PORT d[3] (6812:6812:6812) (7075:7075:7075))
        (PORT d[4] (5229:5229:5229) (5275:5275:5275))
        (PORT d[5] (6461:6461:6461) (6563:6563:6563))
        (PORT d[6] (4374:4374:4374) (4507:4507:4507))
        (PORT d[7] (5502:5502:5502) (5668:5668:5668))
        (PORT d[8] (3504:3504:3504) (3580:3580:3580))
        (PORT d[9] (4371:4371:4371) (4325:4325:4325))
        (PORT d[10] (3653:3653:3653) (3750:3750:3750))
        (PORT d[11] (3986:3986:3986) (4114:4114:4114))
        (PORT d[12] (5022:5022:5022) (5192:5192:5192))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5546:5546:5546))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (3967:3967:3967) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (503:503:503) (549:549:549))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (897:897:897))
        (PORT datab (1126:1126:1126) (1237:1237:1237))
        (PORT datac (1107:1107:1107) (1207:1207:1207))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1249:1249:1249))
        (PORT datad (1134:1134:1134) (1172:1172:1172))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3329:3329:3329) (3410:3410:3410))
        (PORT datab (1046:1046:1046) (1056:1056:1056))
        (PORT datac (1282:1282:1282) (1282:1282:1282))
        (PORT datad (680:680:680) (679:679:679))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1125:1125:1125) (1236:1236:1236))
        (PORT datac (1106:1106:1106) (1206:1206:1206))
        (PORT datad (250:250:250) (282:282:282))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3154:3154:3154))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7304:7304:7304) (7414:7414:7414))
        (PORT d[1] (2274:2274:2274) (2245:2245:2245))
        (PORT d[2] (3083:3083:3083) (3128:3128:3128))
        (PORT d[3] (1963:1963:1963) (1953:1953:1953))
        (PORT d[4] (2147:2147:2147) (2131:2131:2131))
        (PORT d[5] (2089:2089:2089) (2090:2090:2090))
        (PORT d[6] (3361:3361:3361) (3321:3321:3321))
        (PORT d[7] (4304:4304:4304) (4360:4360:4360))
        (PORT d[8] (3376:3376:3376) (3546:3546:3546))
        (PORT d[9] (2095:2095:2095) (2086:2086:2086))
        (PORT d[10] (2731:2731:2731) (2701:2701:2701))
        (PORT d[11] (2354:2354:2354) (2327:2327:2327))
        (PORT d[12] (6425:6425:6425) (6435:6435:6435))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2868:2868:2868))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3458:3458:3458))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (3177:3177:3177) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1218:1218:1218))
        (PORT clk (2492:2492:2492) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6429:6429:6429) (6569:6569:6569))
        (PORT d[1] (2700:2700:2700) (2697:2697:2697))
        (PORT d[2] (4676:4676:4676) (4823:4823:4823))
        (PORT d[3] (8179:8179:8179) (8402:8402:8402))
        (PORT d[4] (4447:4447:4447) (4460:4460:4460))
        (PORT d[5] (7253:7253:7253) (7424:7424:7424))
        (PORT d[6] (2992:2992:2992) (2985:2985:2985))
        (PORT d[7] (6738:6738:6738) (6949:6949:6949))
        (PORT d[8] (2337:2337:2337) (2359:2359:2359))
        (PORT d[9] (2565:2565:2565) (2561:2561:2561))
        (PORT d[10] (6177:6177:6177) (6337:6337:6337))
        (PORT d[11] (3464:3464:3464) (3500:3500:3500))
        (PORT d[12] (2279:2279:2279) (2281:2281:2281))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2731:2731:2731))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (PORT d[0] (4177:4177:4177) (4178:4178:4178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2583:2583:2583) (2585:2585:2585))
        (PORT datab (2339:2339:2339) (2331:2331:2331))
        (PORT datac (1936:1936:1936) (1968:1968:1968))
        (PORT datad (748:748:748) (742:742:742))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (899:899:899))
        (PORT datab (1120:1120:1120) (1231:1231:1231))
        (PORT datac (1101:1101:1101) (1200:1200:1200))
        (PORT datad (315:315:315) (403:403:403))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (378:378:378))
        (PORT datad (306:306:306) (379:379:379))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (856:856:856))
        (PORT datab (2038:2038:2038) (1985:1985:1985))
        (PORT datac (1282:1282:1282) (1282:1282:1282))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1233:1233:1233))
        (PORT datac (1103:1103:1103) (1202:1202:1202))
        (PORT datad (251:251:251) (284:284:284))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3108:3108:3108))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7284:7284:7284) (7393:7393:7393))
        (PORT d[1] (3011:3011:3011) (2984:2984:2984))
        (PORT d[2] (3394:3394:3394) (3432:3432:3432))
        (PORT d[3] (2943:2943:2943) (2908:2908:2908))
        (PORT d[4] (2432:2432:2432) (2424:2424:2424))
        (PORT d[5] (2433:2433:2433) (2425:2425:2425))
        (PORT d[6] (3030:3030:3030) (2992:2992:2992))
        (PORT d[7] (3937:3937:3937) (3999:3999:3999))
        (PORT d[8] (3053:3053:3053) (3231:3231:3231))
        (PORT d[9] (2461:2461:2461) (2439:2439:2439))
        (PORT d[10] (2811:2811:2811) (2797:2797:2797))
        (PORT d[11] (2688:2688:2688) (2657:2657:2657))
        (PORT d[12] (6071:6071:6071) (6086:6086:6086))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2703:2703:2703))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3460:3460:3460))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (2891:2891:2891) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1617:1617:1617))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6081:6081:6081) (6229:6229:6229))
        (PORT d[1] (6079:6079:6079) (6281:6281:6281))
        (PORT d[2] (4305:4305:4305) (4456:4456:4456))
        (PORT d[3] (7785:7785:7785) (8010:8010:8010))
        (PORT d[4] (4087:4087:4087) (4107:4107:4107))
        (PORT d[5] (6895:6895:6895) (7071:7071:7071))
        (PORT d[6] (3739:3739:3739) (3860:3860:3860))
        (PORT d[7] (6343:6343:6343) (6558:6558:6558))
        (PORT d[8] (4761:4761:4761) (4819:4819:4819))
        (PORT d[9] (2885:2885:2885) (2877:2877:2877))
        (PORT d[10] (5843:5843:5843) (6006:6006:6006))
        (PORT d[11] (3655:3655:3655) (3779:3779:3779))
        (PORT d[12] (2620:2620:2620) (2618:2618:2618))
        (PORT clk (2468:2468:2468) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2468:2468:2468))
        (PORT clk (2468:2468:2468) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (PORT d[0] (3714:3714:3714) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2583:2583:2583))
        (PORT datab (1142:1142:1142) (1126:1126:1126))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1256:1256:1256) (1226:1226:1226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (808:808:808))
        (PORT datab (1007:1007:1007) (1029:1029:1029))
        (PORT datac (472:472:472) (532:532:532))
        (PORT datad (408:408:408) (416:416:416))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2753:2753:2753))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4296:4296:4296))
        (PORT d[1] (4228:4228:4228) (4192:4192:4192))
        (PORT d[2] (5398:5398:5398) (5621:5621:5621))
        (PORT d[3] (5649:5649:5649) (5782:5782:5782))
        (PORT d[4] (4656:4656:4656) (4773:4773:4773))
        (PORT d[5] (4899:4899:4899) (4858:4858:4858))
        (PORT d[6] (5528:5528:5528) (5648:5648:5648))
        (PORT d[7] (5632:5632:5632) (5695:5695:5695))
        (PORT d[8] (7527:7527:7527) (7505:7505:7505))
        (PORT d[9] (5417:5417:5417) (5475:5475:5475))
        (PORT d[10] (6953:6953:6953) (6860:6860:6860))
        (PORT d[11] (8896:8896:8896) (8998:8998:8998))
        (PORT d[12] (6262:6262:6262) (6415:6415:6415))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5368:5368:5368))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6655:6655:6655))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (5953:5953:5953) (6201:6201:6201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1652:1652:1652))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5824:5824:5824) (5977:5977:5977))
        (PORT d[1] (5248:5248:5248) (5229:5229:5229))
        (PORT d[2] (5125:5125:5125) (5157:5157:5157))
        (PORT d[3] (5551:5551:5551) (5658:5658:5658))
        (PORT d[4] (5184:5184:5184) (5145:5145:5145))
        (PORT d[5] (6091:6091:6091) (6168:6168:6168))
        (PORT d[6] (4306:4306:4306) (4393:4393:4393))
        (PORT d[7] (6080:6080:6080) (6225:6225:6225))
        (PORT d[8] (3079:3079:3079) (3257:3257:3257))
        (PORT d[9] (4885:4885:4885) (4903:4903:4903))
        (PORT d[10] (4781:4781:4781) (4910:4910:4910))
        (PORT d[11] (5151:5151:5151) (5138:5138:5138))
        (PORT d[12] (3017:3017:3017) (3166:3166:3166))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (6368:6368:6368))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (5523:5523:5523) (5442:5442:5442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3242:3242:3242))
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3756:3756:3756))
        (PORT d[1] (3619:3619:3619) (3590:3590:3590))
        (PORT d[2] (4783:4783:4783) (5037:5037:5037))
        (PORT d[3] (5645:5645:5645) (5708:5708:5708))
        (PORT d[4] (3495:3495:3495) (3489:3489:3489))
        (PORT d[5] (3389:3389:3389) (3380:3380:3380))
        (PORT d[6] (5072:5072:5072) (5165:5165:5165))
        (PORT d[7] (6318:6318:6318) (6417:6417:6417))
        (PORT d[8] (7622:7622:7622) (7624:7624:7624))
        (PORT d[9] (4739:4739:4739) (4810:4810:4810))
        (PORT d[10] (5891:5891:5891) (5794:5794:5794))
        (PORT d[11] (8924:8924:8924) (9039:9039:9039))
        (PORT d[12] (6324:6324:6324) (6476:6476:6476))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3754:3754:3754))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6633:6633:6633) (6825:6825:6825))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (PORT d[0] (6167:6167:6167) (6301:6301:6301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1238:1238:1238))
        (PORT clk (2454:2454:2454) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4956:4956:4956))
        (PORT d[1] (8109:8109:8109) (7995:7995:7995))
        (PORT d[2] (5091:5091:5091) (5243:5243:5243))
        (PORT d[3] (6191:6191:6191) (6268:6268:6268))
        (PORT d[4] (4019:4019:4019) (4008:4008:4008))
        (PORT d[5] (3853:3853:3853) (3834:3834:3834))
        (PORT d[6] (5086:5086:5086) (5216:5216:5216))
        (PORT d[7] (3684:3684:3684) (3682:3682:3682))
        (PORT d[8] (2705:2705:2705) (2879:2879:2879))
        (PORT d[9] (4362:4362:4362) (4304:4304:4304))
        (PORT d[10] (4938:4938:4938) (5051:5051:5051))
        (PORT d[11] (5226:5226:5226) (5179:5179:5179))
        (PORT d[12] (2926:2926:2926) (3062:3062:3062))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5753:5753:5753))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2437:2437:2437))
        (PORT d[0] (3350:3350:3350) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3553:3553:3553))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3708:3708:3708))
        (PORT d[1] (3922:3922:3922) (3884:3884:3884))
        (PORT d[2] (5166:5166:5166) (5416:5416:5416))
        (PORT d[3] (5158:5158:5158) (5231:5231:5231))
        (PORT d[4] (3438:3438:3438) (3421:3421:3421))
        (PORT d[5] (3375:3375:3375) (3363:3363:3363))
        (PORT d[6] (5081:5081:5081) (5175:5175:5175))
        (PORT d[7] (6345:6345:6345) (6445:6445:6445))
        (PORT d[8] (7656:7656:7656) (7661:7661:7661))
        (PORT d[9] (5840:5840:5840) (5911:5911:5911))
        (PORT d[10] (5867:5867:5867) (5767:5767:5767))
        (PORT d[11] (9255:9255:9255) (9367:9367:9367))
        (PORT d[12] (6261:6261:6261) (6411:6411:6411))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4377:4377:4377))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6626:6626:6626) (6818:6818:6818))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (5930:5930:5930) (6114:6114:6114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1217:1217:1217))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6524:6524:6524) (6701:6701:6701))
        (PORT d[1] (8137:8137:8137) (8025:8025:8025))
        (PORT d[2] (5092:5092:5092) (5244:5244:5244))
        (PORT d[3] (3913:3913:3913) (3897:3897:3897))
        (PORT d[4] (3968:3968:3968) (3950:3950:3950))
        (PORT d[5] (3853:3853:3853) (3830:3830:3830))
        (PORT d[6] (5118:5118:5118) (5252:5252:5252))
        (PORT d[7] (4070:4070:4070) (4057:4057:4057))
        (PORT d[8] (3063:3063:3063) (3232:3232:3232))
        (PORT d[9] (4412:4412:4412) (4350:4350:4350))
        (PORT d[10] (5640:5640:5640) (5740:5740:5740))
        (PORT d[11] (4205:4205:4205) (4165:4165:4165))
        (PORT d[12] (4295:4295:4295) (4400:4400:4400))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (3919:3919:3919))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (4368:4368:4368) (4248:4248:4248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3230:3230:3230))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (5520:5520:5520))
        (PORT d[1] (4485:4485:4485) (4407:4407:4407))
        (PORT d[2] (4440:4440:4440) (4439:4439:4439))
        (PORT d[3] (4850:4850:4850) (4919:4919:4919))
        (PORT d[4] (4853:4853:4853) (4873:4873:4873))
        (PORT d[5] (5399:5399:5399) (5265:5265:5265))
        (PORT d[6] (5013:5013:5013) (5043:5043:5043))
        (PORT d[7] (4510:4510:4510) (4436:4436:4436))
        (PORT d[8] (6815:6815:6815) (6773:6773:6773))
        (PORT d[9] (4468:4468:4468) (4389:4389:4389))
        (PORT d[10] (5680:5680:5680) (5558:5558:5558))
        (PORT d[11] (6618:6618:6618) (6574:6574:6574))
        (PORT d[12] (5882:5882:5882) (5983:5983:5983))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4714:4714:4714) (4524:4524:4524))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5629:5629:5629))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (5289:5289:5289) (5087:5087:5087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1509:1509:1509))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5414:5414:5414))
        (PORT d[1] (3380:3380:3380) (3418:3418:3418))
        (PORT d[2] (4431:4431:4431) (4618:4618:4618))
        (PORT d[3] (5141:5141:5141) (5177:5177:5177))
        (PORT d[4] (3473:3473:3473) (3538:3538:3538))
        (PORT d[5] (5780:5780:5780) (5870:5870:5870))
        (PORT d[6] (5131:5131:5131) (5256:5256:5256))
        (PORT d[7] (3547:3547:3547) (3549:3549:3549))
        (PORT d[8] (3082:3082:3082) (3249:3249:3249))
        (PORT d[9] (3804:3804:3804) (3771:3771:3771))
        (PORT d[10] (5452:5452:5452) (5601:5601:5601))
        (PORT d[11] (3375:3375:3375) (3405:3405:3405))
        (PORT d[12] (2910:2910:2910) (3047:3047:3047))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (5682:5682:5682))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (5281:5281:5281) (5423:5423:5423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3815:3815:3815) (3837:3837:3837))
        (PORT datab (1126:1126:1126) (1117:1117:1117))
        (PORT datac (3642:3642:3642) (3655:3655:3655))
        (PORT datad (1493:1493:1493) (1466:1466:1466))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3815:3815:3815) (3836:3836:3836))
        (PORT datab (1491:1491:1491) (1414:1414:1414))
        (PORT datac (1111:1111:1111) (1106:1106:1106))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3168:3168:3168))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4693:4693:4693))
        (PORT d[1] (5252:5252:5252) (5192:5192:5192))
        (PORT d[2] (5048:5048:5048) (5279:5279:5279))
        (PORT d[3] (5932:5932:5932) (6056:6056:6056))
        (PORT d[4] (4669:4669:4669) (4798:4798:4798))
        (PORT d[5] (4832:4832:4832) (4789:4789:4789))
        (PORT d[6] (6380:6380:6380) (6492:6492:6492))
        (PORT d[7] (4958:4958:4958) (5032:5032:5032))
        (PORT d[8] (7141:7141:7141) (7136:7136:7136))
        (PORT d[9] (5052:5052:5052) (5114:5114:5114))
        (PORT d[10] (6267:6267:6267) (6188:6188:6188))
        (PORT d[11] (8139:8139:8139) (8252:8252:8252))
        (PORT d[12] (6608:6608:6608) (6753:6753:6753))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6002:6002:6002) (5799:5799:5799))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6073:6073:6073) (6319:6319:6319))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3670:3670:3670) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1975:1975:1975))
        (PORT clk (2480:2480:2480) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5712:5712:5712) (5872:5872:5872))
        (PORT d[1] (5627:5627:5627) (5606:5606:5606))
        (PORT d[2] (4120:4120:4120) (4178:4178:4178))
        (PORT d[3] (5172:5172:5172) (5274:5274:5274))
        (PORT d[4] (6095:6095:6095) (6069:6069:6069))
        (PORT d[5] (5707:5707:5707) (5784:5784:5784))
        (PORT d[6] (4249:4249:4249) (4334:4334:4334))
        (PORT d[7] (5729:5729:5729) (5871:5871:5871))
        (PORT d[8] (3040:3040:3040) (3215:3215:3215))
        (PORT d[9] (5263:5263:5263) (5280:5280:5280))
        (PORT d[10] (4974:4974:4974) (5097:5097:5097))
        (PORT d[11] (5750:5750:5750) (5720:5720:5720))
        (PORT d[12] (2619:2619:2619) (2764:2764:2764))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5997:5997:5997) (6113:6113:6113))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (PORT d[0] (5578:5578:5578) (5717:5717:5717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2907:2907:2907))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4378:4378:4378))
        (PORT d[1] (4564:4564:4564) (4524:4524:4524))
        (PORT d[2] (5071:5071:5071) (5306:5306:5306))
        (PORT d[3] (5602:5602:5602) (5729:5729:5729))
        (PORT d[4] (4662:4662:4662) (4782:4782:4782))
        (PORT d[5] (4520:4520:4520) (4481:4481:4481))
        (PORT d[6] (5505:5505:5505) (5623:5623:5623))
        (PORT d[7] (4945:4945:4945) (5019:5019:5019))
        (PORT d[8] (7484:7484:7484) (7468:7468:7468))
        (PORT d[9] (5397:5397:5397) (5455:5455:5455))
        (PORT d[10] (6292:6292:6292) (6217:6217:6217))
        (PORT d[11] (8545:8545:8545) (8655:8655:8655))
        (PORT d[12] (6617:6617:6617) (6767:6767:6767))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5070:5070:5070))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6438:6438:6438) (6680:6680:6680))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (5566:5566:5566) (5818:5818:5818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1661:1661:1661))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5767:5767:5767) (5932:5932:5932))
        (PORT d[1] (5243:5243:5243) (5226:5226:5226))
        (PORT d[2] (3799:3799:3799) (3879:3879:3879))
        (PORT d[3] (5236:5236:5236) (5349:5349:5349))
        (PORT d[4] (5233:5233:5233) (5199:5199:5199))
        (PORT d[5] (5706:5706:5706) (5785:5785:5785))
        (PORT d[6] (3928:3928:3928) (4022:4022:4022))
        (PORT d[7] (5727:5727:5727) (5870:5870:5870))
        (PORT d[8] (3058:3058:3058) (3232:3232:3232))
        (PORT d[9] (4905:4905:4905) (4922:4922:4922))
        (PORT d[10] (4375:4375:4375) (4520:4520:4520))
        (PORT d[11] (6145:6145:6145) (6109:6109:6109))
        (PORT d[12] (2676:2676:2676) (2832:2832:2832))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (6004:6004:6004))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (5545:5545:5545) (5466:5466:5466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4451:4451:4451))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5297:5297:5297))
        (PORT d[1] (4824:4824:4824) (4743:4743:4743))
        (PORT d[2] (4714:4714:4714) (4716:4716:4716))
        (PORT d[3] (5153:5153:5153) (5226:5226:5226))
        (PORT d[4] (4852:4852:4852) (4872:4872:4872))
        (PORT d[5] (5398:5398:5398) (5265:5265:5265))
        (PORT d[6] (4987:4987:4987) (5015:5015:5015))
        (PORT d[7] (5025:5025:5025) (4913:4913:4913))
        (PORT d[8] (6814:6814:6814) (6772:6772:6772))
        (PORT d[9] (4749:4749:4749) (4657:4657:4657))
        (PORT d[10] (6010:6010:6010) (5874:5874:5874))
        (PORT d[11] (7260:7260:7260) (7208:7208:7208))
        (PORT d[12] (6205:6205:6205) (6303:6303:6303))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3617:3617:3617))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5657:5657:5657))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (5189:5189:5189) (5352:5352:5352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1941:1941:1941))
        (PORT clk (2456:2456:2456) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (5420:5420:5420))
        (PORT d[1] (3716:3716:3716) (3749:3749:3749))
        (PORT d[2] (4431:4431:4431) (4617:4617:4617))
        (PORT d[3] (5149:5149:5149) (5199:5199:5199))
        (PORT d[4] (4090:4090:4090) (4137:4137:4137))
        (PORT d[5] (5748:5748:5748) (5833:5833:5833))
        (PORT d[6] (4800:4800:4800) (4936:4936:4936))
        (PORT d[7] (3571:3571:3571) (3575:3575:3575))
        (PORT d[8] (3022:3022:3022) (3193:3193:3193))
        (PORT d[9] (4543:4543:4543) (4491:4491:4491))
        (PORT d[10] (4865:4865:4865) (5036:5036:5036))
        (PORT d[11] (3961:3961:3961) (3958:3958:3958))
        (PORT d[12] (2904:2904:2904) (3040:3040:3040))
        (PORT clk (2451:2451:2451) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4533:4533:4533) (4442:4442:4442))
        (PORT clk (2451:2451:2451) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (PORT d[0] (4243:4243:4243) (4275:4275:4275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3819:3819:3819) (3841:3841:3841))
        (PORT datab (1714:1714:1714) (1606:1606:1606))
        (PORT datac (3641:3641:3641) (3654:3654:3654))
        (PORT datad (1828:1828:1828) (1792:1792:1792))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4491:4491:4491))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5255:5255:5255))
        (PORT d[1] (5209:5209:5209) (5121:5121:5121))
        (PORT d[2] (4733:4733:4733) (4738:4738:4738))
        (PORT d[3] (5140:5140:5140) (5202:5202:5202))
        (PORT d[4] (4845:4845:4845) (4865:4865:4865))
        (PORT d[5] (5391:5391:5391) (5257:5257:5257))
        (PORT d[6] (5003:5003:5003) (5031:5031:5031))
        (PORT d[7] (4860:4860:4860) (4782:4782:4782))
        (PORT d[8] (7085:7085:7085) (7041:7041:7041))
        (PORT d[9] (4792:4792:4792) (4702:4702:4702))
        (PORT d[10] (5992:5992:5992) (5854:5854:5854))
        (PORT d[11] (7239:7239:7239) (7190:7190:7190))
        (PORT d[12] (6213:6213:6213) (6311:6311:6311))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5266:5266:5266) (5303:5303:5303))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5484:5484:5484) (5621:5621:5621))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (5575:5575:5575) (5604:5604:5604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1971:1971:1971))
        (PORT clk (2460:2460:2460) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (6011:6011:6011))
        (PORT d[1] (3757:3757:3757) (3794:3794:3794))
        (PORT d[2] (4424:4424:4424) (4611:4611:4611))
        (PORT d[3] (5107:5107:5107) (5154:5154:5154))
        (PORT d[4] (4385:4385:4385) (4419:4419:4419))
        (PORT d[5] (6100:6100:6100) (6179:6179:6179))
        (PORT d[6] (4760:4760:4760) (4891:4891:4891))
        (PORT d[7] (3547:3547:3547) (3553:3553:3553))
        (PORT d[8] (2713:2713:2713) (2883:2883:2883))
        (PORT d[9] (4538:4538:4538) (4486:4486:4486))
        (PORT d[10] (4864:4864:4864) (5035:5035:5035))
        (PORT d[11] (3717:3717:3717) (3744:3744:3744))
        (PORT d[12] (2890:2890:2890) (3025:3025:3025))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4962:4962:4962))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (PORT d[0] (3178:3178:3178) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (1845:1845:1845))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3642:3642:3642) (3655:3655:3655))
        (PORT datad (1751:1751:1751) (1749:1749:1749))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3388:3388:3388))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4101:4101:4101))
        (PORT d[1] (3984:3984:3984) (3960:3960:3960))
        (PORT d[2] (5139:5139:5139) (5388:5388:5388))
        (PORT d[3] (4880:4880:4880) (4969:4969:4969))
        (PORT d[4] (3835:3835:3835) (3830:3830:3830))
        (PORT d[5] (3750:3750:3750) (3741:3741:3741))
        (PORT d[6] (6297:6297:6297) (6499:6499:6499))
        (PORT d[7] (5973:5973:5973) (6077:6077:6077))
        (PORT d[8] (7946:7946:7946) (7932:7932:7932))
        (PORT d[9] (5466:5466:5466) (5533:5533:5533))
        (PORT d[10] (7223:7223:7223) (7082:7082:7082))
        (PORT d[11] (8548:8548:8548) (8665:8665:8665))
        (PORT d[12] (6223:6223:6223) (6370:6370:6370))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4582:4582:4582))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6489:6489:6489))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (5275:5275:5275) (5530:5530:5530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1217:1217:1217))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (6395:6395:6395))
        (PORT d[1] (7740:7740:7740) (7625:7625:7625))
        (PORT d[2] (4713:4713:4713) (4870:4870:4870))
        (PORT d[3] (5837:5837:5837) (5919:5919:5919))
        (PORT d[4] (4353:4353:4353) (4338:4338:4338))
        (PORT d[5] (4146:4146:4146) (4117:4117:4117))
        (PORT d[6] (4723:4723:4723) (4853:4853:4853))
        (PORT d[7] (5820:5820:5820) (6007:6007:6007))
        (PORT d[8] (2717:2717:2717) (2891:2891:2891))
        (PORT d[9] (4167:4167:4167) (4140:4140:4140))
        (PORT d[10] (5001:5001:5001) (5118:5118:5118))
        (PORT d[11] (4876:4876:4876) (4834:4834:4834))
        (PORT d[12] (3593:3593:3593) (3702:3702:3702))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5880:5880:5880) (5970:5970:5970))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2462:2462:2462))
        (PORT d[0] (6588:6588:6588) (6434:6434:6434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3110:3110:3110))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4060:4060:4060))
        (PORT d[1] (4287:4287:4287) (4254:4254:4254))
        (PORT d[2] (5135:5135:5135) (5385:5385:5385))
        (PORT d[3] (5272:5272:5272) (5340:5340:5340))
        (PORT d[4] (3774:3774:3774) (3767:3767:3767))
        (PORT d[5] (3736:3736:3736) (3724:3724:3724))
        (PORT d[6] (6264:6264:6264) (6464:6464:6464))
        (PORT d[7] (6000:6000:6000) (6105:6105:6105))
        (PORT d[8] (8052:8052:8052) (8044:8044:8044))
        (PORT d[9] (5453:5453:5453) (5528:5528:5528))
        (PORT d[10] (7224:7224:7224) (7083:7083:7083))
        (PORT d[11] (8898:8898:8898) (9009:9009:9009))
        (PORT d[12] (5985:5985:5985) (6142:6142:6142))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (4006:4006:4006))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6525:6525:6525))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (6271:6271:6271) (6450:6450:6450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1200:1200:1200))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6201:6201:6201) (6373:6373:6373))
        (PORT d[1] (7768:7768:7768) (7655:7655:7655))
        (PORT d[2] (4696:4696:4696) (4852:4852:4852))
        (PORT d[3] (6170:6170:6170) (6245:6245:6245))
        (PORT d[4] (4352:4352:4352) (4338:4338:4338))
        (PORT d[5] (4142:4142:4142) (4105:4105:4105))
        (PORT d[6] (4730:4730:4730) (4861:4861:4861))
        (PORT d[7] (4042:4042:4042) (4026:4026:4026))
        (PORT d[8] (2730:2730:2730) (2906:2906:2906))
        (PORT d[9] (4166:4166:4166) (4139:4139:4139))
        (PORT d[10] (5282:5282:5282) (5384:5384:5384))
        (PORT d[11] (5177:5177:5177) (5129:5129:5129))
        (PORT d[12] (3600:3600:3600) (3710:3710:3710))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4244:4244:4244))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (PORT d[0] (4701:4701:4701) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3396:3396:3396))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4430:4430:4430))
        (PORT d[1] (4390:4390:4390) (4365:4365:4365))
        (PORT d[2] (5095:5095:5095) (5328:5328:5328))
        (PORT d[3] (4892:4892:4892) (4975:4975:4975))
        (PORT d[4] (4116:4116:4116) (4108:4108:4108))
        (PORT d[5] (4100:4100:4100) (4086:4086:4086))
        (PORT d[6] (5943:5943:5943) (6146:6146:6146))
        (PORT d[7] (5633:5633:5633) (5747:5747:5747))
        (PORT d[8] (7219:7219:7219) (7210:7210:7210))
        (PORT d[9] (5089:5089:5089) (5163:5163:5163))
        (PORT d[10] (6195:6195:6195) (6077:6077:6077))
        (PORT d[11] (8536:8536:8536) (8651:8651:8651))
        (PORT d[12] (6006:6006:6006) (6160:6160:6160))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4721:4721:4721))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5808:5808:5808))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (4251:4251:4251) (4185:4185:4185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1508:1508:1508))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5643:5643:5643))
        (PORT d[1] (7080:7080:7080) (6980:6980:6980))
        (PORT d[2] (3930:3930:3930) (4088:4088:4088))
        (PORT d[3] (5157:5157:5157) (5261:5261:5261))
        (PORT d[4] (5081:5081:5081) (5059:5059:5059))
        (PORT d[5] (4800:4800:4800) (4759:4759:4759))
        (PORT d[6] (4772:4772:4772) (4898:4898:4898))
        (PORT d[7] (5875:5875:5875) (5975:5975:5975))
        (PORT d[8] (3290:3290:3290) (3446:3446:3446))
        (PORT d[9] (4849:4849:4849) (4811:4811:4811))
        (PORT d[10] (4629:4629:4629) (4748:4748:4748))
        (PORT d[11] (4562:4562:4562) (4522:4522:4522))
        (PORT d[12] (2984:2984:2984) (3123:3123:3123))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (6579:6579:6579))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (5893:5893:5893) (6015:6015:6015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3820:3820:3820) (3842:3842:3842))
        (PORT datab (1096:1096:1096) (1083:1083:1083))
        (PORT datac (3641:3641:3641) (3654:3654:3654))
        (PORT datad (1385:1385:1385) (1376:1376:1376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3805:3805:3805))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5240:5240:5240))
        (PORT d[1] (4847:4847:4847) (4769:4769:4769))
        (PORT d[2] (4788:4788:4788) (4779:4779:4779))
        (PORT d[3] (4877:4877:4877) (4967:4967:4967))
        (PORT d[4] (4501:4501:4501) (4527:4527:4527))
        (PORT d[5] (5185:5185:5185) (5076:5076:5076))
        (PORT d[6] (4622:4622:4622) (4655:4655:4655))
        (PORT d[7] (4869:4869:4869) (4790:4790:4790))
        (PORT d[8] (6483:6483:6483) (6444:6444:6444))
        (PORT d[9] (4799:4799:4799) (4709:4709:4709))
        (PORT d[10] (5999:5999:5999) (5862:5862:5862))
        (PORT d[11] (6923:6923:6923) (6871:6871:6871))
        (PORT d[12] (5858:5858:5858) (5959:5959:5959))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5336:5336:5336))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5290:5290:5290))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (5255:5255:5255) (5296:5296:5296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2215:2215:2215))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5672:5672:5672))
        (PORT d[1] (3791:3791:3791) (3830:3830:3830))
        (PORT d[2] (4046:4046:4046) (4236:4236:4236))
        (PORT d[3] (5060:5060:5060) (5097:5097:5097))
        (PORT d[4] (3781:3781:3781) (3836:3836:3836))
        (PORT d[5] (5380:5380:5380) (5469:5469:5469))
        (PORT d[6] (4407:4407:4407) (4539:4539:4539))
        (PORT d[7] (5813:5813:5813) (5987:5987:5987))
        (PORT d[8] (2722:2722:2722) (2893:2893:2893))
        (PORT d[9] (4231:4231:4231) (4179:4179:4179))
        (PORT d[10] (4423:4423:4423) (4602:4602:4602))
        (PORT d[11] (4031:4031:4031) (4052:4052:4052))
        (PORT d[12] (2876:2876:2876) (3006:3006:3006))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4953:4953:4953))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (2911:2911:2911) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1064:1064:1064))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3780:3780:3780) (3792:3792:3792))
        (PORT datad (1767:1767:1767) (1800:1800:1800))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3598:3598:3598))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (7072:7072:7072))
        (PORT d[1] (2942:2942:2942) (2913:2913:2913))
        (PORT d[2] (3084:3084:3084) (3167:3167:3167))
        (PORT d[3] (2310:2310:2310) (2298:2298:2298))
        (PORT d[4] (2477:2477:2477) (2473:2473:2473))
        (PORT d[5] (2455:2455:2455) (2450:2450:2450))
        (PORT d[6] (3010:3010:3010) (2970:2970:2970))
        (PORT d[7] (2048:2048:2048) (2088:2088:2088))
        (PORT d[8] (3033:3033:3033) (3208:3208:3208))
        (PORT d[9] (2472:2472:2472) (2459:2459:2459))
        (PORT d[10] (5083:5083:5083) (5029:5029:5029))
        (PORT d[11] (3044:3044:3044) (3009:3009:3009))
        (PORT d[12] (5821:5821:5821) (5842:5842:5842))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6223:6223:6223) (6273:6273:6273))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3487:3487:3487))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (6792:6792:6792) (6923:6923:6923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1220:1220:1220))
        (PORT clk (2457:2457:2457) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6141:6141:6141) (6289:6289:6289))
        (PORT d[1] (7134:7134:7134) (7287:7287:7287))
        (PORT d[2] (4323:4323:4323) (4475:4475:4475))
        (PORT d[3] (7512:7512:7512) (7749:7749:7749))
        (PORT d[4] (4038:4038:4038) (4054:4054:4054))
        (PORT d[5] (4534:4534:4534) (4540:4540:4540))
        (PORT d[6] (5528:5528:5528) (5660:5660:5660))
        (PORT d[7] (5986:5986:5986) (6201:6201:6201))
        (PORT d[8] (4404:4404:4404) (4470:4470:4470))
        (PORT d[9] (2919:2919:2919) (2911:2911:2911))
        (PORT d[10] (5517:5517:5517) (5687:5687:5687))
        (PORT d[11] (3733:3733:3733) (3865:3865:3865))
        (PORT d[12] (2641:2641:2641) (2643:2643:2643))
        (PORT clk (2452:2452:2452) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4323:4323:4323))
        (PORT clk (2452:2452:2452) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (PORT d[0] (4037:4037:4037) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3397:3397:3397))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6170:6170:6170) (6256:6256:6256))
        (PORT d[1] (3789:3789:3789) (3713:3713:3713))
        (PORT d[2] (3761:3761:3761) (3830:3830:3830))
        (PORT d[3] (4086:4086:4086) (3993:3993:3993))
        (PORT d[4] (3840:3840:3840) (3752:3752:3752))
        (PORT d[5] (5232:5232:5232) (5216:5216:5216))
        (PORT d[6] (4147:4147:4147) (4050:4050:4050))
        (PORT d[7] (3498:3498:3498) (3589:3589:3589))
        (PORT d[8] (3150:3150:3150) (3347:3347:3347))
        (PORT d[9] (3724:3724:3724) (3715:3715:3715))
        (PORT d[10] (4099:4099:4099) (4054:4054:4054))
        (PORT d[11] (7689:7689:7689) (7669:7669:7669))
        (PORT d[12] (5579:5579:5579) (5517:5517:5517))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5456:5456:5456) (5454:5454:5454))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4120:4120:4120))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (3554:3554:3554) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2417:2417:2417))
        (PORT clk (2451:2451:2451) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5701:5701:5701) (5925:5925:5925))
        (PORT d[1] (6731:6731:6731) (6863:6863:6863))
        (PORT d[2] (4387:4387:4387) (4575:4575:4575))
        (PORT d[3] (3235:3235:3235) (3263:3263:3263))
        (PORT d[4] (4744:4744:4744) (4777:4777:4777))
        (PORT d[5] (4236:4236:4236) (4250:4250:4250))
        (PORT d[6] (5370:5370:5370) (5566:5566:5566))
        (PORT d[7] (5876:5876:5876) (6066:6066:6066))
        (PORT d[8] (4294:4294:4294) (4570:4570:4570))
        (PORT d[9] (5664:5664:5664) (5703:5703:5703))
        (PORT d[10] (5318:5318:5318) (5427:5427:5427))
        (PORT d[11] (4015:4015:4015) (4129:4129:4129))
        (PORT d[12] (5467:5467:5467) (5554:5554:5554))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4806:4806:4806))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (PORT d[0] (3719:3719:3719) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3724:3724:3724))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3538:3538:3538))
        (PORT d[1] (3746:3746:3746) (3672:3672:3672))
        (PORT d[2] (3417:3417:3417) (3469:3469:3469))
        (PORT d[3] (4427:4427:4427) (4324:4324:4324))
        (PORT d[4] (4081:4081:4081) (3965:3965:3965))
        (PORT d[5] (5278:5278:5278) (5264:5264:5264))
        (PORT d[6] (4502:4502:4502) (4401:4401:4401))
        (PORT d[7] (3824:3824:3824) (3905:3905:3905))
        (PORT d[8] (3148:3148:3148) (3347:3347:3347))
        (PORT d[9] (4046:4046:4046) (4025:4025:4025))
        (PORT d[10] (3628:3628:3628) (3573:3573:3573))
        (PORT d[11] (6641:6641:6641) (6604:6604:6604))
        (PORT d[12] (5562:5562:5562) (5515:5515:5515))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2344:2344:2344))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3494:3494:3494))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (3570:3570:3570) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1859:1859:1859))
        (PORT clk (2440:2440:2440) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2687:2687:2687))
        (PORT d[1] (7086:7086:7086) (7213:7213:7213))
        (PORT d[2] (5020:5020:5020) (5185:5185:5185))
        (PORT d[3] (2447:2447:2447) (2512:2512:2512))
        (PORT d[4] (5141:5141:5141) (5158:5158:5158))
        (PORT d[5] (4246:4246:4246) (4262:4262:4262))
        (PORT d[6] (5816:5816:5816) (6012:6012:6012))
        (PORT d[7] (6271:6271:6271) (6468:6468:6468))
        (PORT d[8] (4655:4655:4655) (4925:4925:4925))
        (PORT d[9] (5684:5684:5684) (5725:5725:5725))
        (PORT d[10] (5673:5673:5673) (5779:5779:5779))
        (PORT d[11] (4331:4331:4331) (4441:4441:4441))
        (PORT d[12] (5821:5821:5821) (5901:5901:5901))
        (PORT clk (2435:2435:2435) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5882:5882:5882))
        (PORT clk (2435:2435:2435) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2429:2429:2429))
        (PORT d[0] (3566:3566:3566) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3338:3338:3338) (3384:3384:3384))
        (PORT datab (1778:1778:1778) (1757:1757:1757))
        (PORT datac (3105:3105:3105) (3099:3099:3099))
        (PORT datad (1752:1752:1752) (1751:1751:1751))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3734:3734:3734))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3533:3533:3533))
        (PORT d[1] (4070:4070:4070) (3986:3986:3986))
        (PORT d[2] (2768:2768:2768) (2831:2831:2831))
        (PORT d[3] (3788:3788:3788) (3694:3694:3694))
        (PORT d[4] (3806:3806:3806) (3717:3717:3717))
        (PORT d[5] (5245:5245:5245) (5229:5229:5229))
        (PORT d[6] (4450:4450:4450) (4343:4343:4343))
        (PORT d[7] (3817:3817:3817) (3898:3898:3898))
        (PORT d[8] (3106:3106:3106) (3301:3301:3301))
        (PORT d[9] (4364:4364:4364) (4339:4339:4339))
        (PORT d[10] (3635:3635:3635) (3580:3580:3580))
        (PORT d[11] (6619:6619:6619) (6577:6577:6577))
        (PORT d[12] (5574:5574:5574) (5512:5512:5512))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4802:4802:4802))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4087:4087:4087))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (4979:4979:4979) (4785:4785:4785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2715:2715:2715))
        (PORT clk (2445:2445:2445) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5903:5903:5903))
        (PORT d[1] (7093:7093:7093) (7220:7220:7220))
        (PORT d[2] (4363:4363:4363) (4549:4549:4549))
        (PORT d[3] (2737:2737:2737) (2803:2803:2803))
        (PORT d[4] (5081:5081:5081) (5107:5107:5107))
        (PORT d[5] (4235:4235:4235) (4250:4250:4250))
        (PORT d[6] (5394:5394:5394) (5594:5594:5594))
        (PORT d[7] (5908:5908:5908) (6103:6103:6103))
        (PORT d[8] (4648:4648:4648) (4918:4918:4918))
        (PORT d[9] (5646:5646:5646) (5683:5683:5683))
        (PORT d[10] (5352:5352:5352) (5463:5463:5463))
        (PORT d[11] (3695:3695:3695) (3818:3818:3818))
        (PORT d[12] (5773:5773:5773) (5849:5849:5849))
        (PORT clk (2440:2440:2440) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3507:3507:3507))
        (PORT clk (2440:2440:2440) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2427:2427:2427))
        (PORT d[0] (2957:2957:2957) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3339:3339:3339) (3385:3385:3385))
        (PORT datab (1116:1116:1116) (1109:1109:1109))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1487:1487:1487) (1459:1459:1459))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3746:3746:3746))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (7043:7043:7043))
        (PORT d[1] (2960:2960:2960) (2925:2925:2925))
        (PORT d[2] (3985:3985:3985) (4003:4003:4003))
        (PORT d[3] (2949:2949:2949) (2915:2915:2915))
        (PORT d[4] (2751:2751:2751) (2739:2739:2739))
        (PORT d[5] (3067:3067:3067) (3031:3031:3031))
        (PORT d[6] (3001:3001:3001) (2968:2968:2968))
        (PORT d[7] (3583:3583:3583) (3646:3646:3646))
        (PORT d[8] (2799:2799:2799) (2998:2998:2998))
        (PORT d[9] (3032:3032:3032) (2987:2987:2987))
        (PORT d[10] (4760:4760:4760) (4715:4715:4715))
        (PORT d[11] (3410:3410:3410) (3372:3372:3372))
        (PORT d[12] (5802:5802:5802) (5820:5820:5820))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6231:6231:6231) (6280:6280:6280))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3820:3820:3820))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (6510:6510:6510) (6652:6652:6652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (873:873:873))
        (PORT clk (2461:2461:2461) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5750:5750:5750) (5903:5903:5903))
        (PORT d[1] (6780:6780:6780) (6942:6942:6942))
        (PORT d[2] (3927:3927:3927) (4076:4076:4076))
        (PORT d[3] (7440:7440:7440) (7673:7673:7673))
        (PORT d[4] (4704:4704:4704) (4697:4697:4697))
        (PORT d[5] (6552:6552:6552) (6737:6737:6737))
        (PORT d[6] (5209:5209:5209) (5347:5347:5347))
        (PORT d[7] (5982:5982:5982) (6200:6200:6200))
        (PORT d[8] (4149:4149:4149) (4226:4226:4226))
        (PORT d[9] (3563:3563:3563) (3537:3537:3537))
        (PORT d[10] (5503:5503:5503) (5669:5669:5669))
        (PORT d[11] (4043:4043:4043) (4205:4205:4205))
        (PORT d[12] (2964:2964:2964) (2959:2959:2959))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (4006:4006:4006))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2443:2443:2443))
        (PORT d[0] (4397:4397:4397) (4424:4424:4424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3605:3605:3605))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6240:6240:6240) (6377:6377:6377))
        (PORT d[1] (3156:3156:3156) (3243:3243:3243))
        (PORT d[2] (3174:3174:3174) (3273:3273:3273))
        (PORT d[3] (3898:3898:3898) (3863:3863:3863))
        (PORT d[4] (5332:5332:5332) (5457:5457:5457))
        (PORT d[5] (3865:3865:3865) (3886:3886:3886))
        (PORT d[6] (3788:3788:3788) (3735:3735:3735))
        (PORT d[7] (2990:2990:2990) (3077:3077:3077))
        (PORT d[8] (3059:3059:3059) (3240:3240:3240))
        (PORT d[9] (3581:3581:3581) (3546:3546:3546))
        (PORT d[10] (4439:4439:4439) (4450:4450:4450))
        (PORT d[11] (7750:7750:7750) (7784:7784:7784))
        (PORT d[12] (4984:4984:4984) (5014:5014:5014))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (5024:5024:5024))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4836:4836:4836))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (4007:4007:4007) (4114:4114:4114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2216:2216:2216))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4490:4490:4490))
        (PORT d[1] (5301:5301:5301) (5426:5426:5426))
        (PORT d[2] (3597:3597:3597) (3750:3750:3750))
        (PORT d[3] (6784:6784:6784) (7045:7045:7045))
        (PORT d[4] (4881:4881:4881) (4939:4939:4939))
        (PORT d[5] (6791:6791:6791) (6895:6895:6895))
        (PORT d[6] (4684:4684:4684) (4814:4814:4814))
        (PORT d[7] (5849:5849:5849) (6013:6013:6013))
        (PORT d[8] (3435:3435:3435) (3507:3507:3507))
        (PORT d[9] (4341:4341:4341) (4293:4293:4293))
        (PORT d[10] (3965:3965:3965) (4057:4057:4057))
        (PORT d[11] (4678:4678:4678) (4784:4784:4784))
        (PORT d[12] (4998:4998:4998) (5165:5165:5165))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4272:4272:4272))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (PORT d[0] (5483:5483:5483) (5392:5392:5392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4193:4193:4193))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5803:5803:5803) (5919:5919:5919))
        (PORT d[1] (3735:3735:3735) (3702:3702:3702))
        (PORT d[2] (3597:3597:3597) (3609:3609:3609))
        (PORT d[3] (3678:3678:3678) (3641:3641:3641))
        (PORT d[4] (5844:5844:5844) (6064:6064:6064))
        (PORT d[5] (3774:3774:3774) (3730:3730:3730))
        (PORT d[6] (3939:3939:3939) (3866:3866:3866))
        (PORT d[7] (2840:2840:2840) (2902:2902:2902))
        (PORT d[8] (2780:2780:2780) (2976:2976:2976))
        (PORT d[9] (3741:3741:3741) (3688:3688:3688))
        (PORT d[10] (4365:4365:4365) (4318:4318:4318))
        (PORT d[11] (4331:4331:4331) (4258:4258:4258))
        (PORT d[12] (5115:5115:5115) (5140:5140:5140))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5601:5601:5601))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3995:3995:3995))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (4809:4809:4809) (4642:4642:4642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1284:1284:1284))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5593:5593:5593))
        (PORT d[1] (5742:5742:5742) (5902:5902:5902))
        (PORT d[2] (3958:3958:3958) (4104:4104:4104))
        (PORT d[3] (7442:7442:7442) (7685:7685:7685))
        (PORT d[4] (3732:3732:3732) (3752:3752:3752))
        (PORT d[5] (6288:6288:6288) (6472:6472:6472))
        (PORT d[6] (4849:4849:4849) (4984:4984:4984))
        (PORT d[7] (6277:6277:6277) (6470:6470:6470))
        (PORT d[8] (3420:3420:3420) (3500:3500:3500))
        (PORT d[9] (3598:3598:3598) (3582:3582:3582))
        (PORT d[10] (4774:4774:4774) (4942:4942:4942))
        (PORT d[11] (4057:4057:4057) (4217:4217:4217))
        (PORT d[12] (3699:3699:3699) (3705:3705:3705))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3526:3526:3526))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (3418:3418:3418) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4117:4117:4117))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (6045:6045:6045))
        (PORT d[1] (3713:3713:3713) (3675:3675:3675))
        (PORT d[2] (3634:3634:3634) (3657:3657:3657))
        (PORT d[3] (3362:3362:3362) (3318:3318:3318))
        (PORT d[4] (6168:6168:6168) (6367:6367:6367))
        (PORT d[5] (3417:3417:3417) (3378:3378:3378))
        (PORT d[6] (3338:3338:3338) (3300:3300:3300))
        (PORT d[7] (3210:3210:3210) (3272:3272:3272))
        (PORT d[8] (3425:3425:3425) (3609:3609:3609))
        (PORT d[9] (3450:3450:3450) (3408:3408:3408))
        (PORT d[10] (4418:4418:4418) (4378:4378:4378))
        (PORT d[11] (7389:7389:7389) (7429:7429:7429))
        (PORT d[12] (5800:5800:5800) (5821:5821:5821))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2602:2602:2602))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4338:4338:4338))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (3541:3541:3541) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1597:1597:1597))
        (PORT clk (2486:2486:2486) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5563:5563:5563))
        (PORT d[1] (6382:6382:6382) (6543:6543:6543))
        (PORT d[2] (3625:3625:3625) (3762:3762:3762))
        (PORT d[3] (6810:6810:6810) (7072:7072:7072))
        (PORT d[4] (4429:4429:4429) (4429:4429:4429))
        (PORT d[5] (6178:6178:6178) (6350:6350:6350))
        (PORT d[6] (4874:4874:4874) (5013:5013:5013))
        (PORT d[7] (6635:6635:6635) (6826:6826:6826))
        (PORT d[8] (3801:3801:3801) (3883:3883:3883))
        (PORT d[9] (3890:3890:3890) (3866:3866:3866))
        (PORT d[10] (5148:5148:5148) (5314:5314:5314))
        (PORT d[11] (4091:4091:4091) (4257:4257:4257))
        (PORT d[12] (3391:3391:3391) (3401:3401:3401))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (3983:3983:3983))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (PORT d[0] (4603:4603:4603) (4603:4603:4603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3339:3339:3339) (3385:3385:3385))
        (PORT datab (1402:1402:1402) (1404:1404:1404))
        (PORT datac (3108:3108:3108) (3102:3102:3102))
        (PORT datad (1064:1064:1064) (1053:1053:1053))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (1789:1789:1789) (1742:1742:1742))
        (PORT datac (3111:3111:3111) (3105:3105:3105))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3929:3929:3929))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6905:6905:6905) (7022:7022:7022))
        (PORT d[1] (3237:3237:3237) (3332:3332:3332))
        (PORT d[2] (3181:3181:3181) (3277:3277:3277))
        (PORT d[3] (3887:3887:3887) (3845:3845:3845))
        (PORT d[4] (5342:5342:5342) (5463:5463:5463))
        (PORT d[5] (3192:3192:3192) (3222:3222:3222))
        (PORT d[6] (4398:4398:4398) (4325:4325:4325))
        (PORT d[7] (2590:2590:2590) (2680:2680:2680))
        (PORT d[8] (3732:3732:3732) (3900:3900:3900))
        (PORT d[9] (3226:3226:3226) (3195:3195:3195))
        (PORT d[10] (4470:4470:4470) (4488:4488:4488))
        (PORT d[11] (8448:8448:8448) (8477:8477:8477))
        (PORT d[12] (4804:4804:4804) (4846:4846:4846))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6281:6281:6281) (6364:6364:6364))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5574:5574:5574))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (5755:5755:5755) (5848:5848:5848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3000:3000:3000))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5529:5529:5529))
        (PORT d[1] (5260:5260:5260) (5382:5382:5382))
        (PORT d[2] (3645:3645:3645) (3790:3790:3790))
        (PORT d[3] (6790:6790:6790) (7050:7050:7050))
        (PORT d[4] (4527:4527:4527) (4572:4572:4572))
        (PORT d[5] (5796:5796:5796) (5929:5929:5929))
        (PORT d[6] (4457:4457:4457) (4609:4609:4609))
        (PORT d[7] (6202:6202:6202) (6360:6360:6360))
        (PORT d[8] (3483:3483:3483) (3561:3561:3561))
        (PORT d[9] (4766:4766:4766) (4720:4720:4720))
        (PORT d[10] (4646:4646:4646) (4724:4724:4724))
        (PORT d[11] (3601:3601:3601) (3716:3716:3716))
        (PORT d[12] (5683:5683:5683) (5840:5840:5840))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3454:3454:3454))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (3637:3637:3637) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3725:3725:3725))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4223:4223:4223))
        (PORT d[1] (3478:3478:3478) (3517:3517:3517))
        (PORT d[2] (3960:3960:3960) (4088:4088:4088))
        (PORT d[3] (4083:4083:4083) (4032:4032:4032))
        (PORT d[4] (5137:5137:5137) (5338:5338:5338))
        (PORT d[5] (3496:3496:3496) (3518:3518:3518))
        (PORT d[6] (4222:4222:4222) (4140:4140:4140))
        (PORT d[7] (3017:3017:3017) (3144:3144:3144))
        (PORT d[8] (3120:3120:3120) (3311:3311:3311))
        (PORT d[9] (3972:3972:3972) (3917:3917:3917))
        (PORT d[10] (4081:4081:4081) (4107:4107:4107))
        (PORT d[11] (7839:7839:7839) (7918:7918:7918))
        (PORT d[12] (5085:5085:5085) (5159:5159:5159))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6670:6670:6670) (6655:6655:6655))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5539:5539:5539) (5630:5630:5630))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (4846:4846:4846) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2159:2159:2159))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4343:4343:4343))
        (PORT d[1] (5260:5260:5260) (5373:5373:5373))
        (PORT d[2] (3558:3558:3558) (3703:3703:3703))
        (PORT d[3] (6614:6614:6614) (6822:6822:6822))
        (PORT d[4] (4801:4801:4801) (4879:4879:4879))
        (PORT d[5] (6601:6601:6601) (6758:6758:6758))
        (PORT d[6] (4049:4049:4049) (4126:4126:4126))
        (PORT d[7] (5546:5546:5546) (5752:5752:5752))
        (PORT d[8] (3039:3039:3039) (3129:3129:3129))
        (PORT d[9] (5023:5023:5023) (5101:5101:5101))
        (PORT d[10] (4248:4248:4248) (4336:4336:4336))
        (PORT d[11] (3994:3994:3994) (4105:4105:4105))
        (PORT d[12] (4771:4771:4771) (4882:4882:4882))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5328:5328:5328))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (PORT d[0] (4071:4071:4071) (4142:4142:4142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3939:3939:3939))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6312:6312:6312) (6454:6454:6454))
        (PORT d[1] (3245:3245:3245) (3340:3340:3340))
        (PORT d[2] (3171:3171:3171) (3261:3261:3261))
        (PORT d[3] (3547:3547:3547) (3505:3505:3505))
        (PORT d[4] (5013:5013:5013) (5147:5147:5147))
        (PORT d[5] (3232:3232:3232) (3273:3273:3273))
        (PORT d[6] (4009:4009:4009) (3939:3939:3939))
        (PORT d[7] (2607:2607:2607) (2697:2697:2697))
        (PORT d[8] (3731:3731:3731) (3898:3898:3898))
        (PORT d[9] (3561:3561:3561) (3523:3523:3523))
        (PORT d[10] (4139:4139:4139) (4163:4163:4163))
        (PORT d[11] (8054:8054:8054) (8086:8086:8086))
        (PORT d[12] (5330:5330:5330) (5346:5346:5346))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4957:4957:4957) (5034:5034:5034))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5224:5224:5224))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (4371:4371:4371) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2129:2129:2129))
        (PORT clk (2471:2471:2471) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5161:5161:5161))
        (PORT d[1] (5317:5317:5317) (5440:5440:5440))
        (PORT d[2] (3595:3595:3595) (3735:3735:3735))
        (PORT d[3] (6739:6739:6739) (6983:6983:6983))
        (PORT d[4] (4566:4566:4566) (4630:4630:4630))
        (PORT d[5] (6812:6812:6812) (6918:6918:6918))
        (PORT d[6] (4734:4734:4734) (4868:4868:4868))
        (PORT d[7] (5868:5868:5868) (6031:6031:6031))
        (PORT d[8] (3505:3505:3505) (3587:3587:3587))
        (PORT d[9] (4756:4756:4756) (4710:4710:4710))
        (PORT d[10] (4293:4293:4293) (4378:4378:4378))
        (PORT d[11] (4675:4675:4675) (4784:4784:4784))
        (PORT d[12] (5368:5368:5368) (5534:5534:5534))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4578:4578:4578))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (PORT d[0] (5154:5154:5154) (5073:5073:5073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4312:4312:4312))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6284:6284:6284) (6423:6423:6423))
        (PORT d[1] (3266:3266:3266) (3362:3362:3362))
        (PORT d[2] (3174:3174:3174) (3264:3264:3264))
        (PORT d[3] (3921:3921:3921) (3866:3866:3866))
        (PORT d[4] (5314:5314:5314) (5437:5437:5437))
        (PORT d[5] (3534:3534:3534) (3561:3561:3561))
        (PORT d[6] (4126:4126:4126) (4066:4066:4066))
        (PORT d[7] (2582:2582:2582) (2670:2670:2670))
        (PORT d[8] (3399:3399:3399) (3575:3575:3575))
        (PORT d[9] (3561:3561:3561) (3526:3526:3526))
        (PORT d[10] (4428:4428:4428) (4403:4403:4403))
        (PORT d[11] (8103:8103:8103) (8140:8140:8140))
        (PORT d[12] (4793:4793:4793) (4834:4834:4834))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3507:3507:3507))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5213:5213:5213))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (4003:4003:4003) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2392:2392:2392))
        (PORT clk (2477:2477:2477) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5161:5161:5161))
        (PORT d[1] (5340:5340:5340) (5466:5466:5466))
        (PORT d[2] (3586:3586:3586) (3748:3748:3748))
        (PORT d[3] (6815:6815:6815) (7077:7077:7077))
        (PORT d[4] (4539:4539:4539) (4601:4601:4601))
        (PORT d[5] (6811:6811:6811) (6917:6917:6917))
        (PORT d[6] (4733:4733:4733) (4867:4867:4867))
        (PORT d[7] (5867:5867:5867) (6030:6030:6030))
        (PORT d[8] (3459:3459:3459) (3535:3535:3535))
        (PORT d[9] (4746:4746:4746) (4700:4700:4700))
        (PORT d[10] (4316:4316:4316) (4405:4405:4405))
        (PORT d[11] (4675:4675:4675) (4783:4783:4783))
        (PORT d[12] (5361:5361:5361) (5526:5526:5526))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4269:4269:4269))
        (PORT clk (2472:2472:2472) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (PORT d[0] (4613:4613:4613) (4619:4619:4619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3340:3340:3340) (3386:3386:3386))
        (PORT datab (1501:1501:1501) (1423:1423:1423))
        (PORT datac (3109:3109:3109) (3103:3103:3103))
        (PORT datad (1472:1472:1472) (1397:1397:1397))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3341:3341:3341) (3388:3388:3388))
        (PORT datab (1494:1494:1494) (1431:1431:1431))
        (PORT datac (2462:2462:2462) (2399:2399:2399))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4247:4247:4247))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6584:6584:6584) (6697:6697:6697))
        (PORT d[1] (3019:3019:3019) (2992:2992:2992))
        (PORT d[2] (3682:3682:3682) (3709:3709:3709))
        (PORT d[3] (2970:2970:2970) (2939:2939:2939))
        (PORT d[4] (5850:5850:5850) (6067:6067:6067))
        (PORT d[5] (3061:3061:3061) (3024:3024:3024))
        (PORT d[6] (3023:3023:3023) (2993:2993:2993))
        (PORT d[7] (3533:3533:3533) (3591:3591:3591))
        (PORT d[8] (2878:2878:2878) (3084:3084:3084))
        (PORT d[9] (3053:3053:3053) (3010:3010:3010))
        (PORT d[10] (5343:5343:5343) (5275:5275:5275))
        (PORT d[11] (3406:3406:3406) (3370:3370:3370))
        (PORT d[12] (5783:5783:5783) (5804:5804:5804))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2583:2583:2583))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3844:3844:3844))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3549:3549:3549) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1169:1169:1169))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (5954:5954:5954))
        (PORT d[1] (6424:6424:6424) (6587:6587:6587))
        (PORT d[2] (3944:3944:3944) (4093:4093:4093))
        (PORT d[3] (7085:7085:7085) (7337:7337:7337))
        (PORT d[4] (3728:3728:3728) (3744:3744:3744))
        (PORT d[5] (6537:6537:6537) (6714:6714:6714))
        (PORT d[6] (5205:5205:5205) (5345:5345:5345))
        (PORT d[7] (5639:5639:5639) (5856:5856:5856))
        (PORT d[8] (4079:4079:4079) (4150:4150:4150))
        (PORT d[9] (3257:3257:3257) (3244:3244:3244))
        (PORT d[10] (5161:5161:5161) (5332:5332:5332))
        (PORT d[11] (3999:3999:3999) (4159:4159:4159))
        (PORT d[12] (2946:2946:2946) (2951:2951:2951))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3656:3656:3656))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (PORT d[0] (4906:4906:4906) (4899:4899:4899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4498:4498:4498))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5942:5942:5942) (6075:6075:6075))
        (PORT d[1] (2992:2992:2992) (2963:2963:2963))
        (PORT d[2] (3648:3648:3648) (3672:3672:3672))
        (PORT d[3] (3309:3309:3309) (3275:3275:3275))
        (PORT d[4] (5524:5524:5524) (5752:5752:5752))
        (PORT d[5] (3433:3433:3433) (3397:3397:3397))
        (PORT d[6] (3327:3327:3327) (3290:3290:3290))
        (PORT d[7] (3211:3211:3211) (3273:3273:3273))
        (PORT d[8] (2848:2848:2848) (3050:3050:3050))
        (PORT d[9] (3085:3085:3085) (3046:3046:3046))
        (PORT d[10] (4747:4747:4747) (4696:4696:4696))
        (PORT d[11] (3407:3407:3407) (3370:3370:3370))
        (PORT d[12] (5418:5418:5418) (5442:5442:5442))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5300:5300:5300))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3844:3844:3844))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (4470:4470:4470) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1161:1161:1161))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5945:5945:5945))
        (PORT d[1] (6381:6381:6381) (6544:6544:6544))
        (PORT d[2] (3914:3914:3914) (4046:4046:4046))
        (PORT d[3] (6826:6826:6826) (7084:7084:7084))
        (PORT d[4] (4330:4330:4330) (4332:4332:4332))
        (PORT d[5] (6494:6494:6494) (6667:6667:6667))
        (PORT d[6] (4426:4426:4426) (4567:4567:4567))
        (PORT d[7] (6630:6630:6630) (6819:6819:6819))
        (PORT d[8] (3770:3770:3770) (3849:3849:3849))
        (PORT d[9] (3258:3258:3258) (3245:3245:3245))
        (PORT d[10] (5129:5129:5129) (5295:5295:5295))
        (PORT d[11] (4020:4020:4020) (4190:4190:4190))
        (PORT d[12] (3058:3058:3058) (3068:3068:3068))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3178:3178:3178))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (3362:3362:3362) (3404:3404:3404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3342:3342:3342) (3389:3389:3389))
        (PORT datab (1058:1058:1058) (1046:1046:1046))
        (PORT datac (3115:3115:3115) (3109:3109:3109))
        (PORT datad (1065:1065:1065) (1054:1054:1054))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4683:4683:4683))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3503:3503:3503))
        (PORT d[1] (3423:3423:3423) (3354:3354:3354))
        (PORT d[2] (3108:3108:3108) (3167:3167:3167))
        (PORT d[3] (3416:3416:3416) (3342:3342:3342))
        (PORT d[4] (3474:3474:3474) (3389:3389:3389))
        (PORT d[5] (3556:3556:3556) (3466:3466:3466))
        (PORT d[6] (4464:4464:4464) (4359:4359:4359))
        (PORT d[7] (3858:3858:3858) (3944:3944:3944))
        (PORT d[8] (2782:2782:2782) (2984:2984:2984))
        (PORT d[9] (3692:3692:3692) (3695:3695:3695))
        (PORT d[10] (3697:3697:3697) (3648:3648:3648))
        (PORT d[11] (6649:6649:6649) (6612:6612:6612))
        (PORT d[12] (5603:5603:5603) (5562:5562:5562))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5710:5710:5710))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3466:3466:3466))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (6130:6130:6130) (6264:6264:6264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2557:2557:2557))
        (PORT clk (2448:2448:2448) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5683:5683:5683) (5906:5906:5906))
        (PORT d[1] (7107:7107:7107) (7235:7235:7235))
        (PORT d[2] (5006:5006:5006) (5170:5170:5170))
        (PORT d[3] (2403:2403:2403) (2474:2474:2474))
        (PORT d[4] (5096:5096:5096) (5124:5124:5124))
        (PORT d[5] (4229:4229:4229) (4243:4243:4243))
        (PORT d[6] (5452:5452:5452) (5657:5657:5657))
        (PORT d[7] (6224:6224:6224) (6414:6414:6414))
        (PORT d[8] (4686:4686:4686) (4957:4957:4957))
        (PORT d[9] (5652:5652:5652) (5690:5690:5690))
        (PORT d[10] (5327:5327:5327) (5437:5437:5437))
        (PORT d[11] (3695:3695:3695) (3818:3818:3818))
        (PORT d[12] (5813:5813:5813) (5893:5893:5893))
        (PORT clk (2443:2443:2443) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3835:3835:3835))
        (PORT clk (2443:2443:2443) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d[0] (4825:4825:4825) (4947:4947:4947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4713:4713:4713))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (6284:6284:6284))
        (PORT d[1] (3798:3798:3798) (3723:3723:3723))
        (PORT d[2] (3415:3415:3415) (3492:3492:3492))
        (PORT d[3] (3773:3773:3773) (3693:3693:3693))
        (PORT d[4] (4178:4178:4178) (4087:4087:4087))
        (PORT d[5] (4942:4942:4942) (4937:4937:4937))
        (PORT d[6] (4848:4848:4848) (4738:4738:4738))
        (PORT d[7] (3523:3523:3523) (3613:3613:3613))
        (PORT d[8] (3124:3124:3124) (3319:3319:3319))
        (PORT d[9] (3732:3732:3732) (3723:3723:3723))
        (PORT d[10] (4435:4435:4435) (4381:4381:4381))
        (PORT d[11] (6950:6950:6950) (6904:6904:6904))
        (PORT d[12] (5236:5236:5236) (5197:5197:5197))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (5091:5091:5091))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4100:4100:4100))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (3510:3510:3510) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1862:1862:1862))
        (PORT clk (2458:2458:2458) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5543:5543:5543))
        (PORT d[1] (6751:6751:6751) (6883:6883:6883))
        (PORT d[2] (4354:4354:4354) (4539:4539:4539))
        (PORT d[3] (2732:2732:2732) (2799:2799:2799))
        (PORT d[4] (4762:4762:4762) (4794:4794:4794))
        (PORT d[5] (4885:4885:4885) (4894:4894:4894))
        (PORT d[6] (5071:5071:5071) (5280:5280:5280))
        (PORT d[7] (5898:5898:5898) (6092:6092:6092))
        (PORT d[8] (4324:4324:4324) (4604:4604:4604))
        (PORT d[9] (5334:5334:5334) (5380:5380:5380))
        (PORT d[10] (4939:4939:4939) (5050:5050:5050))
        (PORT d[11] (3977:3977:3977) (4089:4089:4089))
        (PORT d[12] (5435:5435:5435) (5517:5517:5517))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4828:4828:4828))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2442:2442:2442))
        (PORT d[0] (3762:3762:3762) (3678:3678:3678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3144:3144:3144) (3147:3147:3147))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1661:1661:1661) (1691:1691:1691))
        (PORT datad (1790:1790:1790) (1754:1754:1754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4050:4050:4050))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5777:5777:5777) (5861:5861:5861))
        (PORT d[1] (4176:4176:4176) (4101:4101:4101))
        (PORT d[2] (3057:3057:3057) (3125:3125:3125))
        (PORT d[3] (4155:4155:4155) (4076:4076:4076))
        (PORT d[4] (4794:4794:4794) (4684:4684:4684))
        (PORT d[5] (4581:4581:4581) (4575:4575:4575))
        (PORT d[6] (4496:4496:4496) (4395:4395:4395))
        (PORT d[7] (3175:3175:3175) (3278:3278:3278))
        (PORT d[8] (2884:2884:2884) (3087:3087:3087))
        (PORT d[9] (4828:4828:4828) (4800:4800:4800))
        (PORT d[10] (4399:4399:4399) (4343:4343:4343))
        (PORT d[11] (7008:7008:7008) (7001:7001:7001))
        (PORT d[12] (4889:4889:4889) (4853:4853:4853))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (4781:4781:4781))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3503:3503:3503))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (3232:3232:3232) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2148:2148:2148))
        (PORT clk (2477:2477:2477) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (5338:5338:5338))
        (PORT d[1] (5765:5765:5765) (5931:5931:5931))
        (PORT d[2] (4339:4339:4339) (4530:4530:4530))
        (PORT d[3] (3073:3073:3073) (3137:3137:3137))
        (PORT d[4] (4389:4389:4389) (4426:4426:4426))
        (PORT d[5] (6635:6635:6635) (6852:6852:6852))
        (PORT d[6] (4691:4691:4691) (4898:4898:4898))
        (PORT d[7] (5841:5841:5841) (6029:6029:6029))
        (PORT d[8] (4260:4260:4260) (4532:4532:4532))
        (PORT d[9] (5681:5681:5681) (5716:5716:5716))
        (PORT d[10] (4645:4645:4645) (4760:4760:4760))
        (PORT d[11] (3685:3685:3685) (3808:3808:3808))
        (PORT d[12] (5068:5068:5068) (5152:5152:5152))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5166:5166:5166) (5191:5191:5191))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (PORT d[0] (4084:4084:4084) (3980:3980:3980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4102:4102:4102))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3928:3928:3928))
        (PORT d[1] (4125:4125:4125) (4053:4053:4053))
        (PORT d[2] (2940:2940:2940) (2914:2914:2914))
        (PORT d[3] (4103:4103:4103) (4018:4018:4018))
        (PORT d[4] (3743:3743:3743) (3629:3629:3629))
        (PORT d[5] (4863:4863:4863) (4732:4732:4732))
        (PORT d[6] (4155:4155:4155) (4069:4069:4069))
        (PORT d[7] (2833:2833:2833) (2920:2920:2920))
        (PORT d[8] (3492:3492:3492) (3692:3692:3692))
        (PORT d[9] (4186:4186:4186) (4184:4184:4184))
        (PORT d[10] (3285:3285:3285) (3236:3236:3236))
        (PORT d[11] (8392:8392:8392) (8359:8359:8359))
        (PORT d[12] (5981:5981:5981) (5935:5935:5935))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (6134:6134:6134))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3490:3490:3490))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (6132:6132:6132) (6269:6269:6269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (895:895:895))
        (PORT clk (2469:2469:2469) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3091:3091:3091))
        (PORT d[1] (2305:2305:2305) (2325:2325:2325))
        (PORT d[2] (5386:5386:5386) (5548:5548:5548))
        (PORT d[3] (2038:2038:2038) (2092:2092:2092))
        (PORT d[4] (4727:4727:4727) (4757:4757:4757))
        (PORT d[5] (4246:4246:4246) (4261:4261:4261))
        (PORT d[6] (4863:4863:4863) (5015:5015:5015))
        (PORT d[7] (6644:6644:6644) (6842:6842:6842))
        (PORT d[8] (3952:3952:3952) (4213:4213:4213))
        (PORT d[9] (4958:4958:4958) (5016:5016:5016))
        (PORT d[10] (6047:6047:6047) (6155:6155:6155))
        (PORT d[11] (4710:4710:4710) (4819:4819:4819))
        (PORT d[12] (4803:4803:4803) (4878:4878:4878))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4526:4526:4526))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (PORT d[0] (4043:4043:4043) (4077:4077:4077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3214:3214:3214))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6563:6563:6563) (6686:6686:6686))
        (PORT d[1] (3199:3199:3199) (3291:3291:3291))
        (PORT d[2] (3478:3478:3478) (3561:3561:3561))
        (PORT d[3] (4161:4161:4161) (4115:4115:4115))
        (PORT d[4] (5325:5325:5325) (5450:5450:5450))
        (PORT d[5] (3548:3548:3548) (3576:3576:3576))
        (PORT d[6] (3781:3781:3781) (3727:3727:3727))
        (PORT d[7] (2951:2951:2951) (3034:3034:3034))
        (PORT d[8] (2735:2735:2735) (2924:2924:2924))
        (PORT d[9] (3574:3574:3574) (3539:3539:3539))
        (PORT d[10] (4390:4390:4390) (4361:4361:4361))
        (PORT d[11] (7708:7708:7708) (7743:7743:7743))
        (PORT d[12] (5351:5351:5351) (5370:5370:5370))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3219:3219:3219))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (5194:5194:5194))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (3989:3989:3989) (4045:4045:4045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2718:2718:2718))
        (PORT clk (2483:2483:2483) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5130:5130:5130))
        (PORT d[1] (5341:5341:5341) (5467:5467:5467))
        (PORT d[2] (3910:3910:3910) (4046:4046:4046))
        (PORT d[3] (6802:6802:6802) (7064:7064:7064))
        (PORT d[4] (4879:4879:4879) (4923:4923:4923))
        (PORT d[5] (6773:6773:6773) (6875:6875:6875))
        (PORT d[6] (4725:4725:4725) (4859:4859:4859))
        (PORT d[7] (5864:5864:5864) (6030:6030:6030))
        (PORT d[8] (3093:3093:3093) (3175:3175:3175))
        (PORT d[9] (4407:4407:4407) (4358:4358:4358))
        (PORT d[10] (4296:4296:4296) (4379:4379:4379))
        (PORT d[11] (4693:4693:4693) (4801:4801:4801))
        (PORT d[12] (5030:5030:5030) (5201:5201:5201))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4241:4241:4241))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2465:2465:2465))
        (PORT d[0] (4569:4569:4569) (4570:4570:4570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3668:3668:3668))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5761:5761:5761) (5843:5843:5843))
        (PORT d[1] (4474:4474:4474) (4386:4386:4386))
        (PORT d[2] (3089:3089:3089) (3157:3157:3157))
        (PORT d[3] (4478:4478:4478) (4393:4393:4393))
        (PORT d[4] (4506:4506:4506) (4409:4409:4409))
        (PORT d[5] (4935:4935:4935) (4919:4919:4919))
        (PORT d[6] (4824:4824:4824) (4715:4715:4715))
        (PORT d[7] (3487:3487:3487) (3582:3582:3582))
        (PORT d[8] (2802:2802:2802) (2998:2998:2998))
        (PORT d[9] (4427:4427:4427) (4408:4408:4408))
        (PORT d[10] (4816:4816:4816) (4759:4759:4759))
        (PORT d[11] (6984:6984:6984) (6974:6974:6974))
        (PORT d[12] (4596:4596:4596) (4566:4566:4566))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5146:5146:5146))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3538:3538:3538))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (PORT d[0] (5650:5650:5650) (5455:5455:5455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1996:1996:1996))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5245:5245:5245) (5463:5463:5463))
        (PORT d[1] (6131:6131:6131) (6289:6289:6289))
        (PORT d[2] (4357:4357:4357) (4550:4550:4550))
        (PORT d[3] (3410:3410:3410) (3463:3463:3463))
        (PORT d[4] (4453:4453:4453) (4502:4502:4502))
        (PORT d[5] (6641:6641:6641) (6857:6857:6857))
        (PORT d[6] (4657:4657:4657) (4862:4862:4862))
        (PORT d[7] (5803:5803:5803) (5996:5996:5996))
        (PORT d[8] (4278:4278:4278) (4551:4551:4551))
        (PORT d[9] (5663:5663:5663) (5699:5699:5699))
        (PORT d[10] (4662:4662:4662) (4777:4777:4777))
        (PORT d[11] (3998:3998:3998) (4114:4114:4114))
        (PORT d[12] (4714:4714:4714) (4801:4801:4801))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4163:4163:4163))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (3678:3678:3678) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1614:1614:1614))
        (PORT datab (1548:1548:1548) (1648:1648:1648))
        (PORT datac (3384:3384:3384) (3351:3351:3351))
        (PORT datad (1741:1741:1741) (1721:1721:1721))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1922:1922:1922))
        (PORT datab (428:428:428) (440:440:440))
        (PORT datac (1513:1513:1513) (1611:1611:1611))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2806:2806:2806))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6583:6583:6583) (6696:6696:6696))
        (PORT d[1] (3009:3009:3009) (2981:2981:2981))
        (PORT d[2] (3080:3080:3080) (3163:3163:3163))
        (PORT d[3] (3309:3309:3309) (3265:3265:3265))
        (PORT d[4] (5888:5888:5888) (6107:6107:6107))
        (PORT d[5] (3054:3054:3054) (3018:3018:3018))
        (PORT d[6] (3640:3640:3640) (3592:3592:3592))
        (PORT d[7] (3605:3605:3605) (3672:3672:3672))
        (PORT d[8] (3751:3751:3751) (3927:3927:3927))
        (PORT d[9] (3023:3023:3023) (2986:2986:2986))
        (PORT d[10] (4786:4786:4786) (4738:4738:4738))
        (PORT d[11] (3399:3399:3399) (3361:3361:3361))
        (PORT d[12] (5476:5476:5476) (5504:5504:5504))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5614:5614:5614) (5673:5673:5673))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3807:3807:3807))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (6839:6839:6839) (6974:6974:6974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3875:3875:3875))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5778:5778:5778) (5926:5926:5926))
        (PORT d[1] (6771:6771:6771) (6931:6931:6931))
        (PORT d[2] (3964:3964:3964) (4102:4102:4102))
        (PORT d[3] (7124:7124:7124) (7380:7380:7380))
        (PORT d[4] (4705:4705:4705) (4700:4700:4700))
        (PORT d[5] (6551:6551:6551) (6736:6736:6736))
        (PORT d[6] (5206:5206:5206) (5346:5346:5346))
        (PORT d[7] (5961:5961:5961) (6172:6172:6172))
        (PORT d[8] (4141:4141:4141) (4218:4218:4218))
        (PORT d[9] (3219:3219:3219) (3202:3202:3202))
        (PORT d[10] (5463:5463:5463) (5626:5626:5626))
        (PORT d[11] (4062:4062:4062) (4225:4225:4225))
        (PORT d[12] (2972:2972:2972) (2968:2968:2968))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (4042:4042:4042))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (4371:4371:4371) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3465:3465:3465))
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (6024:6024:6024))
        (PORT d[1] (3746:3746:3746) (3715:3715:3715))
        (PORT d[2] (2976:2976:2976) (3004:3004:3004))
        (PORT d[3] (3684:3684:3684) (3648:3648:3648))
        (PORT d[4] (5560:5560:5560) (5786:5786:5786))
        (PORT d[5] (3754:3754:3754) (3708:3708:3708))
        (PORT d[6] (3971:3971:3971) (3902:3902:3902))
        (PORT d[7] (2839:2839:2839) (2901:2901:2901))
        (PORT d[8] (2796:2796:2796) (2991:2991:2991))
        (PORT d[9] (3784:3784:3784) (3733:3733:3733))
        (PORT d[10] (4031:4031:4031) (3990:3990:3990))
        (PORT d[11] (7739:7739:7739) (7774:7774:7774))
        (PORT d[12] (5103:5103:5103) (5128:5128:5128))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5632:5632:5632))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (4023:4023:4023))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (PORT d[0] (4790:4790:4790) (4625:4625:4625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3331:3331:3331))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5282:5282:5282))
        (PORT d[1] (5779:5779:5779) (5942:5942:5942))
        (PORT d[2] (3933:3933:3933) (4078:4078:4078))
        (PORT d[3] (7129:7129:7129) (7387:7387:7387))
        (PORT d[4] (3996:3996:3996) (3999:3999:3999))
        (PORT d[5] (6289:6289:6289) (6473:6473:6473))
        (PORT d[6] (4502:4502:4502) (4645:4645:4645))
        (PORT d[7] (6279:6279:6279) (6470:6470:6470))
        (PORT d[8] (3094:3094:3094) (3187:3187:3187))
        (PORT d[9] (3874:3874:3874) (3848:3848:3848))
        (PORT d[10] (4793:4793:4793) (4962:4962:4962))
        (PORT d[11] (4036:4036:4036) (4196:4196:4196))
        (PORT d[12] (3725:3725:3725) (3732:3732:3732))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3555:3555:3555))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT d[0] (3381:3381:3381) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2914:2914:2914))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6598:6598:6598) (6730:6730:6730))
        (PORT d[1] (3236:3236:3236) (3331:3331:3331))
        (PORT d[2] (3470:3470:3470) (3555:3555:3555))
        (PORT d[3] (3216:3216:3216) (3191:3191:3191))
        (PORT d[4] (5610:5610:5610) (5720:5720:5720))
        (PORT d[5] (3206:3206:3206) (3242:3242:3242))
        (PORT d[6] (4379:4379:4379) (4304:4304:4304))
        (PORT d[7] (2533:2533:2533) (2630:2630:2630))
        (PORT d[8] (3761:3761:3761) (3933:3933:3933))
        (PORT d[9] (3212:3212:3212) (3179:3179:3179))
        (PORT d[10] (4785:4785:4785) (4753:4753:4753))
        (PORT d[11] (8769:8769:8769) (8789:8789:8789))
        (PORT d[12] (4784:4784:4784) (4825:4825:4825))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2809:2809:2809))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5590:5590:5590) (5601:5601:5601))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (4997:4997:4997) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3582:3582:3582))
        (PORT clk (2452:2452:2452) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5417:5417:5417) (5530:5530:5530))
        (PORT d[1] (5316:5316:5316) (5438:5438:5438))
        (PORT d[2] (3608:3608:3608) (3765:3765:3765))
        (PORT d[3] (7080:7080:7080) (7327:7327:7327))
        (PORT d[4] (4176:4176:4176) (4241:4241:4241))
        (PORT d[5] (6401:6401:6401) (6498:6498:6498))
        (PORT d[6] (5097:5097:5097) (5228:5228:5228))
        (PORT d[7] (6229:6229:6229) (6388:6388:6388))
        (PORT d[8] (3861:3861:3861) (3934:3934:3934))
        (PORT d[9] (5084:5084:5084) (5033:5033:5033))
        (PORT d[10] (4651:4651:4651) (4732:4732:4732))
        (PORT d[11] (5005:5005:5005) (5108:5108:5108))
        (PORT d[12] (5694:5694:5694) (5852:5852:5852))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4933:4933:4933))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2434:2434:2434))
        (PORT d[0] (4786:4786:4786) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3971:3971:3971))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6233:6233:6233) (6352:6352:6352))
        (PORT d[1] (3406:3406:3406) (3380:3380:3380))
        (PORT d[2] (3328:3328:3328) (3358:3358:3358))
        (PORT d[3] (3332:3332:3332) (3301:3301:3301))
        (PORT d[4] (6177:6177:6177) (6392:6392:6392))
        (PORT d[5] (3424:3424:3424) (3386:3386:3386))
        (PORT d[6] (3944:3944:3944) (3870:3870:3870))
        (PORT d[7] (3233:3233:3233) (3298:3298:3298))
        (PORT d[8] (3444:3444:3444) (3628:3628:3628))
        (PORT d[9] (3426:3426:3426) (3382:3382:3382))
        (PORT d[10] (4421:4421:4421) (4357:4357:4357))
        (PORT d[11] (4330:4330:4330) (4257:4257:4257))
        (PORT d[12] (5148:5148:5148) (5174:5174:5174))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2713:2713:2713))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4366:4366:4366))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (3569:3569:3569) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3319:3319:3319))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5436:5436:5436) (5592:5592:5592))
        (PORT d[1] (6344:6344:6344) (6502:6502:6502))
        (PORT d[2] (3911:3911:3911) (4053:4053:4053))
        (PORT d[3] (7763:7763:7763) (7990:7990:7990))
        (PORT d[4] (3704:3704:3704) (3708:3708:3708))
        (PORT d[5] (6237:6237:6237) (6415:6415:6415))
        (PORT d[6] (4873:4873:4873) (5012:5012:5012))
        (PORT d[7] (6597:6597:6597) (6783:6783:6783))
        (PORT d[8] (3675:3675:3675) (3750:3750:3750))
        (PORT d[9] (3558:3558:3558) (3537:3537:3537))
        (PORT d[10] (5107:5107:5107) (5271:5271:5271))
        (PORT d[11] (4090:4090:4090) (4256:4256:4256))
        (PORT d[12] (3380:3380:3380) (3391:3391:3391))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (3990:3990:3990))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (4589:4589:4589) (4589:4589:4589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3338:3338:3338) (3383:3383:3383))
        (PORT datab (1190:1190:1190) (1127:1127:1127))
        (PORT datac (3105:3105:3105) (3099:3099:3099))
        (PORT datad (1405:1405:1405) (1388:1388:1388))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1070:1070:1070))
        (PORT datab (1432:1432:1432) (1421:1421:1421))
        (PORT datac (3300:3300:3300) (3336:3336:3336))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4515:4515:4515))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5594:5594:5594))
        (PORT d[1] (4461:4461:4461) (4379:4379:4379))
        (PORT d[2] (4778:4778:4778) (4784:4784:4784))
        (PORT d[3] (4870:4870:4870) (4963:4963:4963))
        (PORT d[4] (4166:4166:4166) (4189:4189:4189))
        (PORT d[5] (5773:5773:5773) (5635:5635:5635))
        (PORT d[6] (5390:5390:5390) (5417:5417:5417))
        (PORT d[7] (4461:4461:4461) (4372:4372:4372))
        (PORT d[8] (7157:7157:7157) (7110:7110:7110))
        (PORT d[9] (4413:4413:4413) (4326:4326:4326))
        (PORT d[10] (5967:5967:5967) (5832:5832:5832))
        (PORT d[11] (6938:6938:6938) (6897:6897:6897))
        (PORT d[12] (5894:5894:5894) (6001:6001:6001))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3889:3889:3889))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5479:5479:5479) (5620:5620:5620))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (5857:5857:5857) (6026:6026:6026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3704:3704:3704))
        (PORT clk (2430:2430:2430) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (6019:6019:6019))
        (PORT d[1] (3356:3356:3356) (3390:3390:3390))
        (PORT d[2] (4810:4810:4810) (4991:4991:4991))
        (PORT d[3] (4350:4350:4350) (4368:4368:4368))
        (PORT d[4] (3801:3801:3801) (3862:3862:3862))
        (PORT d[5] (6151:6151:6151) (6239:6239:6239))
        (PORT d[6] (5153:5153:5153) (5281:5281:5281))
        (PORT d[7] (3247:3247:3247) (3254:3254:3254))
        (PORT d[8] (3420:3420:3420) (3582:3582:3582))
        (PORT d[9] (4447:4447:4447) (4381:4381:4381))
        (PORT d[10] (5808:5808:5808) (5951:5951:5951))
        (PORT d[11] (3352:3352:3352) (3379:3379:3379))
        (PORT d[12] (3291:3291:3291) (3424:3424:3424))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4450:4450:4450) (4343:4343:4343))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2416:2416:2416))
        (PORT d[0] (5131:5131:5131) (5124:5124:5124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4182:4182:4182))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (5527:5527:5527))
        (PORT d[1] (4769:4769:4769) (4684:4684:4684))
        (PORT d[2] (4772:4772:4772) (4777:4777:4777))
        (PORT d[3] (4887:4887:4887) (4981:4981:4981))
        (PORT d[4] (4135:4135:4135) (4148:4148:4148))
        (PORT d[5] (5772:5772:5772) (5634:5634:5634))
        (PORT d[6] (5363:5363:5363) (5389:5389:5389))
        (PORT d[7] (4469:4469:4469) (4388:4388:4388))
        (PORT d[8] (7450:7450:7450) (7402:7402:7402))
        (PORT d[9] (4423:4423:4423) (4332:4332:4332))
        (PORT d[10] (6363:6363:6363) (6214:6214:6214))
        (PORT d[11] (6929:6929:6929) (6887:6887:6887))
        (PORT d[12] (5856:5856:5856) (5961:5961:5961))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5960:5960:5960))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5464:5464:5464) (5603:5603:5603))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (4874:4874:4874) (5090:5090:5090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (4000:4000:4000))
        (PORT clk (2437:2437:2437) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (5404:5404:5404))
        (PORT d[1] (3398:3398:3398) (3437:3437:3437))
        (PORT d[2] (4810:4810:4810) (4990:4990:4990))
        (PORT d[3] (4648:4648:4648) (4667:4667:4667))
        (PORT d[4] (3795:3795:3795) (3856:3856:3856))
        (PORT d[5] (6119:6119:6119) (6203:6203:6203))
        (PORT d[6] (5152:5152:5152) (5280:5280:5280))
        (PORT d[7] (3222:3222:3222) (3233:3233:3233))
        (PORT d[8] (3090:3090:3090) (3258:3258:3258))
        (PORT d[9] (4464:4464:4464) (4398:4398:4398))
        (PORT d[10] (5452:5452:5452) (5595:5595:5595))
        (PORT d[11] (3339:3339:3339) (3362:3362:3362))
        (PORT d[12] (3283:3283:3283) (3416:3416:3416))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5565:5565:5565) (5673:5673:5673))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (PORT d[0] (3160:3160:3160) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1613:1613:1613))
        (PORT datab (1550:1550:1550) (1650:1650:1650))
        (PORT datac (3425:3425:3425) (3378:3378:3378))
        (PORT datad (2628:2628:2628) (2634:2634:2634))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3709:3709:3709))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (5508:5508:5508))
        (PORT d[1] (5235:5235:5235) (5148:5148:5148))
        (PORT d[2] (4758:4758:4758) (4795:4795:4795))
        (PORT d[3] (5018:5018:5018) (5012:5012:5012))
        (PORT d[4] (5424:5424:5424) (5305:5305:5305))
        (PORT d[5] (4831:4831:4831) (4770:4770:4770))
        (PORT d[6] (5399:5399:5399) (5485:5485:5485))
        (PORT d[7] (6044:6044:6044) (5905:5905:5905))
        (PORT d[8] (6058:6058:6058) (5927:5927:5927))
        (PORT d[9] (5576:5576:5576) (5637:5637:5637))
        (PORT d[10] (5743:5743:5743) (5650:5650:5650))
        (PORT d[11] (5427:5427:5427) (5270:5270:5270))
        (PORT d[12] (5954:5954:5954) (5714:5714:5714))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5936:5936:5936) (5990:5990:5990))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4422:4422:4422))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (5607:5607:5607) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4262:4262:4262))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4211:4211:4211))
        (PORT d[1] (4742:4742:4742) (4633:4633:4633))
        (PORT d[2] (3873:3873:3873) (3865:3865:3865))
        (PORT d[3] (5500:5500:5500) (5623:5623:5623))
        (PORT d[4] (3533:3533:3533) (3615:3615:3615))
        (PORT d[5] (5709:5709:5709) (5802:5802:5802))
        (PORT d[6] (5117:5117:5117) (5269:5269:5269))
        (PORT d[7] (5365:5365:5365) (5508:5508:5508))
        (PORT d[8] (2614:2614:2614) (2756:2756:2756))
        (PORT d[9] (5340:5340:5340) (5180:5180:5180))
        (PORT d[10] (4497:4497:4497) (4554:4554:4554))
        (PORT d[11] (3693:3693:3693) (3732:3732:3732))
        (PORT d[12] (3176:3176:3176) (3293:3293:3293))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4107:4107:4107))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (PORT d[0] (3672:3672:3672) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (4075:4075:4075))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6369:6369:6369) (6329:6329:6329))
        (PORT d[1] (6714:6714:6714) (6615:6615:6615))
        (PORT d[2] (5211:5211:5211) (5295:5295:5295))
        (PORT d[3] (6660:6660:6660) (6631:6631:6631))
        (PORT d[4] (4382:4382:4382) (4506:4506:4506))
        (PORT d[5] (6181:6181:6181) (6101:6101:6101))
        (PORT d[6] (5517:5517:5517) (5556:5556:5556))
        (PORT d[7] (7422:7422:7422) (7268:7268:7268))
        (PORT d[8] (5580:5580:5580) (5404:5404:5404))
        (PORT d[9] (5213:5213:5213) (5290:5290:5290))
        (PORT d[10] (7531:7531:7531) (7425:7425:7425))
        (PORT d[11] (6446:6446:6446) (6295:6295:6295))
        (PORT d[12] (6145:6145:6145) (6231:6231:6231))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3523:3523:3523))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3946:3946:3946))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (PORT d[0] (5983:5983:5983) (5852:5852:5852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3914:3914:3914))
        (PORT clk (2515:2515:2515) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5263:5263:5263))
        (PORT d[1] (6602:6602:6602) (6438:6438:6438))
        (PORT d[2] (4220:4220:4220) (4216:4216:4216))
        (PORT d[3] (6977:6977:6977) (7096:7096:7096))
        (PORT d[4] (4999:4999:4999) (5072:5072:5072))
        (PORT d[5] (3266:3266:3266) (3136:3136:3136))
        (PORT d[6] (5605:5605:5605) (5789:5789:5789))
        (PORT d[7] (5251:5251:5251) (5338:5338:5338))
        (PORT d[8] (3452:3452:3452) (3651:3651:3651))
        (PORT d[9] (6763:6763:6763) (6590:6590:6590))
        (PORT d[10] (4875:4875:4875) (4937:4937:4937))
        (PORT d[11] (5131:5131:5131) (5156:5156:5156))
        (PORT d[12] (3603:3603:3603) (3754:3754:3754))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4680:4680:4680))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (PORT d[0] (4733:4733:4733) (4743:4743:4743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (4627:4627:4627) (4493:4493:4493))
        (PORT datac (1474:1474:1474) (1568:1568:1568))
        (PORT datad (2129:2129:2129) (2187:2187:2187))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4016:4016:4016))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5766:5766:5766) (5780:5780:5780))
        (PORT d[1] (5525:5525:5525) (5542:5542:5542))
        (PORT d[2] (3780:3780:3780) (3840:3840:3840))
        (PORT d[3] (5791:5791:5791) (5545:5545:5545))
        (PORT d[4] (4386:4386:4386) (4304:4304:4304))
        (PORT d[5] (4527:4527:4527) (4467:4467:4467))
        (PORT d[6] (5100:5100:5100) (4968:4968:4968))
        (PORT d[7] (3226:3226:3226) (3367:3367:3367))
        (PORT d[8] (3571:3571:3571) (3800:3800:3800))
        (PORT d[9] (4407:4407:4407) (4413:4413:4413))
        (PORT d[10] (6642:6642:6642) (6409:6409:6409))
        (PORT d[11] (6250:6250:6250) (6172:6172:6172))
        (PORT d[12] (5342:5342:5342) (5341:5341:5341))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (4914:4914:4914))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3539:3539:3539))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (3632:3632:3632) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2720:2720:2720))
        (PORT clk (2457:2457:2457) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3922:3922:3922))
        (PORT d[1] (6440:6440:6440) (6671:6671:6671))
        (PORT d[2] (4952:4952:4952) (4869:4869:4869))
        (PORT d[3] (4484:4484:4484) (4514:4514:4514))
        (PORT d[4] (4919:4919:4919) (5046:5046:5046))
        (PORT d[5] (4136:4136:4136) (4125:4125:4125))
        (PORT d[6] (4556:4556:4556) (4750:4750:4750))
        (PORT d[7] (5745:5745:5745) (5874:5874:5874))
        (PORT d[8] (3525:3525:3525) (3768:3768:3768))
        (PORT d[9] (5304:5304:5304) (5392:5392:5392))
        (PORT d[10] (4278:4278:4278) (4392:4392:4392))
        (PORT d[11] (4663:4663:4663) (4801:4801:4801))
        (PORT d[12] (5183:5183:5183) (5292:5292:5292))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5258:5258:5258))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d[0] (4507:4507:4507) (4302:4302:4302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3988:3988:3988))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5732:5732:5732) (5742:5742:5742))
        (PORT d[1] (5807:5807:5807) (5800:5800:5800))
        (PORT d[2] (3419:3419:3419) (3483:3483:3483))
        (PORT d[3] (5438:5438:5438) (5210:5210:5210))
        (PORT d[4] (4407:4407:4407) (4327:4327:4327))
        (PORT d[5] (4519:4519:4519) (4458:4458:4458))
        (PORT d[6] (5081:5081:5081) (4947:4947:4947))
        (PORT d[7] (3796:3796:3796) (3913:3913:3913))
        (PORT d[8] (3503:3503:3503) (3717:3717:3717))
        (PORT d[9] (4357:4357:4357) (4360:4360:4360))
        (PORT d[10] (6319:6319:6319) (6090:6090:6090))
        (PORT d[11] (6627:6627:6627) (6541:6541:6541))
        (PORT d[12] (5325:5325:5325) (5322:5322:5322))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5732:5732:5732))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3589:3589:3589))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (PORT d[0] (6111:6111:6111) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2163:2163:2163))
        (PORT clk (2442:2442:2442) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3871:3871:3871))
        (PORT d[1] (6846:6846:6846) (7066:7066:7066))
        (PORT d[2] (4627:4627:4627) (4558:4558:4558))
        (PORT d[3] (4507:4507:4507) (4516:4516:4516))
        (PORT d[4] (5476:5476:5476) (5593:5593:5593))
        (PORT d[5] (4665:4665:4665) (4629:4629:4629))
        (PORT d[6] (4926:4926:4926) (5114:5114:5114))
        (PORT d[7] (5692:5692:5692) (5813:5813:5813))
        (PORT d[8] (3515:3515:3515) (3756:3756:3756))
        (PORT d[9] (4993:4993:4993) (5077:5077:5077))
        (PORT d[10] (4626:4626:4626) (4734:4734:4734))
        (PORT d[11] (4400:4400:4400) (4549:4549:4549))
        (PORT d[12] (4804:4804:4804) (4910:4910:4910))
        (PORT clk (2437:2437:2437) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4003:4003:4003))
        (PORT clk (2437:2437:2437) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (PORT d[0] (4076:4076:4076) (4159:4159:4159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3935:3935:3935))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2795:2795:2795))
        (PORT d[1] (4176:4176:4176) (4105:4105:4105))
        (PORT d[2] (2966:2966:2966) (2944:2944:2944))
        (PORT d[3] (4136:4136:4136) (4053:4053:4053))
        (PORT d[4] (3794:3794:3794) (3694:3694:3694))
        (PORT d[5] (5190:5190:5190) (5051:5051:5051))
        (PORT d[6] (4536:4536:4536) (4452:4452:4452))
        (PORT d[7] (2825:2825:2825) (2911:2911:2911))
        (PORT d[8] (3504:3504:3504) (3705:3705:3705))
        (PORT d[9] (4195:4195:4195) (4193:4193:4193))
        (PORT d[10] (3309:3309:3309) (3258:3258:3258))
        (PORT d[11] (2888:2888:2888) (2806:2806:2806))
        (PORT d[12] (6286:6286:6286) (6240:6240:6240))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3025:3025:3025))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3513:3513:3513))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2541:2541:2541))
        (PORT d[0] (3200:3200:3200) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1511:1511:1511))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2383:2383:2383))
        (PORT d[1] (1949:1949:1949) (1973:1973:1973))
        (PORT d[2] (5694:5694:5694) (5848:5848:5848))
        (PORT d[3] (1970:1970:1970) (2033:2033:2033))
        (PORT d[4] (4735:4735:4735) (4766:4766:4766))
        (PORT d[5] (4676:4676:4676) (4692:4692:4692))
        (PORT d[6] (4915:4915:4915) (5074:5074:5074))
        (PORT d[7] (6654:6654:6654) (6852:6852:6852))
        (PORT d[8] (4275:4275:4275) (4527:4527:4527))
        (PORT d[9] (5277:5277:5277) (5328:5328:5328))
        (PORT d[10] (6098:6098:6098) (6209:6209:6209))
        (PORT d[11] (5000:5000:5000) (5100:5100:5100))
        (PORT d[12] (4812:4812:4812) (4888:4888:4888))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6556:6556:6556))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (3868:3868:3868) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4150:4150:4150))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5764:5764:5764) (5779:5779:5779))
        (PORT d[1] (5111:5111:5111) (5122:5122:5122))
        (PORT d[2] (3801:3801:3801) (3862:3862:3862))
        (PORT d[3] (5478:5478:5478) (5254:5254:5254))
        (PORT d[4] (4760:4760:4760) (4666:4666:4666))
        (PORT d[5] (4563:4563:4563) (4505:4505:4505))
        (PORT d[6] (5094:5094:5094) (4961:4961:4961))
        (PORT d[7] (3265:3265:3265) (3408:3408:3408))
        (PORT d[8] (3563:3563:3563) (3791:3791:3791))
        (PORT d[9] (4373:4373:4373) (4377:4377:4377))
        (PORT d[10] (6053:6053:6053) (5834:5834:5834))
        (PORT d[11] (6586:6586:6586) (6498:6498:6498))
        (PORT d[12] (4685:4685:4685) (4694:4694:4694))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (3985:3985:3985))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3854:3854:3854))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (5484:5484:5484) (5308:5308:5308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2769:2769:2769))
        (PORT clk (2450:2450:2450) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3887:3887:3887))
        (PORT d[1] (6505:6505:6505) (6739:6739:6739))
        (PORT d[2] (4674:4674:4674) (4589:4589:4589))
        (PORT d[3] (4464:4464:4464) (4491:4491:4491))
        (PORT d[4] (5496:5496:5496) (5612:5612:5612))
        (PORT d[5] (4160:4160:4160) (4152:4152:4152))
        (PORT d[6] (4584:4584:4584) (4781:4781:4781))
        (PORT d[7] (5707:5707:5707) (5830:5830:5830))
        (PORT d[8] (3534:3534:3534) (3776:3776:3776))
        (PORT d[9] (4965:4965:4965) (5050:5050:5050))
        (PORT d[10] (4691:4691:4691) (4787:4787:4787))
        (PORT d[11] (4362:4362:4362) (4507:4507:4507))
        (PORT d[12] (4516:4516:4516) (4628:4628:4628))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3897:3897:3897))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (PORT d[0] (3341:3341:3341) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1613:1613:1613))
        (PORT datab (1549:1549:1549) (1650:1650:1650))
        (PORT datac (755:755:755) (752:752:752))
        (PORT datad (2685:2685:2685) (2642:2642:2642))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2547:2547:2547) (2516:2516:2516))
        (PORT datab (1553:1553:1553) (1653:1653:1653))
        (PORT datac (2767:2767:2767) (2718:2718:2718))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3388:3388:3388))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6247:6247:6247))
        (PORT d[1] (3824:3824:3824) (3751:3751:3751))
        (PORT d[2] (3388:3388:3388) (3464:3464:3464))
        (PORT d[3] (3774:3774:3774) (3694:3694:3694))
        (PORT d[4] (4165:4165:4165) (4074:4074:4074))
        (PORT d[5] (4967:4967:4967) (4963:4963:4963))
        (PORT d[6] (4815:4815:4815) (4704:4704:4704))
        (PORT d[7] (3196:3196:3196) (3290:3290:3290))
        (PORT d[8] (2873:2873:2873) (3076:3076:3076))
        (PORT d[9] (4041:4041:4041) (4033:4033:4033))
        (PORT d[10] (4450:4450:4450) (4398:4398:4398))
        (PORT d[11] (7373:7373:7373) (7361:7361:7361))
        (PORT d[12] (5254:5254:5254) (5216:5216:5216))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2662:2662:2662))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3535:3535:3535))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3573:3573:3573) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3274:3274:3274))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5540:5540:5540))
        (PORT d[1] (6764:6764:6764) (6896:6896:6896))
        (PORT d[2] (4349:4349:4349) (4519:4519:4519))
        (PORT d[3] (3050:3050:3050) (3110:3110:3110))
        (PORT d[4] (4734:4734:4734) (4765:4765:4765))
        (PORT d[5] (4566:4566:4566) (4575:4575:4575))
        (PORT d[6] (5040:5040:5040) (5243:5243:5243))
        (PORT d[7] (5813:5813:5813) (5997:5997:5997))
        (PORT d[8] (4317:4317:4317) (4596:4596:4596))
        (PORT d[9] (5308:5308:5308) (5351:5351:5351))
        (PORT d[10] (4964:4964:4964) (5076:5076:5076))
        (PORT d[11] (3627:3627:3627) (3748:3748:3748))
        (PORT d[12] (5452:5452:5452) (5535:5535:5535))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5608:5608:5608) (5536:5536:5536))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (4241:4241:4241) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3394:3394:3394))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5906:5906:5906))
        (PORT d[1] (4150:4150:4150) (4073:4073:4073))
        (PORT d[2] (3437:3437:3437) (3512:3512:3512))
        (PORT d[3] (4434:4434:4434) (4341:4341:4341))
        (PORT d[4] (4173:4173:4173) (4083:4083:4083))
        (PORT d[5] (4887:4887:4887) (4875:4875:4875))
        (PORT d[6] (4449:4449:4449) (4344:4344:4344))
        (PORT d[7] (3478:3478:3478) (3579:3579:3579))
        (PORT d[8] (2866:2866:2866) (3067:3067:3067))
        (PORT d[9] (4108:4108:4108) (4097:4097:4097))
        (PORT d[10] (4459:4459:4459) (4408:4408:4408))
        (PORT d[11] (6988:6988:6988) (6977:6977:6977))
        (PORT d[12] (5200:5200:5200) (5139:5139:5139))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5363:5363:5363))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (3856:3856:3856))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (3512:3512:3512) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2928:2928:2928))
        (PORT clk (2475:2475:2475) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (5488:5488:5488))
        (PORT d[1] (6413:6413:6413) (6548:6548:6548))
        (PORT d[2] (4304:4304:4304) (4498:4498:4498))
        (PORT d[3] (3067:3067:3067) (3127:3127:3127))
        (PORT d[4] (4434:4434:4434) (4457:4457:4457))
        (PORT d[5] (6654:6654:6654) (6871:6871:6871))
        (PORT d[6] (4990:4990:4990) (5188:5188:5188))
        (PORT d[7] (5778:5778:5778) (5964:5964:5964))
        (PORT d[8] (3916:3916:3916) (4198:4198:4198))
        (PORT d[9] (6265:6265:6265) (6271:6271:6271))
        (PORT d[10] (4994:4994:4994) (5102:5102:5102))
        (PORT d[11] (3986:3986:3986) (4099:4099:4099))
        (PORT d[12] (5051:5051:5051) (5134:5134:5134))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5165:5165:5165) (5190:5190:5190))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2458:2458:2458))
        (PORT d[0] (4072:4072:4072) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2381:2381:2381))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (1406:1406:1406) (1451:1451:1451))
        (PORT datad (2612:2612:2612) (2547:2547:2547))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2288:2288:2288))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2422:2422:2422))
        (PORT d[1] (4538:4538:4538) (4466:4466:4466))
        (PORT d[2] (3617:3617:3617) (3587:3587:3587))
        (PORT d[3] (4491:4491:4491) (4412:4412:4412))
        (PORT d[4] (4086:4086:4086) (3976:3976:3976))
        (PORT d[5] (4250:4250:4250) (4248:4248:4248))
        (PORT d[6] (4876:4876:4876) (4778:4778:4778))
        (PORT d[7] (2858:2858:2858) (2946:2946:2946))
        (PORT d[8] (4207:4207:4207) (4405:4405:4405))
        (PORT d[9] (4536:4536:4536) (4534:4534:4534))
        (PORT d[10] (2590:2590:2590) (2543:2543:2543))
        (PORT d[11] (2563:2563:2563) (2487:2487:2487))
        (PORT d[12] (5472:5472:5472) (5507:5507:5507))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4427:4427:4427))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3885:3885:3885))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (3662:3662:3662) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1583:1583:1583))
        (PORT clk (2498:2498:2498) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2712:2712:2712))
        (PORT d[1] (1589:1589:1589) (1627:1627:1627))
        (PORT d[2] (3924:3924:3924) (3954:3954:3954))
        (PORT d[3] (1592:1592:1592) (1651:1651:1651))
        (PORT d[4] (5104:5104:5104) (5131:5131:5131))
        (PORT d[5] (1851:1851:1851) (1870:1870:1870))
        (PORT d[6] (5270:5270:5270) (5424:5424:5424))
        (PORT d[7] (4313:4313:4313) (4384:4384:4384))
        (PORT d[8] (4670:4670:4670) (4916:4916:4916))
        (PORT d[9] (2716:2716:2716) (2697:2697:2697))
        (PORT d[10] (6453:6453:6453) (6560:6560:6560))
        (PORT d[11] (4387:4387:4387) (4524:4524:4524))
        (PORT d[12] (5136:5136:5136) (5205:5205:5205))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4645:4645:4645))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2487:2487:2487))
        (PORT d[0] (2016:2016:2016) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2326:2326:2326))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2420:2420:2420))
        (PORT d[1] (4793:4793:4793) (4714:4714:4714))
        (PORT d[2] (3325:3325:3325) (3303:3303:3303))
        (PORT d[3] (4457:4457:4457) (4380:4380:4380))
        (PORT d[4] (4457:4457:4457) (4343:4343:4343))
        (PORT d[5] (5291:5291:5291) (5290:5290:5290))
        (PORT d[6] (4890:4890:4890) (4794:4794:4794))
        (PORT d[7] (2839:2839:2839) (2927:2927:2927))
        (PORT d[8] (4220:4220:4220) (4418:4418:4418))
        (PORT d[9] (4482:4482:4482) (4485:4485:4485))
        (PORT d[10] (2620:2620:2620) (2578:2578:2578))
        (PORT d[11] (2838:2838:2838) (2748:2748:2748))
        (PORT d[12] (6653:6653:6653) (6600:6600:6600))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6764:6764:6764) (6837:6837:6837))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3886:3886:3886))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (6857:6857:6857) (6988:6988:6988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1919:1919:1919))
        (PORT clk (2501:2501:2501) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1259:1259:1259))
        (PORT d[1] (1263:1263:1263) (1305:1305:1305))
        (PORT d[2] (1324:1324:1324) (1329:1329:1329))
        (PORT d[3] (1263:1263:1263) (1321:1321:1321))
        (PORT d[4] (1227:1227:1227) (1255:1255:1255))
        (PORT d[5] (1214:1214:1214) (1253:1253:1253))
        (PORT d[6] (2169:2169:2169) (2181:2181:2181))
        (PORT d[7] (1217:1217:1217) (1255:1255:1255))
        (PORT d[8] (4639:4639:4639) (4883:4883:4883))
        (PORT d[9] (5642:5642:5642) (5692:5692:5692))
        (PORT d[10] (1441:1441:1441) (1453:1453:1453))
        (PORT d[11] (4341:4341:4341) (4478:4478:4478))
        (PORT d[12] (1264:1264:1264) (1308:1308:1308))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4898:4898:4898) (4884:4884:4884))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (PORT d[0] (1997:1997:1997) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (646:646:646))
        (PORT datab (1079:1079:1079) (1066:1066:1066))
        (PORT datac (1407:1407:1407) (1452:1452:1452))
        (PORT datad (776:776:776) (767:767:767))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2495:2495:2495))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2073:2073:2073))
        (PORT d[1] (4888:4888:4888) (4812:4812:4812))
        (PORT d[2] (3687:3687:3687) (3665:3665:3665))
        (PORT d[3] (4817:4817:4817) (4733:4733:4733))
        (PORT d[4] (4776:4776:4776) (4656:4656:4656))
        (PORT d[5] (4950:4950:4950) (4952:4952:4952))
        (PORT d[6] (5244:5244:5244) (5140:5140:5140))
        (PORT d[7] (3207:3207:3207) (3296:3296:3296))
        (PORT d[8] (4500:4500:4500) (4689:4689:4689))
        (PORT d[9] (4868:4868:4868) (4868:4868:4868))
        (PORT d[10] (2222:2222:2222) (2175:2175:2175))
        (PORT d[11] (2157:2157:2157) (2078:2078:2078))
        (PORT d[12] (5102:5102:5102) (5140:5140:5140))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7068:7068:7068) (7134:7134:7134))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4252:4252:4252))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (7190:7190:7190) (7313:7313:7313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1623:1623:1623))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1305:1305:1305))
        (PORT d[1] (1213:1213:1213) (1252:1252:1252))
        (PORT d[2] (3924:3924:3924) (3953:3953:3953))
        (PORT d[3] (1214:1214:1214) (1268:1268:1268))
        (PORT d[4] (1554:1554:1554) (1593:1593:1593))
        (PORT d[5] (1180:1180:1180) (1221:1221:1221))
        (PORT d[6] (1768:1768:1768) (1788:1788:1788))
        (PORT d[7] (1564:1564:1564) (1597:1597:1597))
        (PORT d[8] (1804:1804:1804) (1838:1838:1838))
        (PORT d[9] (2392:2392:2392) (2380:2380:2380))
        (PORT d[10] (1743:1743:1743) (1756:1756:1756))
        (PORT d[11] (4708:4708:4708) (4840:4840:4840))
        (PORT d[12] (1214:1214:1214) (1254:1254:1254))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2841:2841:2841))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (PORT d[0] (1705:1705:1705) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3073:3073:3073))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3166:3166:3166))
        (PORT d[1] (5875:5875:5875) (5809:5809:5809))
        (PORT d[2] (3996:3996:3996) (3968:3968:3968))
        (PORT d[3] (7352:7352:7352) (7433:7433:7433))
        (PORT d[4] (5212:5212:5212) (5223:5223:5223))
        (PORT d[5] (4940:4940:4940) (4942:4942:4942))
        (PORT d[6] (4338:4338:4338) (4382:4382:4382))
        (PORT d[7] (3796:3796:3796) (3877:3877:3877))
        (PORT d[8] (4517:4517:4517) (4459:4459:4459))
        (PORT d[9] (5757:5757:5757) (5651:5651:5651))
        (PORT d[10] (4065:4065:4065) (3983:3983:3983))
        (PORT d[11] (2477:2477:2477) (2395:2395:2395))
        (PORT d[12] (5077:5077:5077) (5112:5112:5112))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4760:4760:4760))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4561:4561:4561))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (3331:3331:3331) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1548:1548:1548))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1243:1243:1243))
        (PORT d[1] (1136:1136:1136) (1171:1171:1171))
        (PORT d[2] (2049:2049:2049) (2020:2020:2020))
        (PORT d[3] (1226:1226:1226) (1263:1263:1263))
        (PORT d[4] (1560:1560:1560) (1600:1600:1600))
        (PORT d[5] (1191:1191:1191) (1236:1236:1236))
        (PORT d[6] (1837:1837:1837) (1855:1855:1855))
        (PORT d[7] (1950:1950:1950) (1977:1977:1977))
        (PORT d[8] (1783:1783:1783) (1815:1815:1815))
        (PORT d[9] (2008:2008:2008) (2000:2000:2000))
        (PORT d[10] (1412:1412:1412) (1422:1422:1422))
        (PORT d[11] (1244:1244:1244) (1284:1284:1284))
        (PORT d[12] (1862:1862:1862) (1887:1887:1887))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4624:4624:4624))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (1358:1358:1358) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3390:3390:3390))
        (PORT clk (2566:2566:2566) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2465:2465:2465))
        (PORT d[1] (5893:5893:5893) (5828:5828:5828))
        (PORT d[2] (4010:4010:4010) (3983:3983:3983))
        (PORT d[3] (7351:7351:7351) (7432:7432:7432))
        (PORT d[4] (5212:5212:5212) (5222:5222:5222))
        (PORT d[5] (4930:4930:4930) (4933:4933:4933))
        (PORT d[6] (4337:4337:4337) (4381:4381:4381))
        (PORT d[7] (3532:3532:3532) (3610:3610:3610))
        (PORT d[8] (4472:4472:4472) (4411:4411:4411))
        (PORT d[9] (5431:5431:5431) (5329:5329:5329))
        (PORT d[10] (4033:4033:4033) (3943:3943:3943))
        (PORT d[11] (2501:2501:2501) (2422:2422:2422))
        (PORT d[12] (4775:4775:4775) (4814:4814:4814))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3729:3729:3729))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4577:4577:4577))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2591:2591:2591))
        (PORT d[0] (4398:4398:4398) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1241:1241:1241))
        (PORT clk (2514:2514:2514) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1255:1255:1255))
        (PORT d[1] (1174:1174:1174) (1209:1209:1209))
        (PORT d[2] (2063:2063:2063) (2035:2035:2035))
        (PORT d[3] (1246:1246:1246) (1299:1299:1299))
        (PORT d[4] (1268:1268:1268) (1316:1316:1316))
        (PORT d[5] (1204:1204:1204) (1249:1249:1249))
        (PORT d[6] (1220:1220:1220) (1269:1269:1269))
        (PORT d[7] (1207:1207:1207) (1234:1234:1234))
        (PORT d[8] (1482:1482:1482) (1522:1522:1522))
        (PORT d[9] (1995:1995:1995) (1986:1986:1986))
        (PORT d[10] (1424:1424:1424) (1435:1435:1435))
        (PORT d[11] (1237:1237:1237) (1281:1281:1281))
        (PORT d[12] (1285:1285:1285) (1332:1332:1332))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4985:4985:4985))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2502:2502:2502))
        (PORT d[0] (2006:2006:2006) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3058:3058:3058))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3524:3524:3524))
        (PORT d[1] (5876:5876:5876) (5810:5810:5810))
        (PORT d[2] (3689:3689:3689) (3669:3669:3669))
        (PORT d[3] (4782:4782:4782) (4696:4696:4696))
        (PORT d[4] (4803:4803:4803) (4684:4684:4684))
        (PORT d[5] (4949:4949:4949) (4951:4951:4951))
        (PORT d[6] (4675:4675:4675) (4714:4714:4714))
        (PORT d[7] (5496:5496:5496) (5399:5399:5399))
        (PORT d[8] (4491:4491:4491) (4431:4431:4431))
        (PORT d[9] (4825:4825:4825) (4821:4821:4821))
        (PORT d[10] (4380:4380:4380) (4287:4287:4287))
        (PORT d[11] (2480:2480:2480) (2401:2401:2401))
        (PORT d[12] (5019:5019:5019) (5051:5051:5051))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1933:1933:1933))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4256:4256:4256))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (3855:3855:3855) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (889:889:889))
        (PORT clk (2499:2499:2499) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (937:937:937))
        (PORT d[1] (897:897:897) (945:945:945))
        (PORT d[2] (2055:2055:2055) (2027:2027:2027))
        (PORT d[3] (877:877:877) (925:925:925))
        (PORT d[4] (1587:1587:1587) (1628:1628:1628))
        (PORT d[5] (863:863:863) (913:913:913))
        (PORT d[6] (1868:1868:1868) (1889:1889:1889))
        (PORT d[7] (1907:1907:1907) (1931:1931:1931))
        (PORT d[8] (1797:1797:1797) (1831:1831:1831))
        (PORT d[9] (2014:2014:2014) (2007:2007:2007))
        (PORT d[10] (842:842:842) (888:888:888))
        (PORT d[11] (4677:4677:4677) (4808:4808:4808))
        (PORT d[12] (872:872:872) (918:918:918))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (4846:4846:4846))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (PORT d[0] (1701:1701:1701) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1247:1247:1247))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (1407:1407:1407) (1452:1452:1452))
        (PORT datad (396:396:396) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (776:776:776))
        (PORT datab (1452:1452:1452) (1489:1489:1489))
        (PORT datac (741:741:741) (727:727:727))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (5330:5330:5330))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4245:4245:4245))
        (PORT d[1] (4421:4421:4421) (4329:4329:4329))
        (PORT d[2] (4050:4050:4050) (4062:4062:4062))
        (PORT d[3] (5253:5253:5253) (5344:5344:5344))
        (PORT d[4] (3791:3791:3791) (3806:3806:3806))
        (PORT d[5] (4194:4194:4194) (4100:4100:4100))
        (PORT d[6] (5698:5698:5698) (5718:5718:5718))
        (PORT d[7] (4129:4129:4129) (4050:4050:4050))
        (PORT d[8] (6141:6141:6141) (6078:6078:6078))
        (PORT d[9] (4102:4102:4102) (4019:4019:4019))
        (PORT d[10] (5357:5357:5357) (5233:5233:5233))
        (PORT d[11] (7245:7245:7245) (7198:7198:7198))
        (PORT d[12] (6533:6533:6533) (6622:6622:6622))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5627:5627:5627))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5831:5831:5831) (5973:5973:5973))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (5185:5185:5185) (5397:5397:5397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1624:1624:1624))
        (PORT clk (2437:2437:2437) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6194:6194:6194) (6337:6337:6337))
        (PORT d[1] (3030:3030:3030) (3067:3067:3067))
        (PORT d[2] (4781:4781:4781) (5000:5000:5000))
        (PORT d[3] (5091:5091:5091) (5117:5117:5117))
        (PORT d[4] (4151:4151:4151) (4210:4210:4210))
        (PORT d[5] (6472:6472:6472) (6554:6554:6554))
        (PORT d[6] (5454:5454:5454) (5580:5580:5580))
        (PORT d[7] (3188:3188:3188) (3183:3183:3183))
        (PORT d[8] (2961:2961:2961) (3089:3089:3089))
        (PORT d[9] (3539:3539:3539) (3511:3511:3511))
        (PORT d[10] (5799:5799:5799) (5940:5940:5940))
        (PORT d[11] (3006:3006:3006) (3033:3033:3033))
        (PORT d[12] (3669:3669:3669) (3798:3798:3798))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (6023:6023:6023))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (PORT d[0] (3129:3129:3129) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4697:4697:4697))
        (PORT clk (2473:2473:2473) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (5179:5179:5179))
        (PORT d[1] (4116:4116:4116) (4035:4035:4035))
        (PORT d[2] (4779:4779:4779) (4785:4785:4785))
        (PORT d[3] (5160:5160:5160) (5247:5247:5247))
        (PORT d[4] (3877:3877:3877) (3907:3907:3907))
        (PORT d[5] (4166:4166:4166) (4077:4077:4077))
        (PORT d[6] (5359:5359:5359) (5387:5387:5387))
        (PORT d[7] (4139:4139:4139) (4061:4061:4061))
        (PORT d[8] (6123:6123:6123) (6062:6062:6062))
        (PORT d[9] (4111:4111:4111) (4030:4030:4030))
        (PORT d[10] (5974:5974:5974) (5839:5839:5839))
        (PORT d[11] (6944:6944:6944) (6910:6910:6910))
        (PORT d[12] (6183:6183:6183) (6280:6280:6280))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4211:4211:4211))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (5657:5657:5657))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2495:2495:2495))
        (PORT d[0] (4935:4935:4935) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1632:1632:1632))
        (PORT clk (2422:2422:2422) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (6031:6031:6031))
        (PORT d[1] (3065:3065:3065) (3104:3104:3104))
        (PORT d[2] (4714:4714:4714) (4925:4925:4925))
        (PORT d[3] (5066:5066:5066) (5076:5076:5076))
        (PORT d[4] (3801:3801:3801) (3863:3863:3863))
        (PORT d[5] (6450:6450:6450) (6529:6529:6529))
        (PORT d[6] (5121:5121:5121) (5253:5253:5253))
        (PORT d[7] (3914:3914:3914) (3904:3904:3904))
        (PORT d[8] (3433:3433:3433) (3597:3597:3597))
        (PORT d[9] (3577:3577:3577) (3554:3554:3554))
        (PORT d[10] (5791:5791:5791) (5931:5931:5931))
        (PORT d[11] (3015:3015:3015) (3043:3043:3043))
        (PORT d[12] (3291:3291:3291) (3425:3425:3425))
        (PORT clk (2417:2417:2417) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5771:5771:5771))
        (PORT clk (2417:2417:2417) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT d[0] (5575:5575:5575) (5709:5709:5709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4659:4659:4659))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4238:4238:4238))
        (PORT d[1] (4092:4092:4092) (4007:4007:4007))
        (PORT d[2] (4026:4026:4026) (4036:4036:4036))
        (PORT d[3] (5603:5603:5603) (5682:5682:5682))
        (PORT d[4] (3820:3820:3820) (3845:3845:3845))
        (PORT d[5] (4159:4159:4159) (4064:4064:4064))
        (PORT d[6] (5724:5724:5724) (5746:5746:5746))
        (PORT d[7] (4027:4027:4027) (3932:3932:3932))
        (PORT d[8] (6150:6150:6150) (6088:6088:6088))
        (PORT d[9] (4056:4056:4056) (3966:3966:3966))
        (PORT d[10] (5327:5327:5327) (5203:5203:5203))
        (PORT d[11] (7305:7305:7305) (7261:7261:7261))
        (PORT d[12] (6233:6233:6233) (6333:6333:6333))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3614:3614:3614))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5866:5866:5866) (6010:6010:6010))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (5882:5882:5882) (6056:6056:6056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1607:1607:1607))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (6376:6376:6376))
        (PORT d[1] (2987:2987:2987) (3019:3019:3019))
        (PORT d[2] (4748:4748:4748) (4965:4965:4965))
        (PORT d[3] (5372:5372:5372) (5391:5391:5391))
        (PORT d[4] (4150:4150:4150) (4209:4209:4209))
        (PORT d[5] (6473:6473:6473) (6554:6554:6554))
        (PORT d[6] (5836:5836:5836) (5955:5955:5955))
        (PORT d[7] (2904:2904:2904) (2911:2911:2911))
        (PORT d[8] (3804:3804:3804) (3962:3962:3962))
        (PORT d[9] (3556:3556:3556) (3531:3531:3531))
        (PORT d[10] (6160:6160:6160) (6297:6297:6297))
        (PORT d[11] (2990:2990:2990) (3014:3014:3014))
        (PORT d[12] (3670:3670:3670) (3799:3799:3799))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3732:3732:3732))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT d[0] (5457:5457:5457) (5438:5438:5438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3282:3282:3282) (3305:3305:3305))
        (PORT datab (3951:3951:3951) (3884:3884:3884))
        (PORT datac (1049:1049:1049) (1037:1037:1037))
        (PORT datad (1072:1072:1072) (1063:1063:1063))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4724:4724:4724))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4302:4302:4302))
        (PORT d[1] (4117:4117:4117) (4037:4037:4037))
        (PORT d[2] (4022:4022:4022) (4032:4032:4032))
        (PORT d[3] (5271:5271:5271) (5363:5363:5363))
        (PORT d[4] (3803:3803:3803) (3820:3820:3820))
        (PORT d[5] (6127:6127:6127) (5986:5986:5986))
        (PORT d[6] (5727:5727:5727) (5750:5750:5750))
        (PORT d[7] (4082:4082:4082) (3997:3997:3997))
        (PORT d[8] (6125:6125:6125) (6059:6059:6059))
        (PORT d[9] (4079:4079:4079) (3993:3993:3993))
        (PORT d[10] (6007:6007:6007) (5875:5875:5875))
        (PORT d[11] (7244:7244:7244) (7198:7198:7198))
        (PORT d[12] (6540:6540:6540) (6638:6638:6638))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5308:5308:5308))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5629:5629:5629))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (4885:4885:4885) (4897:4897:4897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1661:1661:1661))
        (PORT clk (2430:2430:2430) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (6032:6032:6032))
        (PORT d[1] (3037:3037:3037) (3073:3073:3073))
        (PORT d[2] (4761:4761:4761) (4958:4958:4958))
        (PORT d[3] (5064:5064:5064) (5089:5089:5089))
        (PORT d[4] (4117:4117:4117) (4174:4174:4174))
        (PORT d[5] (6464:6464:6464) (6545:6545:6545))
        (PORT d[6] (5478:5478:5478) (5604:5604:5604))
        (PORT d[7] (2863:2863:2863) (2873:2873:2873))
        (PORT d[8] (3439:3439:3439) (3604:3604:3604))
        (PORT d[9] (3577:3577:3577) (3554:3554:3554))
        (PORT d[10] (5798:5798:5798) (5939:5939:5939))
        (PORT d[11] (3014:3014:3014) (3042:3042:3042))
        (PORT d[12] (3662:3662:3662) (3790:3790:3790))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4910:4910:4910))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2416:2416:2416))
        (PORT d[0] (3189:3189:3189) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1097:1097:1097))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3907:3907:3907) (3850:3850:3850))
        (PORT datad (1034:1034:1034) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3466:3466:3466))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3349:3349:3349))
        (PORT d[1] (2949:2949:2949) (2927:2927:2927))
        (PORT d[2] (2967:2967:2967) (2926:2926:2926))
        (PORT d[3] (2716:2716:2716) (2708:2708:2708))
        (PORT d[4] (2786:2786:2786) (2775:2775:2775))
        (PORT d[5] (3023:3023:3023) (3004:3004:3004))
        (PORT d[6] (5447:5447:5447) (5539:5539:5539))
        (PORT d[7] (2713:2713:2713) (2710:2710:2710))
        (PORT d[8] (7977:7977:7977) (7971:7971:7971))
        (PORT d[9] (6204:6204:6204) (6269:6269:6269))
        (PORT d[10] (3979:3979:3979) (3935:3935:3935))
        (PORT d[11] (7866:7866:7866) (7951:7951:7951))
        (PORT d[12] (6230:6230:6230) (6383:6383:6383))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5224:5224:5224))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7334:7334:7334) (7518:7518:7518))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (6003:6003:6003) (6253:6253:6253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1620:1620:1620))
        (PORT clk (2477:2477:2477) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6883:6883:6883) (7056:7056:7056))
        (PORT d[1] (3112:3112:3112) (3136:3136:3136))
        (PORT d[2] (5404:5404:5404) (5557:5557:5557))
        (PORT d[3] (3951:3951:3951) (3939:3939:3939))
        (PORT d[4] (3657:3657:3657) (3643:3643:3643))
        (PORT d[5] (4509:4509:4509) (4470:4470:4470))
        (PORT d[6] (5756:5756:5756) (5869:5869:5869))
        (PORT d[7] (4426:4426:4426) (4412:4412:4412))
        (PORT d[8] (2708:2708:2708) (2884:2884:2884))
        (PORT d[9] (4771:4771:4771) (4715:4715:4715))
        (PORT d[10] (6046:6046:6046) (6145:6145:6145))
        (PORT d[11] (3221:3221:3221) (3212:3212:3212))
        (PORT d[12] (4630:4630:4630) (4734:4734:4734))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6936:6936:6936) (7005:7005:7005))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (PORT d[0] (7880:7880:7880) (7677:7677:7677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3730:3730:3730))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5501:5501:5501))
        (PORT d[1] (4880:4880:4880) (4786:4786:4786))
        (PORT d[2] (4093:4093:4093) (4136:4136:4136))
        (PORT d[3] (4327:4327:4327) (4344:4344:4344))
        (PORT d[4] (4146:4146:4146) (4084:4084:4084))
        (PORT d[5] (4489:4489:4489) (4435:4435:4435))
        (PORT d[6] (5127:5127:5127) (5234:5234:5234))
        (PORT d[7] (5417:5417:5417) (5284:5284:5284))
        (PORT d[8] (5968:5968:5968) (5840:5840:5840))
        (PORT d[9] (5189:5189:5189) (5257:5257:5257))
        (PORT d[10] (5023:5023:5023) (4943:4943:4943))
        (PORT d[11] (5363:5363:5363) (5197:5197:5197))
        (PORT d[12] (5697:5697:5697) (5459:5459:5459))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5624:5624:5624) (5687:5687:5687))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4469:4469:4469))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (5325:5325:5325) (5371:5371:5371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2263:2263:2263))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3837:3837:3837))
        (PORT d[1] (4048:4048:4048) (3960:3960:3960))
        (PORT d[2] (3531:3531:3531) (3530:3530:3530))
        (PORT d[3] (5470:5470:5470) (5588:5588:5588))
        (PORT d[4] (3444:3444:3444) (3516:3516:3516))
        (PORT d[5] (5683:5683:5683) (5775:5775:5775))
        (PORT d[6] (4792:4792:4792) (4942:4942:4942))
        (PORT d[7] (5071:5071:5071) (5221:5221:5221))
        (PORT d[8] (2718:2718:2718) (2875:2875:2875))
        (PORT d[9] (4677:4677:4677) (4542:4542:4542))
        (PORT d[10] (4549:4549:4549) (4609:4609:4609))
        (PORT d[11] (3319:3319:3319) (3365:3365:3365))
        (PORT d[12] (3223:3223:3223) (3340:3340:3340))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4486:4486:4486))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT d[0] (3667:3667:3667) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3698:3698:3698))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4270:4270:4270))
        (PORT d[1] (3728:3728:3728) (3654:3654:3654))
        (PORT d[2] (3724:3724:3724) (3731:3731:3731))
        (PORT d[3] (3954:3954:3954) (3922:3922:3922))
        (PORT d[4] (3436:3436:3436) (3455:3455:3455))
        (PORT d[5] (6459:6459:6459) (6313:6313:6313))
        (PORT d[6] (3915:3915:3915) (3933:3933:3933))
        (PORT d[7] (3709:3709:3709) (3624:3624:3624))
        (PORT d[8] (6182:6182:6182) (6127:6127:6127))
        (PORT d[9] (4608:4608:4608) (4484:4484:4484))
        (PORT d[10] (4715:4715:4715) (4610:4610:4610))
        (PORT d[11] (7286:7286:7286) (7247:7247:7247))
        (PORT d[12] (3888:3888:3888) (3800:3800:3800))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3837:3837:3837))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (5982:5982:5982))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (4913:4913:4913) (4708:4708:4708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (943:943:943))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (6377:6377:6377))
        (PORT d[1] (2701:2701:2701) (2744:2744:2744))
        (PORT d[2] (4747:4747:4747) (4951:4951:4951))
        (PORT d[3] (5406:5406:5406) (5427:5427:5427))
        (PORT d[4] (2837:2837:2837) (2896:2896:2896))
        (PORT d[5] (5319:5319:5319) (5370:5370:5370))
        (PORT d[6] (5461:5461:5461) (5586:5586:5586))
        (PORT d[7] (3569:3569:3569) (3559:3559:3559))
        (PORT d[8] (3810:3810:3810) (3970:3970:3970))
        (PORT d[9] (3189:3189:3189) (3169:3169:3169))
        (PORT d[10] (6134:6134:6134) (6271:6271:6271))
        (PORT d[11] (2978:2978:2978) (2996:2996:2996))
        (PORT d[12] (4038:4038:4038) (4163:4163:4163))
        (PORT clk (2455:2455:2455) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6125:6125:6125) (6092:6092:6092))
        (PORT clk (2455:2455:2455) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (5654:5654:5654) (5837:5837:5837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3724:3724:3724))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3937:3937:3937))
        (PORT d[1] (4058:4058:4058) (3974:3974:3974))
        (PORT d[2] (4434:4434:4434) (4437:4437:4437))
        (PORT d[3] (5628:5628:5628) (5717:5717:5717))
        (PORT d[4] (3772:3772:3772) (3783:3783:3783))
        (PORT d[5] (4820:4820:4820) (4699:4699:4699))
        (PORT d[6] (3931:3931:3931) (3934:3934:3934))
        (PORT d[7] (4079:4079:4079) (3990:3990:3990))
        (PORT d[8] (6508:6508:6508) (6441:6441:6441))
        (PORT d[9] (4050:4050:4050) (3959:3959:3959))
        (PORT d[10] (5075:5075:5075) (4970:4970:4970))
        (PORT d[11] (7677:7677:7677) (7628:7628:7628))
        (PORT d[12] (4266:4266:4266) (4170:4170:4170))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3885:3885:3885))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4845:4845:4845))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (6228:6228:6228) (6399:6399:6399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (919:919:919))
        (PORT clk (2466:2466:2466) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3140:3140:3140))
        (PORT d[1] (3031:3031:3031) (3065:3065:3065))
        (PORT d[2] (4461:4461:4461) (4684:4684:4684))
        (PORT d[3] (5433:5433:5433) (5455:5455:5455))
        (PORT d[4] (2722:2722:2722) (2773:2773:2773))
        (PORT d[5] (5307:5307:5307) (5357:5357:5357))
        (PORT d[6] (5888:5888:5888) (6011:6011:6011))
        (PORT d[7] (3546:3546:3546) (3533:3533:3533))
        (PORT d[8] (3811:3811:3811) (3970:3970:3970))
        (PORT d[9] (3820:3820:3820) (3790:3790:3790))
        (PORT d[10] (2828:2828:2828) (2832:2832:2832))
        (PORT d[11] (2997:2997:2997) (3015:3015:3015))
        (PORT d[12] (2469:2469:2469) (2559:2559:2559))
        (PORT clk (2461:2461:2461) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3578:3578:3578))
        (PORT clk (2461:2461:2461) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2460:2460:2460))
        (PORT d[0] (4239:4239:4239) (4242:4242:4242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3290:3290:3290) (3316:3316:3316))
        (PORT datab (3959:3959:3959) (3894:3894:3894))
        (PORT datac (767:767:767) (768:768:768))
        (PORT datad (1050:1050:1050) (1038:1038:1038))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1106:1106:1106))
        (PORT datab (3953:3953:3953) (3887:3887:3887))
        (PORT datac (2401:2401:2401) (2384:2384:2384))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (4868:4868:4868))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5559:5559:5559))
        (PORT d[1] (5251:5251:5251) (5159:5159:5159))
        (PORT d[2] (4399:4399:4399) (4432:4432:4432))
        (PORT d[3] (4670:4670:4670) (4674:4674:4674))
        (PORT d[4] (4804:4804:4804) (4716:4716:4716))
        (PORT d[5] (4812:4812:4812) (4750:4750:4750))
        (PORT d[6] (5159:5159:5159) (5268:5268:5268))
        (PORT d[7] (5171:5171:5171) (5049:5049:5049))
        (PORT d[8] (6621:6621:6621) (6467:6467:6467))
        (PORT d[9] (5160:5160:5160) (5227:5227:5227))
        (PORT d[10] (5388:5388:5388) (5299:5299:5299))
        (PORT d[11] (5986:5986:5986) (5806:5806:5806))
        (PORT d[12] (6237:6237:6237) (5996:5996:5996))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3055:3055:3055))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4433:4433:4433))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (4400:4400:4400) (4500:4500:4500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2001:2001:2001))
        (PORT clk (2468:2468:2468) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4161:4161:4161))
        (PORT d[1] (4703:4703:4703) (4595:4595:4595))
        (PORT d[2] (3882:3882:3882) (3875:3875:3875))
        (PORT d[3] (5495:5495:5495) (5619:5619:5619))
        (PORT d[4] (3498:3498:3498) (3565:3565:3565))
        (PORT d[5] (5992:5992:5992) (6081:6081:6081))
        (PORT d[6] (5037:5037:5037) (5173:5173:5173))
        (PORT d[7] (5071:5071:5071) (5220:5220:5220))
        (PORT d[8] (2711:2711:2711) (2868:2868:2868))
        (PORT d[9] (5321:5321:5321) (5157:5157:5157))
        (PORT d[10] (4517:4517:4517) (4574:4574:4574))
        (PORT d[11] (3673:3673:3673) (3711:3711:3711))
        (PORT d[12] (3186:3186:3186) (3301:3301:3301))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4012:4012:4012))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (PORT d[0] (3954:3954:3954) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4021:4021:4021))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3546:3546:3546))
        (PORT d[1] (4740:4740:4740) (4630:4630:4630))
        (PORT d[2] (4771:4771:4771) (4778:4778:4778))
        (PORT d[3] (6303:6303:6303) (6373:6373:6373))
        (PORT d[4] (4154:4154:4154) (4168:4168:4168))
        (PORT d[5] (7189:7189:7189) (7034:7034:7034))
        (PORT d[6] (4603:4603:4603) (4607:4607:4607))
        (PORT d[7] (4477:4477:4477) (4387:4387:4387))
        (PORT d[8] (3896:3896:3896) (3874:3874:3874))
        (PORT d[9] (4451:4451:4451) (4363:4363:4363))
        (PORT d[10] (5464:5464:5464) (5351:5351:5351))
        (PORT d[11] (8014:8014:8014) (7964:7964:7964))
        (PORT d[12] (4805:4805:4805) (4670:4670:4670))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6255:6255:6255) (6302:6302:6302))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6522:6522:6522) (6662:6662:6662))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (4812:4812:4812) (4989:4989:4989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1519:1519:1519))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2754:2754:2754))
        (PORT d[1] (3400:3400:3400) (3429:3429:3429))
        (PORT d[2] (4777:4777:4777) (4999:4999:4999))
        (PORT d[3] (4991:4991:4991) (5026:5026:5026))
        (PORT d[4] (2324:2324:2324) (2379:2379:2379))
        (PORT d[5] (5352:5352:5352) (5408:5408:5408))
        (PORT d[6] (4725:4725:4725) (4801:4801:4801))
        (PORT d[7] (3555:3555:3555) (3528:3528:3528))
        (PORT d[8] (2316:2316:2316) (2451:2451:2451))
        (PORT d[9] (4527:4527:4527) (4485:4485:4485))
        (PORT d[10] (3164:3164:3164) (3167:3167:3167))
        (PORT d[11] (3364:3364:3364) (3387:3387:3387))
        (PORT d[12] (4725:4725:4725) (4836:4836:4836))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5233:5233:5233))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3118:3118:3118) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3280:3280:3280) (3303:3303:3303))
        (PORT datab (3949:3949:3949) (3882:3882:3882))
        (PORT datac (2422:2422:2422) (2393:2393:2393))
        (PORT datad (1358:1358:1358) (1347:1347:1347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (2957:2957:2957))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3740:3740:3740))
        (PORT d[1] (2970:2970:2970) (2939:2939:2939))
        (PORT d[2] (2623:2623:2623) (2606:2606:2606))
        (PORT d[3] (3383:3383:3383) (3347:3347:3347))
        (PORT d[4] (2715:2715:2715) (2698:2698:2698))
        (PORT d[5] (3015:3015:3015) (2989:2989:2989))
        (PORT d[6] (3194:3194:3194) (3169:3169:3169))
        (PORT d[7] (2669:2669:2669) (2659:2659:2659))
        (PORT d[8] (3423:3423:3423) (3434:3434:3434))
        (PORT d[9] (3309:3309:3309) (3263:3263:3263))
        (PORT d[10] (4000:4000:4000) (3953:3953:3953))
        (PORT d[11] (3360:3360:3360) (3294:3294:3294))
        (PORT d[12] (2820:2820:2820) (2811:2811:2811))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3360:3360:3360))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7315:7315:7315) (7498:7498:7498))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3585:3585:3585) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1891:1891:1891))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7234:7234:7234) (7400:7400:7400))
        (PORT d[1] (3664:3664:3664) (3674:3674:3674))
        (PORT d[2] (5771:5771:5771) (5919:5919:5919))
        (PORT d[3] (4344:4344:4344) (4329:4329:4329))
        (PORT d[4] (3326:3326:3326) (3315:3315:3315))
        (PORT d[5] (4543:4543:4543) (4506:4506:4506))
        (PORT d[6] (3717:3717:3717) (3829:3829:3829))
        (PORT d[7] (4458:4458:4458) (4446:4446:4446))
        (PORT d[8] (3015:3015:3015) (3182:3182:3182))
        (PORT d[9] (5078:5078:5078) (5017:5017:5017))
        (PORT d[10] (6328:6328:6328) (6418:6418:6418))
        (PORT d[11] (3575:3575:3575) (3554:3554:3554))
        (PORT d[12] (4959:4959:4959) (5053:5053:5053))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6783:6783:6783) (6953:6953:6953))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2462:2462:2462))
        (PORT d[0] (4442:4442:4442) (4512:4512:4512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4001:4001:4001))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3874:3874:3874))
        (PORT d[1] (4438:4438:4438) (4342:4342:4342))
        (PORT d[2] (4404:4404:4404) (4411:4411:4411))
        (PORT d[3] (6005:6005:6005) (6097:6097:6097))
        (PORT d[4] (3794:3794:3794) (3808:3808:3808))
        (PORT d[5] (4437:4437:4437) (4392:4392:4392))
        (PORT d[6] (3916:3916:3916) (3919:3919:3919))
        (PORT d[7] (4104:4104:4104) (4019:4019:4019))
        (PORT d[8] (6548:6548:6548) (6483:6483:6483))
        (PORT d[9] (4268:4268:4268) (4155:4155:4155))
        (PORT d[10] (5096:5096:5096) (4988:4988:4988))
        (PORT d[11] (7657:7657:7657) (7615:7615:7615))
        (PORT d[12] (4122:4122:4122) (4014:4014:4014))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5290:5290:5290))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6214:6214:6214) (6359:6359:6359))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (5245:5245:5245) (5242:5242:5242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1836:1836:1836))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2837:2837:2837))
        (PORT d[1] (3025:3025:3025) (3059:3059:3059))
        (PORT d[2] (5053:5053:5053) (5247:5247:5247))
        (PORT d[3] (5707:5707:5707) (5722:5722:5722))
        (PORT d[4] (2336:2336:2336) (2390:2390:2390))
        (PORT d[5] (5329:5329:5329) (5382:5382:5382))
        (PORT d[6] (4396:4396:4396) (4479:4479:4479))
        (PORT d[7] (2576:2576:2576) (2588:2588:2588))
        (PORT d[8] (2362:2362:2362) (2507:2507:2507))
        (PORT d[9] (4148:4148:4148) (4110:4110:4110))
        (PORT d[10] (3168:3168:3168) (3176:3176:3176))
        (PORT d[11] (2652:2652:2652) (2677:2677:2677))
        (PORT d[12] (4406:4406:4406) (4526:4526:4526))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3657:3657:3657))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (2767:2767:2767) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3283:3283:3283) (3308:3308:3308))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1667:1667:1667) (1664:1664:1664))
        (PORT datad (1360:1360:1360) (1329:1329:1329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5903:5903:5903))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3382:3382:3382))
        (PORT d[1] (3316:3316:3316) (3289:3289:3289))
        (PORT d[2] (5132:5132:5132) (5382:5382:5382))
        (PORT d[3] (3025:3025:3025) (3005:3005:3005))
        (PORT d[4] (3080:3080:3080) (3074:3074:3074))
        (PORT d[5] (3286:3286:3286) (3246:3246:3246))
        (PORT d[6] (5403:5403:5403) (5493:5493:5493))
        (PORT d[7] (3282:3282:3282) (3246:3246:3246))
        (PORT d[8] (7926:7926:7926) (7912:7912:7912))
        (PORT d[9] (5848:5848:5848) (5920:5920:5920))
        (PORT d[10] (6208:6208:6208) (6100:6100:6100))
        (PORT d[11] (9245:9245:9245) (9356:9356:9356))
        (PORT d[12] (5930:5930:5930) (6087:6087:6087))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4897:4897:4897))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (6856:6856:6856))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (5677:5677:5677) (5937:5937:5937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3416:3416:3416))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6536:6536:6536) (6712:6712:6712))
        (PORT d[1] (8735:8735:8735) (8602:8602:8602))
        (PORT d[2] (5036:5036:5036) (5193:5193:5193))
        (PORT d[3] (3604:3604:3604) (3593:3593:3593))
        (PORT d[4] (4341:4341:4341) (4312:4312:4312))
        (PORT d[5] (4167:4167:4167) (4136:4136:4136))
        (PORT d[6] (4386:4386:4386) (4488:4488:4488))
        (PORT d[7] (4095:4095:4095) (4085:4085:4085))
        (PORT d[8] (2728:2728:2728) (2912:2912:2912))
        (PORT d[9] (4402:4402:4402) (4339:4339:4339))
        (PORT d[10] (5680:5680:5680) (5785:5785:5785))
        (PORT d[11] (4225:4225:4225) (4188:4188:4188))
        (PORT d[12] (4625:4625:4625) (4724:4724:4724))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6579:6579:6579) (6657:6657:6657))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (7287:7287:7287) (7120:7120:7120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (6264:6264:6264))
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3400:3400:3400))
        (PORT d[1] (3281:3281:3281) (3251:3251:3251))
        (PORT d[2] (5133:5133:5133) (5382:5382:5382))
        (PORT d[3] (3331:3331:3331) (3299:3299:3299))
        (PORT d[4] (3150:3150:3150) (3144:3144:3144))
        (PORT d[5] (3371:3371:3371) (3344:3344:3344))
        (PORT d[6] (5425:5425:5425) (5517:5517:5517))
        (PORT d[7] (3269:3269:3269) (3230:3230:3230))
        (PORT d[8] (7975:7975:7975) (7971:7971:7971))
        (PORT d[9] (3520:3520:3520) (3457:3457:3457))
        (PORT d[10] (4007:4007:4007) (3964:3964:3964))
        (PORT d[11] (9271:9271:9271) (9384:9384:9384))
        (PORT d[12] (6555:6555:6555) (6703:6703:6703))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3421:3421:3421))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6966:6966:6966) (7151:7151:7151))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (PORT d[0] (6476:6476:6476) (6603:6603:6603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3075:3075:3075))
        (PORT clk (2454:2454:2454) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6897:6897:6897) (7072:7072:7072))
        (PORT d[1] (8457:8457:8457) (8340:8340:8340))
        (PORT d[2] (5395:5395:5395) (5548:5548:5548))
        (PORT d[3] (3942:3942:3942) (3930:3930:3930))
        (PORT d[4] (3669:3669:3669) (3657:3657:3657))
        (PORT d[5] (4200:4200:4200) (4172:4172:4172))
        (PORT d[6] (4080:4080:4080) (4189:4189:4189))
        (PORT d[7] (4126:4126:4126) (4122:4122:4122))
        (PORT d[8] (2690:2690:2690) (2865:2865:2865))
        (PORT d[9] (4434:4434:4434) (4375:4375:4375))
        (PORT d[10] (6007:6007:6007) (6103:6103:6103))
        (PORT d[11] (4257:4257:4257) (4223:4223:4223))
        (PORT d[12] (4630:4630:4630) (4730:4730:4730))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (6095:6095:6095))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2437:2437:2437))
        (PORT d[0] (3989:3989:3989) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6572:6572:6572))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4226:4226:4226))
        (PORT d[1] (4046:4046:4046) (3963:3963:3963))
        (PORT d[2] (4404:4404:4404) (4411:4411:4411))
        (PORT d[3] (5930:5930:5930) (6007:6007:6007))
        (PORT d[4] (3812:3812:3812) (3827:3827:3827))
        (PORT d[5] (6466:6466:6466) (6321:6321:6321))
        (PORT d[6] (3911:3911:3911) (3913:3913:3913))
        (PORT d[7] (4095:4095:4095) (4009:4009:4009))
        (PORT d[8] (6515:6515:6515) (6448:6448:6448))
        (PORT d[9] (4095:4095:4095) (4010:4010:4010))
        (PORT d[10] (5087:5087:5087) (4978:4978:4978))
        (PORT d[11] (7683:7683:7683) (7637:7637:7637))
        (PORT d[12] (4423:4423:4423) (4290:4290:4290))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3874:3874:3874))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6310:6310:6310))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (6228:6228:6228) (6400:6400:6400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (917:917:917))
        (PORT clk (2460:2460:2460) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3112:3112:3112))
        (PORT d[1] (3018:3018:3018) (3051:3051:3051))
        (PORT d[2] (4408:4408:4408) (4633:4633:4633))
        (PORT d[3] (5428:5428:5428) (5451:5451:5451))
        (PORT d[4] (2739:2739:2739) (2789:2789:2789))
        (PORT d[5] (6831:6831:6831) (6905:6905:6905))
        (PORT d[6] (3709:3709:3709) (3818:3818:3818))
        (PORT d[7] (2543:2543:2543) (2555:2555:2555))
        (PORT d[8] (2624:2624:2624) (2759:2759:2759))
        (PORT d[9] (3819:3819:3819) (3790:3790:3790))
        (PORT d[10] (2770:2770:2770) (2775:2775:2775))
        (PORT d[11] (2973:2973:2973) (2996:2996:2996))
        (PORT d[12] (4046:4046:4046) (4172:4172:4172))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3730:3730:3730))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (PORT d[0] (4305:4305:4305) (4307:4307:4307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5230:5230:5230))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4795:4795:4795))
        (PORT d[1] (4357:4357:4357) (4330:4330:4330))
        (PORT d[2] (4801:4801:4801) (5057:5057:5057))
        (PORT d[3] (4907:4907:4907) (4993:4993:4993))
        (PORT d[4] (4127:4127:4127) (4111:4111:4111))
        (PORT d[5] (4095:4095:4095) (4080:4080:4080))
        (PORT d[6] (5933:5933:5933) (6136:6136:6136))
        (PORT d[7] (5285:5285:5285) (5397:5397:5397))
        (PORT d[8] (7597:7597:7597) (7584:7584:7584))
        (PORT d[9] (4787:4787:4787) (4874:4874:4874))
        (PORT d[10] (6170:6170:6170) (6055:6055:6055))
        (PORT d[11] (8846:8846:8846) (8945:8945:8945))
        (PORT d[12] (6293:6293:6293) (6439:6439:6439))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4662:4662:4662))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (6149:6149:6149))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (3970:3970:3970) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2919:2919:2919))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (5363:5363:5363))
        (PORT d[1] (7079:7079:7079) (6980:6980:6980))
        (PORT d[2] (3952:3952:3952) (4111:4111:4111))
        (PORT d[3] (5497:5497:5497) (5587:5587:5587))
        (PORT d[4] (4742:4742:4742) (4730:4730:4730))
        (PORT d[5] (4478:4478:4478) (4447:4447:4447))
        (PORT d[6] (4761:4761:4761) (4886:4886:4886))
        (PORT d[7] (5469:5469:5469) (5657:5657:5657))
        (PORT d[8] (3613:3613:3613) (3758:3758:3758))
        (PORT d[9] (4812:4812:4812) (4772:4772:4772))
        (PORT d[10] (4623:4623:4623) (4741:4741:4741))
        (PORT d[11] (4557:4557:4557) (4518:4518:4518))
        (PORT d[12] (2966:2966:2966) (3103:3103:3103))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6727:6727:6727) (6878:6878:6878))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (5914:5914:5914) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2604:2604:2604))
        (PORT datab (1324:1324:1324) (1280:1280:1280))
        (PORT datac (2176:2176:2176) (2113:2113:2113))
        (PORT datad (2986:2986:2986) (2954:2954:2954))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3018:3018:3018) (3001:3001:3001))
        (PORT datab (1591:1591:1591) (1533:1533:1533))
        (PORT datac (1193:1193:1193) (1146:1146:1146))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (5118:5118:5118))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5560:5560:5560))
        (PORT d[1] (4848:4848:4848) (4770:4770:4770))
        (PORT d[2] (4718:4718:4718) (4722:4722:4722))
        (PORT d[3] (4849:4849:4849) (4938:4938:4938))
        (PORT d[4] (4474:4474:4474) (4484:4484:4484))
        (PORT d[5] (5377:5377:5377) (5241:5241:5241))
        (PORT d[6] (4991:4991:4991) (5024:5024:5024))
        (PORT d[7] (4837:4837:4837) (4754:4754:4754))
        (PORT d[8] (6793:6793:6793) (6748:6748:6748))
        (PORT d[9] (4825:4825:4825) (4735:4735:4735))
        (PORT d[10] (5998:5998:5998) (5861:5861:5861))
        (PORT d[11] (6948:6948:6948) (6897:6897:6897))
        (PORT d[12] (6219:6219:6219) (6320:6320:6320))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4575:4575:4575))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5508:5508:5508) (5633:5633:5633))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (5261:5261:5261) (5063:5063:5063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1868:1868:1868))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (6019:6019:6019))
        (PORT d[1] (3737:3737:3737) (3772:3772:3772))
        (PORT d[2] (4382:4382:4382) (4565:4565:4565))
        (PORT d[3] (4780:4780:4780) (4820:4820:4820))
        (PORT d[4] (4100:4100:4100) (4147:4147:4147))
        (PORT d[5] (5755:5755:5755) (5842:5842:5842))
        (PORT d[6] (4407:4407:4407) (4535:4535:4535))
        (PORT d[7] (5802:5802:5802) (5978:5978:5978))
        (PORT d[8] (3048:3048:3048) (3215:3215:3215))
        (PORT d[9] (4555:4555:4555) (4499:4499:4499))
        (PORT d[10] (4825:4825:4825) (4994:4994:4994))
        (PORT d[11] (3717:3717:3717) (3745:3745:3745))
        (PORT d[12] (2576:2576:2576) (2725:2725:2725))
        (PORT clk (2460:2460:2460) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5078:5078:5078))
        (PORT clk (2460:2460:2460) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (PORT d[0] (5535:5535:5535) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5109:5109:5109) (5169:5169:5169))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3148:3148:3148))
        (PORT d[1] (4770:4770:4770) (4681:4681:4681))
        (PORT d[2] (4083:4083:4083) (4120:4120:4120))
        (PORT d[3] (6312:6312:6312) (6397:6397:6397))
        (PORT d[4] (4162:4162:4162) (4177:4177:4177))
        (PORT d[5] (7178:7178:7178) (7023:7023:7023))
        (PORT d[6] (4988:4988:4988) (4990:4990:4990))
        (PORT d[7] (4445:4445:4445) (4358:4358:4358))
        (PORT d[8] (3598:3598:3598) (3586:3586:3586))
        (PORT d[9] (4427:4427:4427) (4336:4336:4336))
        (PORT d[10] (5434:5434:5434) (5323:5323:5323))
        (PORT d[11] (7958:7958:7958) (7911:7911:7911))
        (PORT d[12] (5150:5150:5150) (5007:5007:5007))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4858:4858:4858) (4856:4856:4856))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6848:6848:6848) (6978:6978:6978))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (4510:4510:4510) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1537:1537:1537))
        (PORT clk (2481:2481:2481) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2452:2452:2452))
        (PORT d[1] (1978:1978:1978) (2024:2024:2024))
        (PORT d[2] (5127:5127:5127) (5341:5341:5341))
        (PORT d[3] (5637:5637:5637) (5647:5647:5647))
        (PORT d[4] (2305:2305:2305) (2332:2332:2332))
        (PORT d[5] (5992:5992:5992) (6043:6043:6043))
        (PORT d[6] (5001:5001:5001) (5068:5068:5068))
        (PORT d[7] (3562:3562:3562) (3536:3536:3536))
        (PORT d[8] (2670:2670:2670) (2797:2797:2797))
        (PORT d[9] (4566:4566:4566) (4528:4528:4528))
        (PORT d[10] (3467:3467:3467) (3463:3463:3463))
        (PORT d[11] (3659:3659:3659) (3673:3673:3673))
        (PORT d[12] (4745:4745:4745) (4858:4858:4858))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3687:3687:3687))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (PORT d[0] (2766:2766:2766) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4957:4957:4957))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3682:3682:3682))
        (PORT d[1] (3579:3579:3579) (3541:3541:3541))
        (PORT d[2] (5179:5179:5179) (5431:5431:5431))
        (PORT d[3] (5159:5159:5159) (5232:5232:5232))
        (PORT d[4] (3466:3466:3466) (3457:3457:3457))
        (PORT d[5] (3067:3067:3067) (3061:3061:3061))
        (PORT d[6] (5108:5108:5108) (5204:5204:5204))
        (PORT d[7] (3277:3277:3277) (3239:3239:3239))
        (PORT d[8] (7627:7627:7627) (7623:7623:7623))
        (PORT d[9] (5847:5847:5847) (5919:5919:5919))
        (PORT d[10] (5899:5899:5899) (5803:5803:5803))
        (PORT d[11] (9256:9256:9256) (9367:9367:9367))
        (PORT d[12] (6362:6362:6362) (6516:6516:6516))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4446:4446:4446))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (6856:6856:6856))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (5923:5923:5923) (6107:6107:6107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1932:1932:1932))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6551:6551:6551) (6729:6729:6729))
        (PORT d[1] (8412:8412:8412) (8291:8291:8291))
        (PORT d[2] (5036:5036:5036) (5192:5192:5192))
        (PORT d[3] (3575:3575:3575) (3567:3567:3567))
        (PORT d[4] (3997:3997:3997) (3980:3980:3980))
        (PORT d[5] (3981:3981:3981) (3930:3930:3930))
        (PORT d[6] (5431:5431:5431) (5557:5557:5557))
        (PORT d[7] (4086:4086:4086) (4075:4075:4075))
        (PORT d[8] (2687:2687:2687) (2859:2859:2859))
        (PORT d[9] (4150:4150:4150) (4107:4107:4107))
        (PORT d[10] (5679:5679:5679) (5784:5784:5784))
        (PORT d[11] (4218:4218:4218) (4180:4180:4180))
        (PORT d[12] (4296:4296:4296) (4401:4401:4401))
        (PORT clk (2434:2434:2434) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (3854:3854:3854))
        (PORT clk (2434:2434:2434) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (4364:4364:4364) (4241:4241:4241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4757:4757:4757))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5302:5302:5302) (5557:5557:5557))
        (PORT d[1] (4486:4486:4486) (4409:4409:4409))
        (PORT d[2] (4367:4367:4367) (4376:4376:4376))
        (PORT d[3] (5157:5157:5157) (5237:5237:5237))
        (PORT d[4] (4146:4146:4146) (4160:4160:4160))
        (PORT d[5] (5765:5765:5765) (5626:5626:5626))
        (PORT d[6] (5313:5313:5313) (5332:5332:5332))
        (PORT d[7] (4479:4479:4479) (4398:4398:4398))
        (PORT d[8] (7150:7150:7150) (7102:7102:7102))
        (PORT d[9] (4436:4436:4436) (4352:4352:4352))
        (PORT d[10] (5679:5679:5679) (5557:5557:5557))
        (PORT d[11] (6886:6886:6886) (6840:6840:6840))
        (PORT d[12] (5862:5862:5862) (5970:5970:5970))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5352:5352:5352))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5273:5273:5273))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (4848:4848:4848) (5071:5071:5071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1562:1562:1562))
        (PORT clk (2443:2443:2443) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5193:5193:5193) (5373:5373:5373))
        (PORT d[1] (3379:3379:3379) (3417:3417:3417))
        (PORT d[2] (4804:4804:4804) (4985:4985:4985))
        (PORT d[3] (5130:5130:5130) (5179:5179:5179))
        (PORT d[4] (3806:3806:3806) (3867:3867:3867))
        (PORT d[5] (6111:6111:6111) (6194:6194:6194))
        (PORT d[6] (5145:5145:5145) (5272:5272:5272))
        (PORT d[7] (3211:3211:3211) (3221:3221:3221))
        (PORT d[8] (3089:3089:3089) (3257:3257:3257))
        (PORT d[9] (3844:3844:3844) (3807:3807:3807))
        (PORT d[10] (5437:5437:5437) (5580:5580:5580))
        (PORT d[11] (3375:3375:3375) (3404:3404:3404))
        (PORT d[12] (3301:3301:3301) (3435:3435:3435))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5579:5579:5579) (5661:5661:5661))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (PORT d[0] (3168:3168:3168) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3286:3286:3286) (3311:3311:3311))
        (PORT datab (1771:1771:1771) (1694:1694:1694))
        (PORT datac (3911:3911:3911) (3854:3854:3854))
        (PORT datad (1412:1412:1412) (1401:1401:1401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3281:3281:3281) (3304:3304:3304))
        (PORT datab (1734:1734:1734) (1727:1727:1727))
        (PORT datac (1365:1365:1365) (1350:1350:1350))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4701:4701:4701) (4528:4528:4528))
        (PORT datab (3418:3418:3418) (3306:3306:3306))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3146:3146:3146) (3093:3093:3093))
        (PORT datad (3239:3239:3239) (3181:3181:3181))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3403:3403:3403) (3269:3269:3269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (3417:3417:3417) (3305:3305:3305))
        (PORT datac (1157:1157:1157) (1113:1113:1113))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3403:3403:3403) (3269:3269:3269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3415:3415:3415) (3303:3303:3303))
        (PORT datad (303:303:303) (374:374:374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3403:3403:3403) (3269:3269:3269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (3414:3414:3414) (3301:3301:3301))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3403:3403:3403) (3269:3269:3269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4776:4776:4776))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3512:3512:3512))
        (PORT d[1] (4800:4800:4800) (4708:4708:4708))
        (PORT d[2] (4772:4772:4772) (4779:4779:4779))
        (PORT d[3] (6315:6315:6315) (6403:6403:6403))
        (PORT d[4] (4161:4161:4161) (4177:4177:4177))
        (PORT d[5] (7171:7171:7171) (7015:7015:7015))
        (PORT d[6] (4604:4604:4604) (4607:4607:4607))
        (PORT d[7] (4478:4478:4478) (4388:4388:4388))
        (PORT d[8] (3889:3889:3889) (3864:3864:3864))
        (PORT d[9] (4426:4426:4426) (4335:4335:4335))
        (PORT d[10] (5464:5464:5464) (5352:5352:5352))
        (PORT d[11] (7990:7990:7990) (7944:7944:7944))
        (PORT d[12] (5168:5168:5168) (5027:5027:5027))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3193:3193:3193))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (6712:6712:6712))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (3966:3966:3966) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1584:1584:1584))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2486:2486:2486))
        (PORT d[1] (3750:3750:3750) (3772:3772:3772))
        (PORT d[2] (5147:5147:5147) (5363:5363:5363))
        (PORT d[3] (5637:5637:5637) (5659:5659:5659))
        (PORT d[4] (1980:1980:1980) (2018:2018:2018))
        (PORT d[5] (5719:5719:5719) (5771:5771:5771))
        (PORT d[6] (4700:4700:4700) (4775:4775:4775))
        (PORT d[7] (3593:3593:3593) (3570:3570:3570))
        (PORT d[8] (2317:2317:2317) (2452:2452:2452))
        (PORT d[9] (4560:4560:4560) (4520:4520:4520))
        (PORT d[10] (3487:3487:3487) (3482:3482:3482))
        (PORT d[11] (3364:3364:3364) (3388:3388:3388))
        (PORT d[12] (4738:4738:4738) (4851:4851:4851))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (4976:4976:4976))
        (PORT clk (2473:2473:2473) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (3770:3770:3770) (3844:3844:3844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4808:4808:4808))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3195:3195:3195))
        (PORT d[1] (5095:5095:5095) (4992:4992:4992))
        (PORT d[2] (5112:5112:5112) (5116:5116:5116))
        (PORT d[3] (6673:6673:6673) (6736:6736:6736))
        (PORT d[4] (4552:4552:4552) (4568:4568:4568))
        (PORT d[5] (7179:7179:7179) (7023:7023:7023))
        (PORT d[6] (4943:4943:4943) (4942:4942:4942))
        (PORT d[7] (4802:4802:4802) (4710:4710:4710))
        (PORT d[8] (3597:3597:3597) (3585:3585:3585))
        (PORT d[9] (4782:4782:4782) (4689:4689:4689))
        (PORT d[10] (5730:5730:5730) (5607:5607:5607))
        (PORT d[11] (6207:6207:6207) (6125:6125:6125))
        (PORT d[12] (5156:5156:5156) (5013:5013:5013))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4593:4593:4593))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6860:6860:6860) (7001:7001:7001))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (6891:6891:6891) (7052:7052:7052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1592:1592:1592))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2457:2457:2457))
        (PORT d[1] (3767:3767:3767) (3790:3790:3790))
        (PORT d[2] (5155:5155:5155) (5371:5371:5371))
        (PORT d[3] (5655:5655:5655) (5679:5679:5679))
        (PORT d[4] (2305:2305:2305) (2348:2348:2348))
        (PORT d[5] (5701:5701:5701) (5752:5752:5752))
        (PORT d[6] (1898:1898:1898) (1934:1934:1934))
        (PORT d[7] (1880:1880:1880) (1903:1903:1903))
        (PORT d[8] (2675:2675:2675) (2803:2803:2803))
        (PORT d[9] (4525:4525:4525) (4487:4487:4487))
        (PORT d[10] (3499:3499:3499) (3496:3496:3496))
        (PORT d[11] (3697:3697:3697) (3712:3712:3712))
        (PORT d[12] (5093:5093:5093) (5208:5208:5208))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4419:4419:4419))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (PORT d[0] (3985:3985:3985) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4515:4515:4515))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4551:4551:4551))
        (PORT d[1] (4442:4442:4442) (4345:4345:4345))
        (PORT d[2] (4763:4763:4763) (4769:4769:4769))
        (PORT d[3] (6275:6275:6275) (6343:6343:6343))
        (PORT d[4] (4139:4139:4139) (4151:4151:4151))
        (PORT d[5] (5085:5085:5085) (5018:5018:5018))
        (PORT d[6] (4596:4596:4596) (4598:4598:4598))
        (PORT d[7] (4470:4470:4470) (4380:4380:4380))
        (PORT d[8] (4483:4483:4483) (4423:4423:4423))
        (PORT d[9] (4406:4406:4406) (4313:4313:4313))
        (PORT d[10] (5403:5403:5403) (5289:5289:5289))
        (PORT d[11] (8034:8034:8034) (7979:7979:7979))
        (PORT d[12] (5151:5151:5151) (5231:5231:5231))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6254:6254:6254) (6301:6301:6301))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6515:6515:6515) (6653:6653:6653))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (4841:4841:4841) (5018:5018:5018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1253:1253:1253))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3075:3075:3075))
        (PORT d[1] (3367:3367:3367) (3394:3394:3394))
        (PORT d[2] (4748:4748:4748) (4969:4969:4969))
        (PORT d[3] (5767:5767:5767) (5786:5786:5786))
        (PORT d[4] (2310:2310:2310) (2367:2367:2367))
        (PORT d[5] (5382:5382:5382) (5443:5443:5443))
        (PORT d[6] (6208:6208:6208) (6322:6322:6322))
        (PORT d[7] (3573:3573:3573) (3547:3547:3547))
        (PORT d[8] (2309:2309:2309) (2443:2443:2443))
        (PORT d[9] (4189:4189:4189) (4158:4158:4158))
        (PORT d[10] (3163:3163:3163) (3166:3166:3166))
        (PORT d[11] (3325:3325:3325) (3344:3344:3344))
        (PORT d[12] (4413:4413:4413) (4534:4534:4534))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5966:5966:5966) (6091:6091:6091))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (PORT d[0] (3126:3126:3126) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3290:3290:3290) (3317:3317:3317))
        (PORT datab (1808:1808:1808) (1790:1790:1790))
        (PORT datac (3915:3915:3915) (3859:3859:3859))
        (PORT datad (1371:1371:1371) (1355:1355:1355))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3816:3816:3816))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4250:4250:4250))
        (PORT d[1] (4401:4401:4401) (4301:4301:4301))
        (PORT d[2] (4748:4748:4748) (4752:4752:4752))
        (PORT d[3] (5978:5978:5978) (6069:6069:6069))
        (PORT d[4] (3795:3795:3795) (3809:3809:3809))
        (PORT d[5] (6794:6794:6794) (6644:6644:6644))
        (PORT d[6] (4638:4638:4638) (4645:4645:4645))
        (PORT d[7] (4105:4105:4105) (4020:4020:4020))
        (PORT d[8] (6519:6519:6519) (6455:6455:6455))
        (PORT d[9] (4071:4071:4071) (3982:3982:3982))
        (PORT d[10] (5097:5097:5097) (4989:4989:4989))
        (PORT d[11] (7632:7632:7632) (7593:7593:7593))
        (PORT d[12] (4253:4253:4253) (4157:4157:4157))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5271:5271:5271))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6515:6515:6515) (6653:6653:6653))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (5259:5259:5259) (5258:5258:5258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (922:922:922))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2803:2803:2803))
        (PORT d[1] (2329:2329:2329) (2371:2371:2371))
        (PORT d[2] (4432:4432:4432) (4659:4659:4659))
        (PORT d[3] (5741:5741:5741) (5758:5758:5758))
        (PORT d[4] (2402:2402:2402) (2457:2457:2457))
        (PORT d[5] (5344:5344:5344) (5399:5399:5399))
        (PORT d[6] (4347:4347:4347) (4424:4424:4424))
        (PORT d[7] (3186:3186:3186) (3167:3167:3167))
        (PORT d[8] (2326:2326:2326) (2462:2462:2462))
        (PORT d[9] (4183:4183:4183) (4147:4147:4147))
        (PORT d[10] (3431:3431:3431) (3437:3437:3437))
        (PORT d[11] (3011:3011:3011) (3036:3036:3036))
        (PORT d[12] (4412:4412:4412) (4533:4533:4533))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3679:3679:3679))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (2962:2962:2962) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3288:3288:3288) (3314:3314:3314))
        (PORT datab (1479:1479:1479) (1465:1465:1465))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1075:1075:1075) (1067:1067:1067))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (3415:3415:3415) (3302:3302:3302))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3403:3403:3403) (3269:3269:3269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1120:1120:1120) (1113:1113:1113))
        (PORT datac (1471:1471:1471) (1520:1520:1520))
        (PORT datad (2688:2688:2688) (2566:2566:2566))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4031:4031:4031) (3877:3877:3877))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1927:1927:1927))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1666:1666:1666))
        (PORT d[1] (1344:1344:1344) (1345:1345:1345))
        (PORT d[2] (1282:1282:1282) (1286:1286:1286))
        (PORT d[3] (1413:1413:1413) (1422:1422:1422))
        (PORT d[4] (1773:1773:1773) (1768:1768:1768))
        (PORT d[5] (1740:1740:1740) (1746:1746:1746))
        (PORT d[6] (1740:1740:1740) (1748:1748:1748))
        (PORT d[7] (1681:1681:1681) (1675:1675:1675))
        (PORT d[8] (2828:2828:2828) (2895:2895:2895))
        (PORT d[9] (2080:2080:2080) (2049:2049:2049))
        (PORT d[10] (1751:1751:1751) (1752:1752:1752))
        (PORT d[11] (1643:1643:1643) (1617:1617:1617))
        (PORT d[12] (2152:2152:2152) (2153:2153:2153))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1908:1908:1908))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4503:4503:4503))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (2247:2247:2247) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2432:2432:2432))
        (PORT clk (2516:2516:2516) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2009:2009:2009))
        (PORT d[1] (1629:1629:1629) (1626:1626:1626))
        (PORT d[2] (1332:1332:1332) (1342:1342:1342))
        (PORT d[3] (1655:1655:1655) (1667:1667:1667))
        (PORT d[4] (2571:2571:2571) (2545:2545:2545))
        (PORT d[5] (2429:2429:2429) (2407:2407:2407))
        (PORT d[6] (2267:2267:2267) (2266:2266:2266))
        (PORT d[7] (7362:7362:7362) (7563:7563:7563))
        (PORT d[8] (2660:2660:2660) (2676:2676:2676))
        (PORT d[9] (2968:2968:2968) (2954:2954:2954))
        (PORT d[10] (2160:2160:2160) (2146:2146:2146))
        (PORT d[11] (1312:1312:1312) (1316:1316:1316))
        (PORT d[12] (2024:2024:2024) (2042:2042:2042))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1230:1230:1230))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (PORT d[0] (2744:2744:2744) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2869:2869:2869))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2830:2830:2830))
        (PORT d[1] (5521:5521:5521) (5461:5461:5461))
        (PORT d[2] (5487:5487:5487) (5486:5486:5486))
        (PORT d[3] (6988:6988:6988) (7069:7069:7069))
        (PORT d[4] (4847:4847:4847) (4858:4858:4858))
        (PORT d[5] (7889:7889:7889) (7718:7718:7718))
        (PORT d[6] (5290:5290:5290) (5287:5287:5287))
        (PORT d[7] (5158:5158:5158) (5066:5066:5066))
        (PORT d[8] (3839:3839:3839) (3793:3793:3793))
        (PORT d[9] (5424:5424:5424) (5324:5324:5324))
        (PORT d[10] (3691:3691:3691) (3608:3608:3608))
        (PORT d[11] (2869:2869:2869) (2785:2785:2785))
        (PORT d[12] (5092:5092:5092) (5128:5128:5128))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2477:2477:2477))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7204:7204:7204) (7342:7342:7342))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3678:3678:3678) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1571:1571:1571))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2095:2095:2095))
        (PORT d[1] (1559:1559:1559) (1591:1591:1591))
        (PORT d[2] (2030:2030:2030) (2010:2010:2010))
        (PORT d[3] (1592:1592:1592) (1628:1628:1628))
        (PORT d[4] (1601:1601:1601) (1654:1654:1654))
        (PORT d[5] (1598:1598:1598) (1639:1639:1639))
        (PORT d[6] (1546:1546:1546) (1592:1592:1592))
        (PORT d[7] (1530:1530:1530) (1559:1559:1559))
        (PORT d[8] (1561:1561:1561) (1601:1601:1601))
        (PORT d[9] (1997:1997:1997) (1992:1992:1992))
        (PORT d[10] (1796:1796:1796) (1815:1815:1815))
        (PORT d[11] (1611:1611:1611) (1648:1648:1648))
        (PORT d[12] (1667:1667:1667) (1710:1710:1710))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4254:4254:4254))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (1702:1702:1702) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1921:1921:1921))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1685:1685:1685))
        (PORT d[1] (1664:1664:1664) (1650:1650:1650))
        (PORT d[2] (1316:1316:1316) (1317:1317:1317))
        (PORT d[3] (1386:1386:1386) (1388:1388:1388))
        (PORT d[4] (1456:1456:1456) (1445:1445:1445))
        (PORT d[5] (1734:1734:1734) (1739:1739:1739))
        (PORT d[6] (1408:1408:1408) (1423:1423:1423))
        (PORT d[7] (1680:1680:1680) (1672:1672:1672))
        (PORT d[8] (2861:2861:2861) (2930:2930:2930))
        (PORT d[9] (1480:1480:1480) (1481:1481:1481))
        (PORT d[10] (1796:1796:1796) (1802:1802:1802))
        (PORT d[11] (1714:1714:1714) (1695:1695:1695))
        (PORT d[12] (1458:1458:1458) (1473:1473:1473))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3616:3616:3616))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4511:4511:4511))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (2215:2215:2215) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2181:2181:2181))
        (PORT clk (2516:2516:2516) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1681:1681:1681))
        (PORT d[1] (1954:1954:1954) (1957:1957:1957))
        (PORT d[2] (1979:1979:1979) (1966:1966:1966))
        (PORT d[3] (1898:1898:1898) (1895:1895:1895))
        (PORT d[4] (1990:1990:1990) (1990:1990:1990))
        (PORT d[5] (2092:2092:2092) (2079:2079:2079))
        (PORT d[6] (1614:1614:1614) (1633:1633:1633))
        (PORT d[7] (5029:5029:5029) (5156:5156:5156))
        (PORT d[8] (2634:2634:2634) (2648:2648:2648))
        (PORT d[9] (2968:2968:2968) (2955:2955:2955))
        (PORT d[10] (1882:1882:1882) (1883:1883:1883))
        (PORT d[11] (1883:1883:1883) (1877:1877:1877))
        (PORT d[12] (1967:1967:1967) (1981:1981:1981))
        (PORT clk (2511:2511:2511) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (3943:3943:3943))
        (PORT clk (2511:2511:2511) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2501:2501:2501))
        (PORT d[0] (2492:2492:2492) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2561:2561:2561))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3159:3159:3159))
        (PORT d[1] (5485:5485:5485) (5422:5422:5422))
        (PORT d[2] (4016:4016:4016) (3990:3990:3990))
        (PORT d[3] (7369:7369:7369) (7451:7451:7451))
        (PORT d[4] (5257:5257:5257) (5270:5270:5270))
        (PORT d[5] (4553:4553:4553) (4557:4557:4557))
        (PORT d[6] (5628:5628:5628) (5620:5620:5620))
        (PORT d[7] (3545:3545:3545) (3628:3628:3628))
        (PORT d[8] (3522:3522:3522) (3499:3499:3499))
        (PORT d[9] (5205:5205:5205) (5197:5197:5197))
        (PORT d[10] (3385:3385:3385) (3296:3296:3296))
        (PORT d[11] (2846:2846:2846) (2761:2761:2761))
        (PORT d[12] (5457:5457:5457) (5486:5486:5486))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2255:2255:2255))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4610:4610:4610))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (4180:4180:4180) (4141:4141:4141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1561:1561:1561))
        (PORT clk (2513:2513:2513) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1743:1743:1743))
        (PORT d[1] (1258:1258:1258) (1301:1301:1301))
        (PORT d[2] (1716:1716:1716) (1700:1700:1700))
        (PORT d[3] (1277:1277:1277) (1328:1328:1328))
        (PORT d[4] (1303:1303:1303) (1351:1351:1351))
        (PORT d[5] (1211:1211:1211) (1256:1256:1256))
        (PORT d[6] (1519:1519:1519) (1562:1562:1562))
        (PORT d[7] (1209:1209:1209) (1239:1239:1239))
        (PORT d[8] (1195:1195:1195) (1246:1246:1246))
        (PORT d[9] (1667:1667:1667) (1664:1664:1664))
        (PORT d[10] (1461:1461:1461) (1474:1474:1474))
        (PORT d[11] (1559:1559:1559) (1594:1594:1594))
        (PORT d[12] (1262:1262:1262) (1304:1304:1304))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5191:5191:5191))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2503:2503:2503))
        (PORT d[0] (1686:1686:1686) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1695:1695:1695))
        (PORT datab (1452:1452:1452) (1489:1489:1489))
        (PORT datac (765:765:765) (755:755:755))
        (PORT datad (1185:1185:1185) (1241:1241:1241))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1440:1440:1440))
        (PORT datab (1166:1166:1166) (1153:1153:1153))
        (PORT datac (1407:1407:1407) (1453:1453:1453))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1796:1796:1796))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2047:2047:2047) (1944:1944:1944))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4770:4770:4770) (4628:4628:4628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3729:3729:3729))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6377:6377:6377) (6338:6338:6338))
        (PORT d[1] (6725:6725:6725) (6613:6613:6613))
        (PORT d[2] (4507:4507:4507) (4594:4594:4594))
        (PORT d[3] (6348:6348:6348) (6327:6327:6327))
        (PORT d[4] (4689:4689:4689) (4802:4802:4802))
        (PORT d[5] (6175:6175:6175) (6095:6095:6095))
        (PORT d[6] (5007:5007:5007) (5073:5073:5073))
        (PORT d[7] (7099:7099:7099) (6944:6944:6944))
        (PORT d[8] (5266:5266:5266) (5104:5104:5104))
        (PORT d[9] (5212:5212:5212) (5289:5289:5289))
        (PORT d[10] (7134:7134:7134) (7026:7026:7026))
        (PORT d[11] (5852:5852:5852) (5736:5736:5736))
        (PORT d[12] (6486:6486:6486) (6477:6477:6477))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3555:3555:3555))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3973:3973:3973))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (5998:5998:5998) (5871:5871:5871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3519:3519:3519))
        (PORT clk (2514:2514:2514) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5210:5210:5210))
        (PORT d[1] (6835:6835:6835) (6634:6634:6634))
        (PORT d[2] (3102:3102:3102) (3038:3038:3038))
        (PORT d[3] (6967:6967:6967) (7085:7085:7085))
        (PORT d[4] (4970:4970:4970) (5041:5041:5041))
        (PORT d[5] (3272:3272:3272) (3143:3143:3143))
        (PORT d[6] (6105:6105:6105) (6244:6244:6244))
        (PORT d[7] (4991:4991:4991) (5089:5089:5089))
        (PORT d[8] (3446:3446:3446) (3643:3643:3643))
        (PORT d[9] (6782:6782:6782) (6610:6610:6610))
        (PORT d[10] (4863:4863:4863) (4924:4924:4924))
        (PORT d[11] (5130:5130:5130) (5155:5155:5155))
        (PORT d[12] (2895:2895:2895) (3060:3060:3060))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4660:4660:4660))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (PORT d[0] (4734:4734:4734) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4858:4858:4858) (4562:4562:4562))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6730:6730:6730) (6689:6689:6689))
        (PORT d[1] (6343:6343:6343) (6234:6234:6234))
        (PORT d[2] (4501:4501:4501) (4592:4592:4592))
        (PORT d[3] (5991:5991:5991) (5969:5969:5969))
        (PORT d[4] (4315:4315:4315) (4424:4424:4424))
        (PORT d[5] (4986:4986:4986) (5019:5019:5019))
        (PORT d[6] (4977:4977:4977) (5036:5036:5036))
        (PORT d[7] (6737:6737:6737) (6585:6585:6585))
        (PORT d[8] (5240:5240:5240) (5075:5075:5075))
        (PORT d[9] (4869:4869:4869) (4952:4952:4952))
        (PORT d[10] (6821:6821:6821) (6712:6712:6712))
        (PORT d[11] (6126:6126:6126) (6002:6002:6002))
        (PORT d[12] (5809:5809:5809) (5901:5901:5901))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2736:2736:2736))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4024:4024:4024))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3979:3979:3979) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3149:3149:3149))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5166:5166:5166) (5179:5179:5179))
        (PORT d[1] (6246:6246:6246) (6081:6081:6081))
        (PORT d[2] (3804:3804:3804) (3799:3799:3799))
        (PORT d[3] (6608:6608:6608) (6724:6724:6724))
        (PORT d[4] (4590:4590:4590) (4660:4660:4660))
        (PORT d[5] (6412:6412:6412) (6493:6493:6493))
        (PORT d[6] (5765:5765:5765) (5911:5911:5911))
        (PORT d[7] (5688:5688:5688) (5828:5828:5828))
        (PORT d[8] (3110:3110:3110) (3314:3314:3314))
        (PORT d[9] (6395:6395:6395) (6219:6219:6219))
        (PORT d[10] (4532:4532:4532) (4597:4597:4597))
        (PORT d[11] (4739:4739:4739) (4765:4765:4765))
        (PORT d[12] (2968:2968:2968) (3135:3135:3135))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5657:5657:5657) (5613:5613:5613))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (3881:3881:3881) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2583:2583:2583) (2486:2486:2486))
        (PORT datab (1218:1218:1218) (1286:1286:1286))
        (PORT datac (1408:1408:1408) (1453:1453:1453))
        (PORT datad (2435:2435:2435) (2448:2448:2448))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4255:4255:4255))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6406:6406:6406) (6368:6368:6368))
        (PORT d[1] (6307:6307:6307) (6212:6212:6212))
        (PORT d[2] (4935:4935:4935) (5030:5030:5030))
        (PORT d[3] (6049:6049:6049) (6035:6035:6035))
        (PORT d[4] (4608:4608:4608) (4718:4718:4718))
        (PORT d[5] (6163:6163:6163) (6082:6082:6082))
        (PORT d[6] (5634:5634:5634) (5677:5677:5677))
        (PORT d[7] (7092:7092:7092) (6936:6936:6936))
        (PORT d[8] (4915:4915:4915) (5128:5128:5128))
        (PORT d[9] (5229:5229:5229) (5306:5306:5306))
        (PORT d[10] (6834:6834:6834) (6731:6731:6731))
        (PORT d[11] (6135:6135:6135) (6012:6012:6012))
        (PORT d[12] (5820:5820:5820) (5913:5913:5913))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5272:5272:5272) (5302:5302:5302))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3985:3985:3985))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (5688:5688:5688) (5777:5777:5777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3475:3475:3475))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5239:5239:5239))
        (PORT d[1] (6294:6294:6294) (6127:6127:6127))
        (PORT d[2] (4188:4188:4188) (4171:4171:4171))
        (PORT d[3] (6557:6557:6557) (6670:6670:6670))
        (PORT d[4] (4602:4602:4602) (4674:4674:4674))
        (PORT d[5] (3273:3273:3273) (3144:3144:3144))
        (PORT d[6] (5805:5805:5805) (5951:5951:5951))
        (PORT d[7] (5705:5705:5705) (5850:5850:5850))
        (PORT d[8] (3095:3095:3095) (3299:3299:3299))
        (PORT d[9] (6739:6739:6739) (6560:6560:6560))
        (PORT d[10] (4574:4574:4574) (4644:4644:4644))
        (PORT d[11] (5122:5122:5122) (5146:5146:5146))
        (PORT d[12] (3588:3588:3588) (3737:3737:3737))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4758:4758:4758))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT d[0] (3731:3731:3731) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4569:4569:4569))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6764:6764:6764) (6723:6723:6723))
        (PORT d[1] (5966:5966:5966) (5862:5862:5862))
        (PORT d[2] (4523:4523:4523) (4613:4613:4613))
        (PORT d[3] (5690:5690:5690) (5675:5675:5675))
        (PORT d[4] (4346:4346:4346) (4462:4462:4462))
        (PORT d[5] (5493:5493:5493) (5423:5423:5423))
        (PORT d[6] (5437:5437:5437) (5535:5535:5535))
        (PORT d[7] (6435:6435:6435) (6288:6288:6288))
        (PORT d[8] (5582:5582:5582) (5409:5409:5409))
        (PORT d[9] (5157:5157:5157) (5224:5224:5224))
        (PORT d[10] (6490:6490:6490) (6388:6388:6388))
        (PORT d[11] (5780:5780:5780) (5662:5662:5662))
        (PORT d[12] (5485:5485:5485) (5580:5580:5580))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5918:5918:5918) (5995:5995:5995))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4032:4032:4032))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (4008:4008:4008) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2518:2518:2518))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4879:4879:4879))
        (PORT d[1] (5648:5648:5648) (5504:5504:5504))
        (PORT d[2] (3816:3816:3816) (3805:3805:3805))
        (PORT d[3] (6209:6209:6209) (6326:6326:6326))
        (PORT d[4] (4258:4258:4258) (4336:4336:4336))
        (PORT d[5] (6373:6373:6373) (6454:6454:6454))
        (PORT d[6] (5471:5471:5471) (5623:5623:5623))
        (PORT d[7] (5366:5366:5366) (5516:5516:5516))
        (PORT d[8] (2993:2993:2993) (3188:3188:3188))
        (PORT d[9] (6004:6004:6004) (5830:5830:5830))
        (PORT d[10] (4187:4187:4187) (4255:4255:4255))
        (PORT d[11] (4385:4385:4385) (4416:4416:4416))
        (PORT d[12] (2877:2877:2877) (3041:3041:3041))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5264:5264:5264))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (5872:5872:5872) (5678:5678:5678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (1961:1961:1961) (1961:1961:1961))
        (PORT datad (2755:2755:2755) (2713:2713:2713))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2079:2079:2079) (1984:1984:1984))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4770:4770:4770) (4628:4628:4628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2080:2080:2080) (1986:1986:1986))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4770:4770:4770) (4628:4628:4628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3276:3276:3276))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2789:2789:2789))
        (PORT d[1] (4463:4463:4463) (4389:4389:4389))
        (PORT d[2] (2968:2968:2968) (2948:2948:2948))
        (PORT d[3] (4114:4114:4114) (4036:4036:4036))
        (PORT d[4] (3782:3782:3782) (3683:3683:3683))
        (PORT d[5] (5196:5196:5196) (5058:5058:5058))
        (PORT d[6] (4523:4523:4523) (4436:4436:4436))
        (PORT d[7] (2842:2842:2842) (2930:2930:2930))
        (PORT d[8] (3843:3843:3843) (4043:4043:4043))
        (PORT d[9] (4154:4154:4154) (4157:4157:4157))
        (PORT d[10] (3294:3294:3294) (3233:3233:3233))
        (PORT d[11] (6601:6601:6601) (6553:6553:6553))
        (PORT d[12] (6298:6298:6298) (6252:6252:6252))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6439:6439:6439))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3517:3517:3517))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (6508:6508:6508) (6641:6641:6641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1576:1576:1576))
        (PORT clk (2475:2475:2475) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2715:2715:2715))
        (PORT d[1] (1965:1965:1965) (2003:2003:2003))
        (PORT d[2] (5734:5734:5734) (5891:5891:5891))
        (PORT d[3] (1643:1643:1643) (1705:1705:1705))
        (PORT d[4] (4727:4727:4727) (4758:4758:4758))
        (PORT d[5] (4652:4652:4652) (4664:4664:4664))
        (PORT d[6] (5249:5249:5249) (5401:5401:5401))
        (PORT d[7] (7024:7024:7024) (7216:7216:7216))
        (PORT d[8] (4275:4275:4275) (4526:4526:4526))
        (PORT d[9] (5307:5307:5307) (5364:5364:5364))
        (PORT d[10] (6073:6073:6073) (6183:6183:6183))
        (PORT d[11] (4009:4009:4009) (4148:4148:4148))
        (PORT d[12] (5139:5139:5139) (5205:5205:5205))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4843:4843:4843))
        (PORT clk (2470:2470:2470) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2458:2458:2458))
        (PORT d[0] (5551:5551:5551) (5667:5667:5667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3924:3924:3924))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3450:3450:3450))
        (PORT d[1] (4886:4886:4886) (4809:4809:4809))
        (PORT d[2] (3637:3637:3637) (3607:3607:3607))
        (PORT d[3] (4847:4847:4847) (4760:4760:4760))
        (PORT d[4] (4807:4807:4807) (4675:4675:4675))
        (PORT d[5] (4295:4295:4295) (4287:4287:4287))
        (PORT d[6] (4899:4899:4899) (4803:4803:4803))
        (PORT d[7] (3226:3226:3226) (3312:3312:3312))
        (PORT d[8] (4181:4181:4181) (4380:4380:4380))
        (PORT d[9] (4812:4812:4812) (4806:4806:4806))
        (PORT d[10] (2565:2565:2565) (2514:2514:2514))
        (PORT d[11] (3074:3074:3074) (2957:2957:2957))
        (PORT d[12] (5108:5108:5108) (5150:5150:5150))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3941:3941:3941))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4218:4218:4218))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (PORT d[0] (3793:3793:3793) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1556:1556:1556))
        (PORT clk (2506:2506:2506) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1327:1327:1327))
        (PORT d[1] (1228:1228:1228) (1269:1269:1269))
        (PORT d[2] (3923:3923:3923) (3952:3952:3952))
        (PORT d[3] (1268:1268:1268) (1323:1323:1323))
        (PORT d[4] (1566:1566:1566) (1604:1604:1604))
        (PORT d[5] (1536:1536:1536) (1565:1565:1565))
        (PORT d[6] (2227:2227:2227) (2238:2238:2238))
        (PORT d[7] (1558:1558:1558) (1590:1590:1590))
        (PORT d[8] (1203:1203:1203) (1249:1249:1249))
        (PORT d[9] (2372:2372:2372) (2361:2361:2361))
        (PORT d[10] (1433:1433:1433) (1445:1445:1445))
        (PORT d[11] (4746:4746:4746) (4876:4876:4876))
        (PORT d[12] (1261:1261:1261) (1307:1307:1307))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4675:4675:4675))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (PORT d[0] (2016:2016:2016) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3530:3530:3530))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3567:3567:3567))
        (PORT d[1] (4465:4465:4465) (4391:4391:4391))
        (PORT d[2] (3298:3298:3298) (3274:3274:3274))
        (PORT d[3] (4457:4457:4457) (4375:4375:4375))
        (PORT d[4] (4092:4092:4092) (3982:3982:3982))
        (PORT d[5] (5229:5229:5229) (5091:5091:5091))
        (PORT d[6] (4507:4507:4507) (4414:4414:4414))
        (PORT d[7] (2468:2468:2468) (2542:2542:2542))
        (PORT d[8] (3823:3823:3823) (4015:4015:4015))
        (PORT d[9] (4496:4496:4496) (4489:4489:4489))
        (PORT d[10] (2942:2942:2942) (2895:2895:2895))
        (PORT d[11] (6564:6564:6564) (6512:6512:6512))
        (PORT d[12] (6316:6316:6316) (6267:6267:6267))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4427:4427:4427))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3830:3830:3830))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (4030:4030:4030) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1529:1529:1529))
        (PORT clk (2488:2488:2488) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2703:2703:2703))
        (PORT d[1] (1624:1624:1624) (1665:1665:1665))
        (PORT d[2] (5741:5741:5741) (5898:5898:5898))
        (PORT d[3] (1655:1655:1655) (1704:1704:1704))
        (PORT d[4] (5097:5097:5097) (5122:5122:5122))
        (PORT d[5] (4658:4658:4658) (4673:4673:4673))
        (PORT d[6] (5231:5231:5231) (5381:5381:5381))
        (PORT d[7] (7025:7025:7025) (7215:7215:7215))
        (PORT d[8] (4282:4282:4282) (4535:4535:4535))
        (PORT d[9] (5307:5307:5307) (5364:5364:5364))
        (PORT d[10] (6476:6476:6476) (6586:6586:6586))
        (PORT d[11] (5006:5006:5006) (5107:5107:5107))
        (PORT d[12] (5145:5145:5145) (5210:5210:5210))
        (PORT clk (2483:2483:2483) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4697:4697:4697))
        (PORT clk (2483:2483:2483) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (PORT d[0] (2048:2048:2048) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3891:3891:3891))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3190:3190:3190))
        (PORT d[1] (4797:4797:4797) (4714:4714:4714))
        (PORT d[2] (3637:3637:3637) (3606:3606:3606))
        (PORT d[3] (4785:4785:4785) (4699:4699:4699))
        (PORT d[4] (4442:4442:4442) (4327:4327:4327))
        (PORT d[5] (5285:5285:5285) (5283:5283:5283))
        (PORT d[6] (4898:4898:4898) (4802:4802:4802))
        (PORT d[7] (3168:3168:3168) (3254:3254:3254))
        (PORT d[8] (4189:4189:4189) (4384:4384:4384))
        (PORT d[9] (4885:4885:4885) (4886:4886:4886))
        (PORT d[10] (4405:4405:4405) (4314:4314:4314))
        (PORT d[11] (2524:2524:2524) (2444:2444:2444))
        (PORT d[12] (5459:5459:5459) (5494:5494:5494))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1884:1884:1884))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4230:4230:4230))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (3245:3245:3245) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1206:1206:1206))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1306:1306:1306))
        (PORT d[1] (1234:1234:1234) (1275:1275:1275))
        (PORT d[2] (3916:3916:3916) (3944:3944:3944))
        (PORT d[3] (1281:1281:1281) (1327:1327:1327))
        (PORT d[4] (1254:1254:1254) (1298:1298:1298))
        (PORT d[5] (1197:1197:1197) (1239:1239:1239))
        (PORT d[6] (1812:1812:1812) (1834:1834:1834))
        (PORT d[7] (1545:1545:1545) (1577:1577:1577))
        (PORT d[8] (2116:2116:2116) (2141:2141:2141))
        (PORT d[9] (5624:5624:5624) (5669:5669:5669))
        (PORT d[10] (1472:1472:1472) (1487:1487:1487))
        (PORT d[11] (4771:4771:4771) (4903:4903:4903))
        (PORT d[12] (1268:1268:1268) (1316:1316:1316))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4537:4537:4537))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (PORT d[0] (1721:1721:1721) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1309:1309:1309))
        (PORT datab (1219:1219:1219) (1287:1287:1287))
        (PORT datac (1407:1407:1407) (1453:1453:1453))
        (PORT datad (765:765:765) (755:755:755))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1282:1282:1282))
        (PORT datab (1220:1220:1220) (1288:1288:1288))
        (PORT datac (717:717:717) (707:707:707))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (2084:2084:2084) (1990:1990:1990))
        (PORT datac (279:279:279) (360:360:360))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4770:4770:4770) (4628:4628:4628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (2053:2053:2053) (1951:1951:1951))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4770:4770:4770) (4628:4628:4628))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (3282:3282:3282) (3240:3240:3240))
        (PORT datac (1490:1490:1490) (1533:1533:1533))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (3281:3281:3281) (3239:3239:3239))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3236:3236:3236))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5069:5069:5069))
        (PORT d[1] (6285:6285:6285) (6298:6298:6298))
        (PORT d[2] (4157:4157:4157) (4222:4222:4222))
        (PORT d[3] (6202:6202:6202) (5959:5959:5959))
        (PORT d[4] (5416:5416:5416) (5312:5312:5312))
        (PORT d[5] (5264:5264:5264) (5194:5194:5194))
        (PORT d[6] (6025:6025:6025) (5851:5851:5851))
        (PORT d[7] (2927:2927:2927) (3032:3032:3032))
        (PORT d[8] (4187:4187:4187) (4387:4387:4387))
        (PORT d[9] (5135:5135:5135) (5137:5137:5137))
        (PORT d[10] (7267:7267:7267) (7020:7020:7020))
        (PORT d[11] (6912:6912:6912) (6785:6785:6785))
        (PORT d[12] (5439:5439:5439) (5441:5441:5441))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5637:5637:5637))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3923:3923:3923))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3634:3634:3634) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1845:1845:1845))
        (PORT clk (2490:2490:2490) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4560:4560:4560))
        (PORT d[1] (7862:7862:7862) (8057:8057:8057))
        (PORT d[2] (5316:5316:5316) (5231:5231:5231))
        (PORT d[3] (5124:5124:5124) (5142:5142:5142))
        (PORT d[4] (5263:5263:5263) (5387:5387:5387))
        (PORT d[5] (3633:3633:3633) (3500:3500:3500))
        (PORT d[6] (4947:4947:4947) (5146:5146:5146))
        (PORT d[7] (4953:4953:4953) (5044:5044:5044))
        (PORT d[8] (3875:3875:3875) (4114:4114:4114))
        (PORT d[9] (5404:5404:5404) (5496:5496:5496))
        (PORT d[10] (5016:5016:5016) (5129:5129:5129))
        (PORT d[11] (5000:5000:5000) (5111:5111:5111))
        (PORT d[12] (5519:5519:5519) (5620:5620:5620))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (5166:5166:5166))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (PORT d[0] (5484:5484:5484) (5264:5264:5264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2763:2763:2763))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3188:3188:3188))
        (PORT d[1] (4126:4126:4126) (4054:4054:4054))
        (PORT d[2] (2931:2931:2931) (2907:2907:2907))
        (PORT d[3] (4441:4441:4441) (4332:4332:4332))
        (PORT d[4] (3762:3762:3762) (3663:3663:3663))
        (PORT d[5] (4870:4870:4870) (4738:4738:4738))
        (PORT d[6] (4138:4138:4138) (4050:4050:4050))
        (PORT d[7] (4158:4158:4158) (4235:4235:4235))
        (PORT d[8] (3530:3530:3530) (3732:3732:3732))
        (PORT d[9] (4137:4137:4137) (4130:4130:4130))
        (PORT d[10] (3380:3380:3380) (3337:3337:3337))
        (PORT d[11] (3180:3180:3180) (3088:3088:3088))
        (PORT d[12] (5962:5962:5962) (5922:5922:5922))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6342:6342:6342) (6414:6414:6414))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3478:3478:3478))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (6167:6167:6167) (6306:6306:6306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1246:1246:1246))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3092:3092:3092))
        (PORT d[1] (2279:2279:2279) (2310:2310:2310))
        (PORT d[2] (5388:5388:5388) (5551:5551:5551))
        (PORT d[3] (2024:2024:2024) (2089:2089:2089))
        (PORT d[4] (4762:4762:4762) (4794:4794:4794))
        (PORT d[5] (4247:4247:4247) (4262:4262:4262))
        (PORT d[6] (4908:4908:4908) (5066:5066:5066))
        (PORT d[7] (6648:6648:6648) (6842:6842:6842))
        (PORT d[8] (3922:3922:3922) (4178:4178:4178))
        (PORT d[9] (4959:4959:4959) (5017:5017:5017))
        (PORT d[10] (6063:6063:6063) (6173:6173:6173))
        (PORT d[11] (4679:4679:4679) (4786:4786:4786))
        (PORT d[12] (4780:4780:4780) (4852:4852:4852))
        (PORT clk (2470:2470:2470) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4533:4533:4533))
        (PORT clk (2470:2470:2470) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (5261:5261:5261) (5372:5372:5372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3230:3230:3230))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4592:4592:4592))
        (PORT d[1] (5916:5916:5916) (5933:5933:5933))
        (PORT d[2] (4434:4434:4434) (4482:4482:4482))
        (PORT d[3] (6171:6171:6171) (5931:5931:5931))
        (PORT d[4] (5059:5059:5059) (4948:4948:4948))
        (PORT d[5] (4915:4915:4915) (4854:4854:4854))
        (PORT d[6] (5702:5702:5702) (5540:5540:5540))
        (PORT d[7] (3559:3559:3559) (3693:3693:3693))
        (PORT d[8] (3908:3908:3908) (4132:4132:4132))
        (PORT d[9] (4766:4766:4766) (4772:4772:4772))
        (PORT d[10] (6368:6368:6368) (6144:6144:6144))
        (PORT d[11] (6658:6658:6658) (6579:6579:6579))
        (PORT d[12] (5071:5071:5071) (5077:5077:5077))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4282:4282:4282))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3570:3570:3570))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT d[0] (5978:5978:5978) (5850:5850:5850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1895:1895:1895))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4249:4249:4249) (4223:4223:4223))
        (PORT d[1] (7487:7487:7487) (7679:7679:7679))
        (PORT d[2] (4940:4940:4940) (4858:4858:4858))
        (PORT d[3] (4838:4838:4838) (4862:4862:4862))
        (PORT d[4] (4935:4935:4935) (5066:5066:5066))
        (PORT d[5] (4490:4490:4490) (4473:4473:4473))
        (PORT d[6] (4604:4604:4604) (4805:4805:4805))
        (PORT d[7] (6079:6079:6079) (6198:6198:6198))
        (PORT d[8] (3491:3491:3491) (3732:3732:3732))
        (PORT d[9] (5040:5040:5040) (5133:5133:5133))
        (PORT d[10] (4647:4647:4647) (4760:4760:4760))
        (PORT d[11] (4955:4955:4955) (5056:5056:5056))
        (PORT d[12] (5491:5491:5491) (5596:5596:5596))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4206:4206:4206))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (3711:3711:3711) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3058:3058:3058))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3178:3178:3178))
        (PORT d[1] (3797:3797:3797) (3728:3728:3728))
        (PORT d[2] (2585:2585:2585) (2558:2558:2558))
        (PORT d[3] (3767:3767:3767) (3689:3689:3689))
        (PORT d[4] (3151:3151:3151) (3072:3072:3072))
        (PORT d[5] (4212:4212:4212) (4097:4097:4097))
        (PORT d[6] (3787:3787:3787) (3703:3703:3703))
        (PORT d[7] (3516:3516:3516) (3592:3592:3592))
        (PORT d[8] (3173:3173:3173) (3375:3375:3375))
        (PORT d[9] (3802:3802:3802) (3804:3804:3804))
        (PORT d[10] (3667:3667:3667) (3609:3609:3609))
        (PORT d[11] (8355:8355:8355) (8320:8320:8320))
        (PORT d[12] (5954:5954:5954) (5912:5912:5912))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2685:2685:2685))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3121:3121:3121))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (3928:3928:3928) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1570:1570:1570))
        (PORT clk (2463:2463:2463) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3083:3083:3083))
        (PORT d[1] (2340:2340:2340) (2362:2362:2362))
        (PORT d[2] (5378:5378:5378) (5539:5539:5539))
        (PORT d[3] (2016:2016:2016) (2080:2080:2080))
        (PORT d[4] (4416:4416:4416) (4436:4436:4436))
        (PORT d[5] (4269:4269:4269) (4288:4288:4288))
        (PORT d[6] (4563:4563:4563) (4724:4724:4724))
        (PORT d[7] (6598:6598:6598) (6788:6788:6788))
        (PORT d[8] (3795:3795:3795) (4029:4029:4029))
        (PORT d[9] (4918:4918:4918) (4970:4970:4970))
        (PORT d[10] (5697:5697:5697) (5807:5807:5807))
        (PORT d[11] (3693:3693:3693) (3839:3839:3839))
        (PORT d[12] (1943:1943:1943) (1978:1978:1978))
        (PORT clk (2458:2458:2458) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5192:5192:5192) (5094:5094:5094))
        (PORT clk (2458:2458:2458) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (PORT d[0] (3540:3540:3540) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1617:1617:1617))
        (PORT datab (1543:1543:1543) (1642:1642:1642))
        (PORT datac (2487:2487:2487) (2393:2393:2393))
        (PORT datad (729:729:729) (720:720:720))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2558:2558:2558) (2463:2463:2463))
        (PORT datab (1546:1546:1546) (1646:1646:1646))
        (PORT datac (733:733:733) (731:731:731))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (3279:3279:3279) (3235:3235:3235))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (2101:2101:2101))
        (PORT datab (3279:3279:3279) (3236:3236:3236))
        (PORT datac (278:278:278) (358:358:358))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (3281:3281:3281) (3238:3238:3238))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3750:3750:3750))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5755:5755:5755))
        (PORT d[1] (5498:5498:5498) (5514:5514:5514))
        (PORT d[2] (3834:3834:3834) (3897:3897:3897))
        (PORT d[3] (5770:5770:5770) (5533:5533:5533))
        (PORT d[4] (4053:4053:4053) (3978:3978:3978))
        (PORT d[5] (4850:4850:4850) (4789:4789:4789))
        (PORT d[6] (5355:5355:5355) (5206:5206:5206))
        (PORT d[7] (3524:3524:3524) (3665:3665:3665))
        (PORT d[8] (3541:3541:3541) (3766:3766:3766))
        (PORT d[9] (4407:4407:4407) (4414:4414:4414))
        (PORT d[10] (6617:6617:6617) (6382:6382:6382))
        (PORT d[11] (6607:6607:6607) (6521:6521:6521))
        (PORT d[12] (5036:5036:5036) (5040:5040:5040))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5491:5491:5491))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3527:3527:3527))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (3600:3600:3600) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3423:3423:3423))
        (PORT clk (2464:2464:2464) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3923:3923:3923))
        (PORT d[1] (7181:7181:7181) (7394:7394:7394))
        (PORT d[2] (4645:4645:4645) (4560:4560:4560))
        (PORT d[3] (4461:4461:4461) (4487:4487:4487))
        (PORT d[4] (5525:5525:5525) (5642:5642:5642))
        (PORT d[5] (4137:4137:4137) (4126:4126:4126))
        (PORT d[6] (5229:5229:5229) (5405:5405:5405))
        (PORT d[7] (5746:5746:5746) (5874:5874:5874))
        (PORT d[8] (3419:3419:3419) (3656:3656:3656))
        (PORT d[9] (5062:5062:5062) (5159:5159:5159))
        (PORT d[10] (4628:4628:4628) (4740:4740:4740))
        (PORT d[11] (4011:4011:4011) (4162:4162:4162))
        (PORT d[12] (4805:4805:4805) (4913:4913:4913))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5506:5506:5506))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (PORT d[0] (5167:5167:5167) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3525:3525:3525))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5152:5152:5152))
        (PORT d[1] (5173:5173:5173) (5190:5190:5190))
        (PORT d[2] (3435:3435:3435) (3499:3499:3499))
        (PORT d[3] (5158:5158:5158) (4937:4937:4937))
        (PORT d[4] (4408:4408:4408) (4328:4328:4328))
        (PORT d[5] (4227:4227:4227) (4175:4175:4175))
        (PORT d[6] (5013:5013:5013) (4875:4875:4875))
        (PORT d[7] (3249:3249:3249) (3391:3391:3391))
        (PORT d[8] (3183:3183:3183) (3410:3410:3410))
        (PORT d[9] (4047:4047:4047) (4052:4052:4052))
        (PORT d[10] (5478:5478:5478) (5285:5285:5285))
        (PORT d[11] (6665:6665:6665) (6583:6583:6583))
        (PORT d[12] (5037:5037:5037) (5050:5050:5050))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2743:2743:2743))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3589:3589:3589))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (4271:4271:4271) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2790:2790:2790))
        (PORT clk (2450:2450:2450) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3560:3560:3560))
        (PORT d[1] (6525:6525:6525) (6760:6760:6760))
        (PORT d[2] (4054:4054:4054) (4010:4010:4010))
        (PORT d[3] (3809:3809:3809) (3839:3839:3839))
        (PORT d[4] (4923:4923:4923) (5049:5049:5049))
        (PORT d[5] (4087:4087:4087) (4064:4064:4064))
        (PORT d[6] (4634:4634:4634) (4834:4834:4834))
        (PORT d[7] (5332:5332:5332) (5458:5458:5458))
        (PORT d[8] (3516:3516:3516) (3757:3757:3757))
        (PORT d[9] (5036:5036:5036) (5123:5123:5123))
        (PORT d[10] (4631:4631:4631) (4740:4740:4740))
        (PORT d[11] (4369:4369:4369) (4515:4515:4515))
        (PORT d[12] (4802:4802:4802) (4908:4908:4908))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5608:5608:5608) (5573:5573:5573))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2439:2439:2439))
        (PORT d[0] (3931:3931:3931) (3924:3924:3924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1614:1614:1614))
        (PORT datab (1549:1549:1549) (1649:1649:1649))
        (PORT datac (2134:2134:2134) (2113:2113:2113))
        (PORT datad (2339:2339:2339) (2343:2343:2343))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4461:4461:4461))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3191:3191:3191))
        (PORT d[1] (3771:3771:3771) (3700:3700:3700))
        (PORT d[2] (3132:3132:3132) (3193:3193:3193))
        (PORT d[3] (4075:4075:4075) (3974:3974:3974))
        (PORT d[4] (3482:3482:3482) (3395:3395:3395))
        (PORT d[5] (4254:4254:4254) (4142:4142:4142))
        (PORT d[6] (4173:4173:4173) (4088:4088:4088))
        (PORT d[7] (3147:3147:3147) (3228:3228:3228))
        (PORT d[8] (3203:3203:3203) (3410:3410:3410))
        (PORT d[9] (3770:3770:3770) (3767:3767:3767))
        (PORT d[10] (3672:3672:3672) (3621:3621:3621))
        (PORT d[11] (8046:8046:8046) (8021:8021:8021))
        (PORT d[12] (5974:5974:5974) (5927:5927:5927))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6004:6004:6004) (6079:6079:6079))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3472:3472:3472))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (6125:6125:6125) (6262:6262:6262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1187:1187:1187))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2695:2695:2695))
        (PORT d[1] (2314:2314:2314) (2334:2334:2334))
        (PORT d[2] (5338:5338:5338) (5495:5495:5495))
        (PORT d[3] (2342:2342:2342) (2406:2406:2406))
        (PORT d[4] (4412:4412:4412) (4433:4433:4433))
        (PORT d[5] (4222:4222:4222) (4235:4235:4235))
        (PORT d[6] (4172:4172:4172) (4331:4331:4331))
        (PORT d[7] (6280:6280:6280) (6478:6478:6478))
        (PORT d[8] (3899:3899:3899) (4152:4152:4152))
        (PORT d[9] (4934:4934:4934) (4988:4988:4988))
        (PORT d[10] (5722:5722:5722) (5833:5833:5833))
        (PORT d[11] (3642:3642:3642) (3767:3767:3767))
        (PORT d[12] (4422:4422:4422) (4495:4495:4495))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4207:4207:4207))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2443:2443:2443))
        (PORT d[0] (4850:4850:4850) (4975:4975:4975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3818:3818:3818))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6068:6068:6068) (6073:6073:6073))
        (PORT d[1] (5905:5905:5905) (5921:5921:5921))
        (PORT d[2] (3818:3818:3818) (3886:3886:3886))
        (PORT d[3] (5865:5865:5865) (5624:5624:5624))
        (PORT d[4] (5058:5058:5058) (4948:4948:4948))
        (PORT d[5] (4908:4908:4908) (4845:4845:4845))
        (PORT d[6] (5091:5091:5091) (5193:5193:5193))
        (PORT d[7] (3600:3600:3600) (3738:3738:3738))
        (PORT d[8] (3865:3865:3865) (4076:4076:4076))
        (PORT d[9] (4789:4789:4789) (4798:4798:4798))
        (PORT d[10] (6618:6618:6618) (6383:6383:6383))
        (PORT d[11] (6626:6626:6626) (6545:6545:6545))
        (PORT d[12] (5070:5070:5070) (5076:5076:5076))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (3949:3949:3949))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3587:3587:3587))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (5984:5984:5984) (5857:5857:5857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3755:3755:3755))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4211:4211:4211))
        (PORT d[1] (7182:7182:7182) (7395:7395:7395))
        (PORT d[2] (4985:4985:4985) (4904:4904:4904))
        (PORT d[3] (4783:4783:4783) (4805:4805:4805))
        (PORT d[4] (4944:4944:4944) (5071:5071:5071))
        (PORT d[5] (4516:4516:4516) (4500:4500:4500))
        (PORT d[6] (4624:4624:4624) (4825:4825:4825))
        (PORT d[7] (6041:6041:6041) (6159:6159:6159))
        (PORT d[8] (3479:3479:3479) (3719:3719:3719))
        (PORT d[9] (5070:5070:5070) (5167:5167:5167))
        (PORT d[10] (4637:4637:4637) (4735:4735:4735))
        (PORT d[11] (4357:4357:4357) (4489:4489:4489))
        (PORT d[12] (5191:5191:5191) (5301:5301:5301))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (3952:3952:3952))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (3361:3361:3361) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1613:1613:1613))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (725:725:725) (715:715:715))
        (PORT datad (2201:2201:2201) (2106:2106:2106))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (3275:3275:3275) (3231:3231:3231))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5642:5642:5642) (5480:5480:5480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3224:3224:3224) (3139:3139:3139))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2490:2490:2490) (2474:2474:2474))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6129:6129:6129) (6026:6026:6026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datac (759:759:759) (798:798:798))
        (PORT datad (3172:3172:3172) (3088:3088:3088))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6129:6129:6129) (6026:6026:6026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3224:3224:3224) (3139:3139:3139))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6129:6129:6129) (6026:6026:6026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3224:3224:3224) (3138:3138:3138))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6129:6129:6129) (6026:6026:6026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2566:2566:2566))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3745:3745:3745))
        (PORT d[1] (3680:3680:3680) (3655:3655:3655))
        (PORT d[2] (5115:5115:5115) (5365:5365:5365))
        (PORT d[3] (5634:5634:5634) (5709:5709:5709))
        (PORT d[4] (3429:3429:3429) (3423:3423:3423))
        (PORT d[5] (3757:3757:3757) (3748:3748:3748))
        (PORT d[6] (5056:5056:5056) (5147:5147:5147))
        (PORT d[7] (6343:6343:6343) (6444:6444:6444))
        (PORT d[8] (7991:7991:7991) (7979:7979:7979))
        (PORT d[9] (5472:5472:5472) (5547:5547:5547))
        (PORT d[10] (5877:5877:5877) (5778:5778:5778))
        (PORT d[11] (8897:8897:8897) (9010:9010:9010))
        (PORT d[12] (6025:6025:6025) (6187:6187:6187))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4560:4560:4560))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6510:6510:6510))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (5344:5344:5344) (5594:5594:5594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (925:925:925))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6208:6208:6208) (6389:6389:6389))
        (PORT d[1] (8384:8384:8384) (8257:8257:8257))
        (PORT d[2] (4688:4688:4688) (4847:4847:4847))
        (PORT d[3] (6218:6218:6218) (6297:6297:6297))
        (PORT d[4] (4383:4383:4383) (4369:4369:4369))
        (PORT d[5] (4168:4168:4168) (4131:4131:4131))
        (PORT d[6] (5684:5684:5684) (5797:5797:5797))
        (PORT d[7] (4050:4050:4050) (4035:4035:4035))
        (PORT d[8] (2737:2737:2737) (2913:2913:2913))
        (PORT d[9] (4112:4112:4112) (4078:4078:4078))
        (PORT d[10] (5322:5322:5322) (5429:5429:5429))
        (PORT d[11] (5199:5199:5199) (5151:5151:5151))
        (PORT d[12] (3941:3941:3941) (4045:4045:4045))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6191:6191:6191) (6275:6275:6275))
        (PORT clk (2455:2455:2455) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (6956:6956:6956) (6797:6797:6797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2545:2545:2545))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4035:4035:4035))
        (PORT d[1] (3943:3943:3943) (3909:3909:3909))
        (PORT d[2] (5062:5062:5062) (5307:5307:5307))
        (PORT d[3] (4822:4822:4822) (4905:4905:4905))
        (PORT d[4] (3810:3810:3810) (3803:3803:3803))
        (PORT d[5] (3736:3736:3736) (3720:3720:3720))
        (PORT d[6] (4725:4725:4725) (4822:4822:4822))
        (PORT d[7] (6298:6298:6298) (6396:6396:6396))
        (PORT d[8] (7199:7199:7199) (7194:7194:7194))
        (PORT d[9] (5481:5481:5481) (5555:5555:5555))
        (PORT d[10] (5541:5541:5541) (5446:5446:5446))
        (PORT d[11] (8888:8888:8888) (9001:9001:9001))
        (PORT d[12] (5993:5993:5993) (6151:6151:6151))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4419:4419:4419))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6302:6302:6302) (6497:6497:6497))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (6271:6271:6271) (6449:6449:6449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (921:921:921))
        (PORT clk (2466:2466:2466) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6202:6202:6202) (6374:6374:6374))
        (PORT d[1] (8059:8059:8059) (7940:7940:7940))
        (PORT d[2] (4722:4722:4722) (4880:4880:4880))
        (PORT d[3] (6184:6184:6184) (6261:6261:6261))
        (PORT d[4] (4370:4370:4370) (4356:4356:4356))
        (PORT d[5] (4169:4169:4169) (4142:4142:4142))
        (PORT d[6] (5096:5096:5096) (5226:5226:5226))
        (PORT d[7] (4068:4068:4068) (4054:4054:4054))
        (PORT d[8] (3096:3096:3096) (3258:3258:3258))
        (PORT d[9] (4158:4158:4158) (4130:4130:4130))
        (PORT d[10] (5321:5321:5321) (5428:5428:5428))
        (PORT d[11] (5217:5217:5217) (5170:5170:5170))
        (PORT d[12] (3627:3627:3627) (3738:3738:3738))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4182:4182:4182))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (PORT d[0] (4719:4719:4719) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2893:2893:2893))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (4813:4813:4813))
        (PORT d[1] (4636:4636:4636) (4597:4597:4597))
        (PORT d[2] (5147:5147:5147) (5397:5397:5397))
        (PORT d[3] (4890:4890:4890) (4975:4975:4975))
        (PORT d[4] (4126:4126:4126) (4106:4106:4106))
        (PORT d[5] (4082:4082:4082) (4068:4068:4068))
        (PORT d[6] (5940:5940:5940) (6145:6145:6145))
        (PORT d[7] (5648:5648:5648) (5762:5762:5762))
        (PORT d[8] (7614:7614:7614) (7604:7604:7604))
        (PORT d[9] (5450:5450:5450) (5516:5516:5516))
        (PORT d[10] (6842:6842:6842) (6705:6705:6705))
        (PORT d[11] (8886:8886:8886) (8989:8989:8989))
        (PORT d[12] (6281:6281:6281) (6426:6426:6426))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4321:4321:4321))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5943:5943:5943) (6137:6137:6137))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (3914:3914:3914) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1284:1284:1284))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5845:5845:5845) (6019:6019:6019))
        (PORT d[1] (7457:7457:7457) (7345:7345:7345))
        (PORT d[2] (4322:4322:4322) (4466:4466:4466))
        (PORT d[3] (5099:5099:5099) (5194:5194:5194))
        (PORT d[4] (5003:5003:5003) (4983:4983:4983))
        (PORT d[5] (4477:4477:4477) (4446:4446:4446))
        (PORT d[6] (4421:4421:4421) (4553:4553:4553))
        (PORT d[7] (5767:5767:5767) (5949:5949:5949))
        (PORT d[8] (3052:3052:3052) (3207:3207:3207))
        (PORT d[9] (4517:4517:4517) (4487:4487:4487))
        (PORT d[10] (4610:4610:4610) (4728:4728:4728))
        (PORT d[11] (4826:4826:4826) (4780:4780:4780))
        (PORT d[12] (2620:2620:2620) (2767:2767:2767))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6439:6439:6439) (6599:6599:6599))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (5584:5584:5584) (5704:5704:5704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3819:3819:3819) (3841:3841:3841))
        (PORT datab (3685:3685:3685) (3690:3690:3690))
        (PORT datac (714:714:714) (715:715:715))
        (PORT datad (1731:1731:1731) (1700:1700:1700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2918:2918:2918))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4823:4823:4823))
        (PORT d[1] (4306:4306:4306) (4275:4275:4275))
        (PORT d[2] (5133:5133:5133) (5381:5381:5381))
        (PORT d[3] (4902:4902:4902) (4973:4973:4973))
        (PORT d[4] (4152:4152:4152) (4142:4142:4142))
        (PORT d[5] (3790:3790:3790) (3786:3786:3786))
        (PORT d[6] (6259:6259:6259) (6459:6459:6459))
        (PORT d[7] (5977:5977:5977) (6079:6079:6079))
        (PORT d[8] (7679:7679:7679) (7680:7680:7680))
        (PORT d[9] (5486:5486:5486) (5553:5553:5553))
        (PORT d[10] (6848:6848:6848) (6711:6711:6711))
        (PORT d[11] (8868:8868:8868) (8970:8970:8970))
        (PORT d[12] (5988:5988:5988) (6140:6140:6140))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4087:4087:4087))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (6176:6176:6176))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (6135:6135:6135) (6267:6267:6267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (943:943:943))
        (PORT clk (2486:2486:2486) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (6028:6028:6028))
        (PORT d[1] (7383:7383:7383) (7257:7257:7257))
        (PORT d[2] (4345:4345:4345) (4505:4505:4505))
        (PORT d[3] (5829:5829:5829) (5910:5910:5910))
        (PORT d[4] (4733:4733:4733) (4720:4720:4720))
        (PORT d[5] (4479:4479:4479) (4444:4444:4444))
        (PORT d[6] (4095:4095:4095) (4229:4229:4229))
        (PORT d[7] (5781:5781:5781) (5964:5964:5964))
        (PORT d[8] (3631:3631:3631) (3778:3778:3778))
        (PORT d[9] (4516:4516:4516) (4487:4487:4487))
        (PORT d[10] (4282:4282:4282) (4408:4408:4408))
        (PORT d[11] (4841:4841:4841) (4797:4797:4797))
        (PORT d[12] (3233:3233:3233) (3352:3352:3352))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5737:5737:5737))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (PORT d[0] (3670:3670:3670) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1027:1027:1027))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3779:3779:3779) (3791:3791:3791))
        (PORT datad (1073:1073:1073) (1064:1064:1064))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4006:4006:4006) (4002:4002:4002))
        (PORT datab (3286:3286:3286) (3222:3222:3222))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3499:3499:3499))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4340:4340:4340))
        (PORT d[1] (4267:4267:4267) (4235:4235:4235))
        (PORT d[2] (5035:5035:5035) (5262:5262:5262))
        (PORT d[3] (5247:5247:5247) (5386:5386:5386))
        (PORT d[4] (4669:4669:4669) (4788:4788:4788))
        (PORT d[5] (4835:4835:4835) (4788:4788:4788))
        (PORT d[6] (5558:5558:5558) (5682:5682:5682))
        (PORT d[7] (5287:5287:5287) (5357:5357:5357))
        (PORT d[8] (7488:7488:7488) (7479:7479:7479))
        (PORT d[9] (5448:5448:5448) (5509:5509:5509))
        (PORT d[10] (6597:6597:6597) (6513:6513:6513))
        (PORT d[11] (8889:8889:8889) (8991:8991:8991))
        (PORT d[12] (6926:6926:6926) (7066:7066:7066))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4833:4833:4833))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6445:6445:6445) (6691:6691:6691))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (6574:6574:6574) (6775:6775:6775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1588:1588:1588))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5634:5634:5634))
        (PORT d[1] (5235:5235:5235) (5217:5217:5217))
        (PORT d[2] (4745:4745:4745) (4776:4776:4776))
        (PORT d[3] (5538:5538:5538) (5643:5643:5643))
        (PORT d[4] (5198:5198:5198) (5161:5161:5161))
        (PORT d[5] (6122:6122:6122) (6203:6203:6203))
        (PORT d[6] (4054:4054:4054) (4158:4158:4158))
        (PORT d[7] (6111:6111:6111) (6259:6259:6259))
        (PORT d[8] (3079:3079:3079) (3256:3256:3256))
        (PORT d[9] (4926:4926:4926) (4948:4948:4948))
        (PORT d[10] (4430:4430:4430) (4565:4565:4565))
        (PORT d[11] (5471:5471:5471) (5454:5454:5454))
        (PORT d[12] (2979:2979:2979) (3125:3125:3125))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (4081:4081:4081))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (PORT d[0] (5160:5160:5160) (5077:5077:5077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3231:3231:3231))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4348:4348:4348))
        (PORT d[1] (5580:5580:5580) (5526:5526:5526))
        (PORT d[2] (4713:4713:4713) (4951:4951:4951))
        (PORT d[3] (5562:5562:5562) (5688:5688:5688))
        (PORT d[4] (4303:4303:4303) (4431:4431:4431))
        (PORT d[5] (4853:4853:4853) (4807:4807:4807))
        (PORT d[6] (5520:5520:5520) (5639:5639:5639))
        (PORT d[7] (5338:5338:5338) (5412:5412:5412))
        (PORT d[8] (7170:7170:7170) (7162:7162:7162))
        (PORT d[9] (4733:4733:4733) (4803:4803:4803))
        (PORT d[10] (6621:6621:6621) (6535:6535:6535))
        (PORT d[11] (8875:8875:8875) (8975:8975:8975))
        (PORT d[12] (6913:6913:6913) (7053:7053:7053))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5353:5353:5353))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6440:6440:6440) (6682:6682:6682))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (5326:5326:5326) (5597:5597:5597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1860:1860:1860))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5444:5444:5444) (5604:5604:5604))
        (PORT d[1] (5268:5268:5268) (5252:5252:5252))
        (PORT d[2] (4465:4465:4465) (4519:4519:4519))
        (PORT d[3] (5236:5236:5236) (5350:5350:5350))
        (PORT d[4] (5205:5205:5205) (5169:5169:5169))
        (PORT d[5] (6083:6083:6083) (6159:6159:6159))
        (PORT d[6] (4256:4256:4256) (4338:4338:4338))
        (PORT d[7] (6072:6072:6072) (6215:6215:6215))
        (PORT d[8] (3072:3072:3072) (3248:3248:3248))
        (PORT d[9] (4904:4904:4904) (4921:4921:4921))
        (PORT d[10] (4429:4429:4429) (4564:4564:4564))
        (PORT d[11] (6115:6115:6115) (6074:6074:6074))
        (PORT d[12] (2677:2677:2677) (2833:2833:2833))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (6347:6347:6347))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (5545:5545:5545) (5466:5466:5466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3814:3814:3814) (3834:3834:3834))
        (PORT datab (1411:1411:1411) (1345:1345:1345))
        (PORT datac (3643:3643:3643) (3656:3656:3656))
        (PORT datad (1503:1503:1503) (1420:1420:1420))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3567:3567:3567))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4695:4695:4695))
        (PORT d[1] (4915:4915:4915) (4872:4872:4872))
        (PORT d[2] (4746:4746:4746) (4983:4983:4983))
        (PORT d[3] (5937:5937:5937) (6062:6062:6062))
        (PORT d[4] (4971:4971:4971) (5087:5087:5087))
        (PORT d[5] (4871:4871:4871) (4827:4827:4827))
        (PORT d[6] (5479:5479:5479) (5620:5620:5620))
        (PORT d[7] (5227:5227:5227) (5281:5281:5281))
        (PORT d[8] (7184:7184:7184) (7181:7181:7181))
        (PORT d[9] (4627:4627:4627) (4631:4631:4631))
        (PORT d[10] (5943:5943:5943) (5861:5861:5861))
        (PORT d[11] (8422:8422:8422) (8513:8513:8513))
        (PORT d[12] (6279:6279:6279) (6462:6462:6462))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5657:5657:5657) (5462:5462:5462))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (6329:6329:6329))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (3371:3371:3371) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1906:1906:1906))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5299:5299:5299))
        (PORT d[1] (5601:5601:5601) (5579:5579:5579))
        (PORT d[2] (3487:3487:3487) (3578:3578:3578))
        (PORT d[3] (5164:5164:5164) (5270:5270:5270))
        (PORT d[4] (5475:5475:5475) (5462:5462:5462))
        (PORT d[5] (5391:5391:5391) (5480:5480:5480))
        (PORT d[6] (4384:4384:4384) (4489:4489:4489))
        (PORT d[7] (5367:5367:5367) (5520:5520:5520))
        (PORT d[8] (3078:3078:3078) (3255:3255:3255))
        (PORT d[9] (5264:5264:5264) (5281:5281:5281))
        (PORT d[10] (4338:4338:4338) (4470:4470:4470))
        (PORT d[11] (5499:5499:5499) (5492:5492:5492))
        (PORT d[12] (2587:2587:2587) (2733:2733:2733))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6421:6421:6421))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (5292:5292:5292) (5439:5439:5439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3827:3827:3827))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4685:4685:4685))
        (PORT d[1] (4618:4618:4618) (4584:4584:4584))
        (PORT d[2] (5062:5062:5062) (5295:5295:5295))
        (PORT d[3] (5888:5888:5888) (6009:6009:6009))
        (PORT d[4] (4623:4623:4623) (4748:4748:4748))
        (PORT d[5] (4848:4848:4848) (4805:4805:4805))
        (PORT d[6] (6369:6369:6369) (6479:6479:6479))
        (PORT d[7] (5525:5525:5525) (5570:5570:5570))
        (PORT d[8] (6826:6826:6826) (6833:6833:6833))
        (PORT d[9] (5066:5066:5066) (5130:5130:5130))
        (PORT d[10] (6252:6252:6252) (6170:6170:6170))
        (PORT d[11] (8822:8822:8822) (8909:8909:8909))
        (PORT d[12] (6617:6617:6617) (6764:6764:6764))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5182:5182:5182) (5180:5180:5180))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6108:6108:6108) (6357:6357:6357))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (5328:5328:5328) (5384:5384:5384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1909:1909:1909))
        (PORT clk (2477:2477:2477) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5269:5269:5269))
        (PORT d[1] (5620:5620:5620) (5599:5599:5599))
        (PORT d[2] (4401:4401:4401) (4436:4436:4436))
        (PORT d[3] (5187:5187:5187) (5297:5297:5297))
        (PORT d[4] (5452:5452:5452) (5444:5444:5444))
        (PORT d[5] (5696:5696:5696) (5775:5775:5775))
        (PORT d[6] (4083:4083:4083) (4189:4189:4189))
        (PORT d[7] (5749:5749:5749) (5897:5897:5897))
        (PORT d[8] (3060:3060:3060) (3235:3235:3235))
        (PORT d[9] (5229:5229:5229) (5244:5244:5244))
        (PORT d[10] (4056:4056:4056) (4197:4197:4197))
        (PORT d[11] (6097:6097:6097) (6057:6057:6057))
        (PORT d[12] (2649:2649:2649) (2799:2799:2799))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5943:5943:5943))
        (PORT clk (2472:2472:2472) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2461:2461:2461))
        (PORT d[0] (3771:3771:3771) (3779:3779:3779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1787:1787:1787) (1720:1720:1720))
        (PORT datac (3642:3642:3642) (3655:3655:3655))
        (PORT datad (1746:1746:1746) (1656:1656:1656))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (3285:3285:3285) (3220:3220:3220))
        (PORT datac (718:718:718) (747:747:747))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3289:3289:3289) (3225:3225:3225))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (3285:3285:3285) (3221:3221:3221))
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (3285:3285:3285) (3221:3221:3221))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2352:2352:2352))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6921:6921:6921) (7034:7034:7034))
        (PORT d[1] (2640:2640:2640) (2618:2618:2618))
        (PORT d[2] (4016:4016:4016) (4039:4039:4039))
        (PORT d[3] (2349:2349:2349) (2338:2338:2338))
        (PORT d[4] (3322:3322:3322) (3296:3296:3296))
        (PORT d[5] (2499:2499:2499) (2497:2497:2497))
        (PORT d[6] (2695:2695:2695) (2667:2667:2667))
        (PORT d[7] (3588:3588:3588) (3656:3656:3656))
        (PORT d[8] (2835:2835:2835) (3048:3048:3048))
        (PORT d[9] (2486:2486:2486) (2478:2478:2478))
        (PORT d[10] (5078:5078:5078) (5023:5023:5023))
        (PORT d[11] (3045:3045:3045) (3010:3010:3010))
        (PORT d[12] (5745:5745:5745) (5765:5765:5765))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2828:2828:2828))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3458:3458:3458))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (2740:2740:2740) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2215:2215:2215))
        (PORT clk (2465:2465:2465) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6133:6133:6133) (6280:6280:6280))
        (PORT d[1] (7070:7070:7070) (7219:7219:7219))
        (PORT d[2] (4308:4308:4308) (4457:4457:4457))
        (PORT d[3] (7137:7137:7137) (7395:7395:7395))
        (PORT d[4] (3724:3724:3724) (3744:3744:3744))
        (PORT d[5] (6917:6917:6917) (7091:7091:7091))
        (PORT d[6] (5528:5528:5528) (5659:5659:5659))
        (PORT d[7] (5990:5990:5990) (6209:6209:6209))
        (PORT d[8] (4118:4118:4118) (4192:4192:4192))
        (PORT d[9] (3563:3563:3563) (3538:3538:3538))
        (PORT d[10] (5837:5837:5837) (6001:6001:6001))
        (PORT d[11] (4075:4075:4075) (4240:4240:4240))
        (PORT d[12] (2676:2676:2676) (2679:2679:2679))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3104:3104:3104))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (PORT d[0] (3829:3829:3829) (3728:3728:3728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3658:3658:3658))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5784:5784:5784) (5857:5857:5857))
        (PORT d[1] (4152:4152:4152) (4062:4062:4062))
        (PORT d[2] (3744:3744:3744) (3811:3811:3811))
        (PORT d[3] (4144:4144:4144) (4049:4049:4049))
        (PORT d[4] (4199:4199:4199) (4111:4111:4111))
        (PORT d[5] (4902:4902:4902) (4892:4892:4892))
        (PORT d[6] (4478:4478:4478) (4373:4373:4373))
        (PORT d[7] (3163:3163:3163) (3258:3258:3258))
        (PORT d[8] (2872:2872:2872) (3075:3075:3075))
        (PORT d[9] (4101:4101:4101) (4089:4089:4089))
        (PORT d[10] (4490:4490:4490) (4443:4443:4443))
        (PORT d[11] (7335:7335:7335) (7319:7319:7319))
        (PORT d[12] (5184:5184:5184) (5128:5128:5128))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2672:2672:2672))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (3856:3856:3856))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2541:2541:2541))
        (PORT d[0] (3566:3566:3566) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2531:2531:2531))
        (PORT clk (2470:2470:2470) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5534:5534:5534))
        (PORT d[1] (6710:6710:6710) (6831:6831:6831))
        (PORT d[2] (4023:4023:4023) (4196:4196:4196))
        (PORT d[3] (3082:3082:3082) (3146:3146:3146))
        (PORT d[4] (4701:4701:4701) (4731:4731:4731))
        (PORT d[5] (6669:6669:6669) (6891:6891:6891))
        (PORT d[6] (5036:5036:5036) (5243:5243:5243))
        (PORT d[7] (5513:5513:5513) (5707:5707:5707))
        (PORT d[8] (4297:4297:4297) (4572:4572:4572))
        (PORT d[9] (5344:5344:5344) (5390:5390:5390))
        (PORT d[10] (4969:4969:4969) (5075:5075:5075))
        (PORT d[11] (3665:3665:3665) (3786:3786:3786))
        (PORT d[12] (5083:5083:5083) (5171:5171:5171))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5198:5198:5198))
        (PORT clk (2465:2465:2465) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2453:2453:2453))
        (PORT d[0] (3902:3902:3902) (3899:3899:3899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3341:3341:3341) (3388:3388:3388))
        (PORT datab (1093:1093:1093) (1079:1079:1079))
        (PORT datac (3112:3112:3112) (3106:3106:3106))
        (PORT datad (1948:1948:1948) (1969:1969:1969))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (2972:2972:2972))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6026:6026:6026))
        (PORT d[1] (3379:3379:3379) (3351:3351:3351))
        (PORT d[2] (3295:3295:3295) (3321:3321:3321))
        (PORT d[3] (3333:3333:3333) (3302:3302:3302))
        (PORT d[4] (5895:5895:5895) (6105:6105:6105))
        (PORT d[5] (3456:3456:3456) (3422:3422:3422))
        (PORT d[6] (3932:3932:3932) (3858:3858:3858))
        (PORT d[7] (3161:3161:3161) (3218:3218:3218))
        (PORT d[8] (3430:3430:3430) (3612:3612:3612))
        (PORT d[9] (3458:3458:3458) (3418:3418:3418))
        (PORT d[10] (4421:4421:4421) (4361:4361:4361))
        (PORT d[11] (7733:7733:7733) (7767:7767:7767))
        (PORT d[12] (5077:5077:5077) (5108:5108:5108))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5671:5671:5671) (5627:5627:5627))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4330:4330:4330))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (4816:4816:4816) (4653:4653:4653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2495:2495:2495))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4784:4784:4784))
        (PORT d[1] (5760:5760:5760) (5914:5914:5914))
        (PORT d[2] (3924:3924:3924) (4068:4068:4068))
        (PORT d[3] (6856:6856:6856) (7121:7121:7121))
        (PORT d[4] (4311:4311:4311) (4310:4310:4310))
        (PORT d[5] (6250:6250:6250) (6430:6430:6430))
        (PORT d[6] (4864:4864:4864) (5003:5003:5003))
        (PORT d[7] (6614:6614:6614) (6803:6803:6803))
        (PORT d[8] (3741:3741:3741) (3815:3815:3815))
        (PORT d[9] (3597:3597:3597) (3581:3581:3581))
        (PORT d[10] (5062:5062:5062) (5201:5201:5201))
        (PORT d[11] (4083:4083:4083) (4249:4249:4249))
        (PORT d[12] (3387:3387:3387) (3400:3400:3400))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3518:3518:3518))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (3402:3402:3402) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4314:4314:4314) (4293:4293:4293))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3554:3554:3554))
        (PORT d[1] (3762:3762:3762) (3691:3691:3691))
        (PORT d[2] (3132:3132:3132) (3194:3194:3194))
        (PORT d[3] (4426:4426:4426) (4322:4322:4322))
        (PORT d[4] (3442:3442:3442) (3354:3354:3354))
        (PORT d[5] (4236:4236:4236) (4120:4120:4120))
        (PORT d[6] (4503:4503:4503) (4402:4402:4402))
        (PORT d[7] (3833:3833:3833) (3917:3917:3917))
        (PORT d[8] (3189:3189:3189) (3392:3392:3392))
        (PORT d[9] (3735:3735:3735) (3729:3729:3729))
        (PORT d[10] (3687:3687:3687) (3638:3638:3638))
        (PORT d[11] (6652:6652:6652) (6614:6614:6614))
        (PORT d[12] (5993:5993:5993) (5948:5948:5948))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5744:5744:5744))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3458:3458:3458))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (6111:6111:6111) (6243:6243:6243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2144:2144:2144))
        (PORT clk (2448:2448:2448) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2738:2738:2738))
        (PORT d[1] (7113:7113:7113) (7241:7241:7241))
        (PORT d[2] (4999:4999:4999) (5163:5163:5163))
        (PORT d[3] (2394:2394:2394) (2459:2459:2459))
        (PORT d[4] (5142:5142:5142) (5159:5159:5159))
        (PORT d[5] (4125:4125:4125) (4134:4134:4134))
        (PORT d[6] (5765:5765:5765) (5957:5957:5957))
        (PORT d[7] (6275:6275:6275) (6468:6468:6468))
        (PORT d[8] (3602:3602:3602) (3861:3861:3861))
        (PORT d[9] (4557:4557:4557) (4612:4612:4612))
        (PORT d[10] (5688:5688:5688) (5797:5797:5797))
        (PORT d[11] (4370:4370:4370) (4483:4483:4483))
        (PORT d[12] (5853:5853:5853) (5938:5938:5938))
        (PORT clk (2443:2443:2443) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4198:4198:4198))
        (PORT clk (2443:2443:2443) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (PORT d[0] (4849:4849:4849) (4974:4974:4974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3342:3342:3342) (3389:3389:3389))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1440:1440:1440) (1430:1430:1430))
        (PORT datad (1957:1957:1957) (1978:1978:1978))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2254:2254:2254) (2368:2368:2368))
        (PORT datac (2202:2202:2202) (2142:2142:2142))
        (PORT datad (1634:1634:1634) (1613:1613:1613))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (2208:2208:2208) (2150:2150:2150))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3472:3472:3472))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6010:6010:6010) (5969:5969:5969))
        (PORT d[1] (6609:6609:6609) (6623:6623:6623))
        (PORT d[2] (4831:4831:4831) (4884:4884:4884))
        (PORT d[3] (7000:7000:7000) (6969:6969:6969))
        (PORT d[4] (4719:4719:4719) (4839:4839:4839))
        (PORT d[5] (5928:5928:5928) (5855:5855:5855))
        (PORT d[6] (5393:5393:5393) (5490:5490:5490))
        (PORT d[7] (3595:3595:3595) (3692:3692:3692))
        (PORT d[8] (4600:4600:4600) (4821:4821:4821))
        (PORT d[9] (5499:5499:5499) (5497:5497:5497))
        (PORT d[10] (7816:7816:7816) (7700:7700:7700))
        (PORT d[11] (6590:6590:6590) (6462:6462:6462))
        (PORT d[12] (6196:6196:6196) (6197:6197:6197))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (5943:5943:5943))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4018:4018:4018))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (3676:3676:3676) (3775:3775:3775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4105:4105:4105))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (4935:4935:4935))
        (PORT d[1] (6946:6946:6946) (6780:6780:6780))
        (PORT d[2] (4576:4576:4576) (4572:4572:4572))
        (PORT d[3] (7297:7297:7297) (7411:7411:7411))
        (PORT d[4] (5342:5342:5342) (5410:5410:5410))
        (PORT d[5] (3265:3265:3265) (3138:3138:3138))
        (PORT d[6] (4973:4973:4973) (5194:5194:5194))
        (PORT d[7] (5634:5634:5634) (5713:5713:5713))
        (PORT d[8] (4192:4192:4192) (4424:4424:4424))
        (PORT d[9] (5713:5713:5713) (5796:5796:5796))
        (PORT d[10] (5349:5349:5349) (5452:5452:5452))
        (PORT d[11] (5475:5475:5475) (5499:5499:5499))
        (PORT d[12] (3943:3943:3943) (4085:4085:4085))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5120:5120:5120))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (5858:5858:5858) (5616:5616:5616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3442:3442:3442))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (6034:6034:6034))
        (PORT d[1] (6582:6582:6582) (6595:6595:6595))
        (PORT d[2] (4828:4828:4828) (4880:4880:4880))
        (PORT d[3] (6694:6694:6694) (6669:6669:6669))
        (PORT d[4] (5023:5023:5023) (5129:5129:5129))
        (PORT d[5] (5607:5607:5607) (5537:5537:5537))
        (PORT d[6] (5404:5404:5404) (5502:5502:5502))
        (PORT d[7] (3601:3601:3601) (3699:3699:3699))
        (PORT d[8] (4582:4582:4582) (4802:4802:4802))
        (PORT d[9] (5570:5570:5570) (5642:5642:5642))
        (PORT d[10] (7512:7512:7512) (7403:7403:7403))
        (PORT d[11] (6228:6228:6228) (6108:6108:6108))
        (PORT d[12] (6172:6172:6172) (6170:6170:6170))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2587:2587:2587))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3964:3964:3964))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (3958:3958:3958) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3518:3518:3518))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5245:5245:5245))
        (PORT d[1] (7250:7250:7250) (7055:7055:7055))
        (PORT d[2] (4548:4548:4548) (4542:4542:4542))
        (PORT d[3] (7290:7290:7290) (7404:7404:7404))
        (PORT d[4] (5314:5314:5314) (5380:5380:5380))
        (PORT d[5] (2969:2969:2969) (2856:2856:2856))
        (PORT d[6] (5611:5611:5611) (5797:5797:5797))
        (PORT d[7] (5327:5327:5327) (5418:5418:5418))
        (PORT d[8] (4192:4192:4192) (4425:4425:4425))
        (PORT d[9] (7055:7055:7055) (6872:6872:6872))
        (PORT d[10] (5221:5221:5221) (5275:5275:5275))
        (PORT d[11] (5474:5474:5474) (5498:5498:5498))
        (PORT d[12] (3942:3942:3942) (4084:4084:4084))
        (PORT clk (2504:2504:2504) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5858:5858:5858))
        (PORT clk (2504:2504:2504) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (3512:3512:3512) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2495:2495:2495))
        (PORT datab (1451:1451:1451) (1487:1487:1487))
        (PORT datac (2508:2508:2508) (2488:2488:2488))
        (PORT datad (1185:1185:1185) (1241:1241:1241))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3376:3376:3376))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5657:5657:5657))
        (PORT d[1] (6637:6637:6637) (6640:6640:6640))
        (PORT d[2] (4497:4497:4497) (4559:4559:4559))
        (PORT d[3] (6741:6741:6741) (6720:6720:6720))
        (PORT d[4] (5785:5785:5785) (5677:5677:5677))
        (PORT d[5] (5050:5050:5050) (5082:5082:5082))
        (PORT d[6] (5396:5396:5396) (5493:5493:5493))
        (PORT d[7] (3201:3201:3201) (3302:3302:3302))
        (PORT d[8] (4230:4230:4230) (4450:4450:4450))
        (PORT d[9] (5491:5491:5491) (5488:5488:5488))
        (PORT d[10] (7498:7498:7498) (7391:7391:7391))
        (PORT d[11] (6612:6612:6612) (6494:6494:6494))
        (PORT d[12] (5816:5816:5816) (5816:5816:5816))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (3914:3914:3914))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3925:3925:3925))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (6006:6006:6006) (5874:5874:5874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4192:4192:4192))
        (PORT clk (2502:2502:2502) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (4900:4900:4900))
        (PORT d[1] (7875:7875:7875) (8076:8076:8076))
        (PORT d[2] (5639:5639:5639) (5546:5546:5546))
        (PORT d[3] (5461:5461:5461) (5473:5473:5473))
        (PORT d[4] (5673:5673:5673) (5733:5733:5733))
        (PORT d[5] (3304:3304:3304) (3179:3179:3179))
        (PORT d[6] (5274:5274:5274) (5465:5465:5465))
        (PORT d[7] (5262:5262:5262) (5351:5351:5351))
        (PORT d[8] (4173:4173:4173) (4403:4403:4403))
        (PORT d[9] (5739:5739:5739) (5823:5823:5823))
        (PORT d[10] (5244:5244:5244) (5300:5300:5300))
        (PORT d[11] (5325:5325:5325) (5427:5427:5427))
        (PORT d[12] (5856:5856:5856) (5954:5954:5954))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4615:4615:4615))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2492:2492:2492))
        (PORT d[0] (4049:4049:4049) (4071:4071:4071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3070:3070:3070))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5588:5588:5588))
        (PORT d[1] (6568:6568:6568) (6575:6575:6575))
        (PORT d[2] (4494:4494:4494) (4556:4556:4556))
        (PORT d[3] (6477:6477:6477) (6218:6218:6218))
        (PORT d[4] (5758:5758:5758) (5649:5649:5649))
        (PORT d[5] (4720:4720:4720) (4755:4755:4755))
        (PORT d[6] (5434:5434:5434) (5534:5534:5534))
        (PORT d[7] (3226:3226:3226) (3329:3329:3329))
        (PORT d[8] (4235:4235:4235) (4457:4457:4457))
        (PORT d[9] (5141:5141:5141) (5146:5146:5146))
        (PORT d[10] (7273:7273:7273) (7026:7026:7026))
        (PORT d[11] (6953:6953:6953) (6863:6863:6863))
        (PORT d[12] (5789:5789:5789) (5788:5788:5788))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5614:5614:5614) (5656:5656:5656))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3930:3930:3930))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (6477:6477:6477) (6640:6640:6640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4162:4162:4162))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4595:4595:4595))
        (PORT d[1] (7279:7279:7279) (7103:7103:7103))
        (PORT d[2] (4936:4936:4936) (4921:4921:4921))
        (PORT d[3] (5483:5483:5483) (5497:5497:5497))
        (PORT d[4] (5699:5699:5699) (5763:5763:5763))
        (PORT d[5] (3595:3595:3595) (3460:3460:3460))
        (PORT d[6] (5639:5639:5639) (5826:5826:5826))
        (PORT d[7] (5256:5256:5256) (5344:5344:5344))
        (PORT d[8] (3856:3856:3856) (4093:4093:4093))
        (PORT d[9] (5694:5694:5694) (5777:5777:5777))
        (PORT d[10] (5023:5023:5023) (5137:5137:5137))
        (PORT d[11] (5830:5830:5830) (5847:5847:5847))
        (PORT d[12] (5857:5857:5857) (5957:5957:5957))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4424:4424:4424))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (4002:4002:4002) (4047:4047:4047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1392:1392:1392))
        (PORT datab (1631:1631:1631) (1601:1601:1601))
        (PORT datac (2817:2817:2817) (2730:2730:2730))
        (PORT datad (2729:2729:2729) (2638:2638:2638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (2208:2208:2208) (2149:2149:2149))
        (PORT datad (856:856:856) (833:833:833))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3313:3313:3313))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (4643:4643:4643))
        (PORT d[1] (4579:4579:4579) (4542:4542:4542))
        (PORT d[2] (5097:5097:5097) (5332:5332:5332))
        (PORT d[3] (5558:5558:5558) (5688:5688:5688))
        (PORT d[4] (4621:4621:4621) (4733:4733:4733))
        (PORT d[5] (5102:5102:5102) (5026:5026:5026))
        (PORT d[6] (5168:5168:5168) (5295:5295:5295))
        (PORT d[7] (5589:5589:5589) (5637:5637:5637))
        (PORT d[8] (7146:7146:7146) (7132:7132:7132))
        (PORT d[9] (5105:5105:5105) (5173:5173:5173))
        (PORT d[10] (6260:6260:6260) (6180:6180:6180))
        (PORT d[11] (9143:9143:9143) (9221:9221:9221))
        (PORT d[12] (5936:5936:5936) (6100:6100:6100))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6047:6047:6047) (5846:5846:5846))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6110:6110:6110) (6359:6359:6359))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (3689:3689:3689) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5918:5918:5918))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5782:5782:5782) (5944:5944:5944))
        (PORT d[1] (5608:5608:5608) (5586:5586:5586))
        (PORT d[2] (3798:3798:3798) (3878:3878:3878))
        (PORT d[3] (5202:5202:5202) (5314:5314:5314))
        (PORT d[4] (6102:6102:6102) (6078:6078:6078))
        (PORT d[5] (5735:5735:5735) (5820:5820:5820))
        (PORT d[6] (4102:4102:4102) (4208:4208:4208))
        (PORT d[7] (5757:5757:5757) (5905:5905:5905))
        (PORT d[8] (2774:2774:2774) (2957:2957:2957))
        (PORT d[9] (5645:5645:5645) (5656:5656:5656))
        (PORT d[10] (4986:4986:4986) (5109:5109:5109))
        (PORT d[11] (6080:6080:6080) (6038:6038:6038))
        (PORT d[12] (2668:2668:2668) (2824:2824:2824))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (6101:6101:6101))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (PORT d[0] (5297:5297:5297) (5447:5447:5447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3801:3801:3801))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2383:2383:2383))
        (PORT d[1] (1986:1986:1986) (1985:1985:1985))
        (PORT d[2] (2298:2298:2298) (2277:2277:2277))
        (PORT d[3] (2107:2107:2107) (2106:2106:2106))
        (PORT d[4] (3864:3864:3864) (3879:3879:3879))
        (PORT d[5] (2059:2059:2059) (2061:2061:2061))
        (PORT d[6] (3870:3870:3870) (3832:3832:3832))
        (PORT d[7] (2657:2657:2657) (2624:2624:2624))
        (PORT d[8] (2786:2786:2786) (2814:2814:2814))
        (PORT d[9] (2293:2293:2293) (2268:2268:2268))
        (PORT d[10] (2655:2655:2655) (2631:2631:2631))
        (PORT d[11] (2389:2389:2389) (2359:2359:2359))
        (PORT d[12] (2128:2128:2128) (2132:2132:2132))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2282:2282:2282))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4629:4629:4629))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (5565:5565:5565) (5744:5744:5744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2460:2460:2460))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2654:2654:2654))
        (PORT d[1] (2645:2645:2645) (2639:2639:2639))
        (PORT d[2] (3524:3524:3524) (3628:3628:3628))
        (PORT d[3] (2631:2631:2631) (2634:2634:2634))
        (PORT d[4] (3163:3163:3163) (3116:3116:3116))
        (PORT d[5] (2870:2870:2870) (2851:2851:2851))
        (PORT d[6] (4358:4358:4358) (4458:4458:4458))
        (PORT d[7] (4657:4657:4657) (4750:4750:4750))
        (PORT d[8] (2104:2104:2104) (2173:2173:2173))
        (PORT d[9] (5517:5517:5517) (5492:5492:5492))
        (PORT d[10] (3944:3944:3944) (4034:4034:4034))
        (PORT d[11] (2631:2631:2631) (2626:2626:2626))
        (PORT d[12] (4137:4137:4137) (4220:4220:4220))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2256:2256:2256))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (3369:3369:3369) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2583:2583:2583))
        (PORT datab (2532:2532:2532) (2614:2614:2614))
        (PORT datac (1937:1937:1937) (1968:1968:1968))
        (PORT datad (1538:1538:1538) (1568:1568:1568))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2599:2599:2599))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3736:3736:3736))
        (PORT d[1] (3923:3923:3923) (3891:3891:3891))
        (PORT d[2] (5054:5054:5054) (5283:5283:5283))
        (PORT d[3] (5635:5635:5635) (5769:5769:5769))
        (PORT d[4] (4328:4328:4328) (4453:4453:4453))
        (PORT d[5] (4869:4869:4869) (4824:4824:4824))
        (PORT d[6] (5124:5124:5124) (5246:5246:5246))
        (PORT d[7] (5618:5618:5618) (5680:5680:5680))
        (PORT d[8] (7532:7532:7532) (7526:7526:7526))
        (PORT d[9] (3939:3939:3939) (3882:3882:3882))
        (PORT d[10] (6981:6981:6981) (6897:6897:6897))
        (PORT d[11] (8896:8896:8896) (8998:8998:8998))
        (PORT d[12] (6964:6964:6964) (7107:7107:7107))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (5067:5067:5067))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6749:6749:6749) (6987:6987:6987))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (5929:5929:5929) (6193:6193:6193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5788:5788:5788) (6010:6010:6010))
        (PORT clk (2444:2444:2444) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4886:4886:4886))
        (PORT d[1] (4881:4881:4881) (4864:4864:4864))
        (PORT d[2] (5374:5374:5374) (5392:5392:5392))
        (PORT d[3] (5583:5583:5583) (5691:5691:5691))
        (PORT d[4] (4826:4826:4826) (4794:4794:4794))
        (PORT d[5] (6423:6423:6423) (6489:6489:6489))
        (PORT d[6] (4060:4060:4060) (4165:4165:4165))
        (PORT d[7] (6428:6428:6428) (6566:6566:6566))
        (PORT d[8] (3380:3380:3380) (3549:3549:3549))
        (PORT d[9] (4524:4524:4524) (4545:4545:4545))
        (PORT d[10] (4787:4787:4787) (4916:4916:4916))
        (PORT d[11] (4867:4867:4867) (4878:4878:4878))
        (PORT d[12] (3018:3018:3018) (3166:3166:3166))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (6369:6369:6369))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2428:2428:2428))
        (PORT d[0] (5189:5189:5189) (5114:5114:5114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3641:3641:3641))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4630:4630:4630))
        (PORT d[1] (4574:4574:4574) (4579:4579:4579))
        (PORT d[2] (3940:3940:3940) (4108:4108:4108))
        (PORT d[3] (5345:5345:5345) (5478:5478:5478))
        (PORT d[4] (4329:4329:4329) (4438:4438:4438))
        (PORT d[5] (4556:4556:4556) (4494:4494:4494))
        (PORT d[6] (5177:5177:5177) (5306:5306:5306))
        (PORT d[7] (4717:4717:4717) (4721:4721:4721))
        (PORT d[8] (6935:6935:6935) (6949:6949:6949))
        (PORT d[9] (4670:4670:4670) (4656:4656:4656))
        (PORT d[10] (5055:5055:5055) (5041:5041:5041))
        (PORT d[11] (7323:7323:7323) (7358:7358:7358))
        (PORT d[12] (6823:6823:6823) (7025:7025:7025))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4368:4368:4368))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (5493:5493:5493))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (5214:5214:5214) (5232:5232:5232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5631:5631:5631))
        (PORT clk (2428:2428:2428) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4111:4111:4111))
        (PORT d[1] (5960:5960:5960) (5889:5889:5889))
        (PORT d[2] (3537:3537:3537) (3682:3682:3682))
        (PORT d[3] (6373:6373:6373) (6534:6534:6534))
        (PORT d[4] (5813:5813:5813) (5789:5789:5789))
        (PORT d[5] (5659:5659:5659) (5745:5745:5745))
        (PORT d[6] (4154:4154:4154) (4303:4303:4303))
        (PORT d[7] (5172:5172:5172) (5334:5334:5334))
        (PORT d[8] (3419:3419:3419) (3626:3626:3626))
        (PORT d[9] (4461:4461:4461) (4471:4471:4471))
        (PORT d[10] (3654:3654:3654) (3761:3761:3761))
        (PORT d[11] (4923:4923:4923) (4920:4920:4920))
        (PORT d[12] (2987:2987:2987) (3162:3162:3162))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5729:5729:5729) (5992:5992:5992))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2412:2412:2412))
        (PORT d[0] (3778:3778:3778) (3845:3845:3845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2829:2829:2829) (2898:2898:2898))
        (PORT datac (3042:3042:3042) (3059:3059:3059))
        (PORT datad (2526:2526:2526) (2530:2530:2530))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2207:2207:2207) (2148:2148:2148))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2821:2821:2821))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (4795:4795:4795))
        (PORT d[1] (4045:4045:4045) (4025:4025:4025))
        (PORT d[2] (4770:4770:4770) (5012:5012:5012))
        (PORT d[3] (4888:4888:4888) (4978:4978:4978))
        (PORT d[4] (3790:3790:3790) (3772:3772:3772))
        (PORT d[5] (4047:4047:4047) (4038:4038:4038))
        (PORT d[6] (6273:6273:6273) (6475:6475:6475))
        (PORT d[7] (5997:5997:5997) (6104:6104:6104))
        (PORT d[8] (7650:7650:7650) (7643:7643:7643))
        (PORT d[9] (5132:5132:5132) (5213:5213:5213))
        (PORT d[10] (7217:7217:7217) (7075:7075:7075))
        (PORT d[11] (8895:8895:8895) (8998:8998:8998))
        (PORT d[12] (5939:5939:5939) (6092:6092:6092))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5017:5017:5017))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5979:5979:5979) (6177:6177:6177))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3969:3969:3969) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3692:3692:3692))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5854:5854:5854) (6029:6029:6029))
        (PORT d[1] (6748:6748:6748) (6657:6657:6657))
        (PORT d[2] (4346:4346:4346) (4506:4506:4506))
        (PORT d[3] (5864:5864:5864) (5948:5948:5948))
        (PORT d[4] (4720:4720:4720) (4705:4705:4705))
        (PORT d[5] (4473:4473:4473) (4438:4438:4438))
        (PORT d[6] (4710:4710:4710) (4838:4838:4838))
        (PORT d[7] (5788:5788:5788) (5971:5971:5971))
        (PORT d[8] (2737:2737:2737) (2909:2909:2909))
        (PORT d[9] (4477:4477:4477) (4443:4443:4443))
        (PORT d[10] (4936:4936:4936) (5048:5048:5048))
        (PORT d[11] (4907:4907:4907) (4868:4868:4868))
        (PORT d[12] (3579:3579:3579) (3686:3686:3686))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (6572:6572:6572))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (PORT d[0] (6220:6220:6220) (6330:6330:6330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2443:2443:2443))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1422:1422:1422))
        (PORT d[1] (1310:1310:1310) (1319:1319:1319))
        (PORT d[2] (1708:1708:1708) (1710:1710:1710))
        (PORT d[3] (1646:1646:1646) (1629:1629:1629))
        (PORT d[4] (1417:1417:1417) (1431:1431:1431))
        (PORT d[5] (2064:2064:2064) (2061:2061:2061))
        (PORT d[6] (1789:1789:1789) (1800:1800:1800))
        (PORT d[7] (1427:1427:1427) (1442:1442:1442))
        (PORT d[8] (2515:2515:2515) (2590:2590:2590))
        (PORT d[9] (2030:2030:2030) (1997:1997:1997))
        (PORT d[10] (1778:1778:1778) (1785:1785:1785))
        (PORT d[11] (1751:1751:1751) (1735:1735:1735))
        (PORT d[12] (1804:1804:1804) (1813:1813:1813))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (1937:1937:1937))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4157:4157:4157))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (2568:2568:2568) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1195:1195:1195))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2034:2034:2034))
        (PORT d[1] (1964:1964:1964) (1972:1972:1972))
        (PORT d[2] (5389:5389:5389) (5527:5527:5527))
        (PORT d[3] (1946:1946:1946) (1960:1960:1960))
        (PORT d[4] (2904:2904:2904) (2862:2862:2862))
        (PORT d[5] (5841:5841:5841) (5978:5978:5978))
        (PORT d[6] (2320:2320:2320) (2326:2326:2326))
        (PORT d[7] (7423:7423:7423) (7625:7625:7625))
        (PORT d[8] (1903:1903:1903) (1930:1930:1930))
        (PORT d[9] (2574:2574:2574) (2566:2566:2566))
        (PORT d[10] (2180:2180:2180) (2167:2167:2167))
        (PORT d[11] (1975:1975:1975) (1976:1976:1976))
        (PORT d[12] (1928:1928:1928) (1940:1940:1940))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1566:1566:1566))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (2952:2952:2952) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2250:2250:2250))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1806:1806:1806))
        (PORT d[1] (1979:1979:1979) (1961:1961:1961))
        (PORT d[2] (1731:1731:1731) (1730:1730:1730))
        (PORT d[3] (1642:1642:1642) (1636:1636:1636))
        (PORT d[4] (1818:1818:1818) (1809:1809:1809))
        (PORT d[5] (1760:1760:1760) (1765:1765:1765))
        (PORT d[6] (3720:3720:3720) (3672:3672:3672))
        (PORT d[7] (4663:4663:4663) (4713:4713:4713))
        (PORT d[8] (2158:2158:2158) (2232:2232:2232))
        (PORT d[9] (2036:2036:2036) (2003:2003:2003))
        (PORT d[10] (2195:2195:2195) (2195:2195:2195))
        (PORT d[11] (2020:2020:2020) (1993:1993:1993))
        (PORT d[12] (6751:6751:6751) (6755:6755:6755))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4079:4079:4079))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3817:3817:3817))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (3192:3192:3192) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (860:860:860) (899:899:899))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2329:2329:2329))
        (PORT d[1] (2337:2337:2337) (2340:2340:2340))
        (PORT d[2] (5020:5020:5020) (5164:5164:5164))
        (PORT d[3] (2261:2261:2261) (2269:2269:2269))
        (PORT d[4] (3309:3309:3309) (3281:3281:3281))
        (PORT d[5] (5802:5802:5802) (5940:5940:5940))
        (PORT d[6] (2659:2659:2659) (2660:2660:2660))
        (PORT d[7] (7083:7083:7083) (7294:7294:7294))
        (PORT d[8] (2387:2387:2387) (2460:2460:2460))
        (PORT d[9] (2251:2251:2251) (2253:2253:2253))
        (PORT d[10] (6502:6502:6502) (6652:6652:6652))
        (PORT d[11] (2329:2329:2329) (2321:2321:2321))
        (PORT d[12] (1958:1958:1958) (1966:1966:1966))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2164:2164:2164))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (3050:3050:3050) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1910:1910:1910))
        (PORT clk (2575:2575:2575) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1770:1770:1770))
        (PORT d[1] (1649:1649:1649) (1628:1628:1628))
        (PORT d[2] (1403:1403:1403) (1409:1409:1409))
        (PORT d[3] (1408:1408:1408) (1409:1409:1409))
        (PORT d[4] (1804:1804:1804) (1788:1788:1788))
        (PORT d[5] (1413:1413:1413) (1419:1419:1419))
        (PORT d[6] (1762:1762:1762) (1772:1772:1772))
        (PORT d[7] (1440:1440:1440) (1455:1455:1455))
        (PORT d[8] (2485:2485:2485) (2556:2556:2556))
        (PORT d[9] (1514:1514:1514) (1518:1518:1518))
        (PORT d[10] (1858:1858:1858) (1859:1859:1859))
        (PORT d[11] (1679:1679:1679) (1655:1655:1655))
        (PORT d[12] (1778:1778:1778) (1785:1785:1785))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1872:1872:1872))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4442:4442:4442))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2602:2602:2602))
        (PORT d[0] (2251:2251:2251) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1234:1234:1234))
        (PORT clk (2523:2523:2523) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2036:2036:2036))
        (PORT d[1] (1958:1958:1958) (1966:1966:1966))
        (PORT d[2] (2329:2329:2329) (2305:2305:2305))
        (PORT d[3] (1967:1967:1967) (1980:1980:1980))
        (PORT d[4] (2951:2951:2951) (2919:2919:2919))
        (PORT d[5] (2701:2701:2701) (2676:2676:2676))
        (PORT d[6] (2288:2288:2288) (2290:2290:2290))
        (PORT d[7] (7436:7436:7436) (7640:7640:7640))
        (PORT d[8] (2303:2303:2303) (2326:2326:2326))
        (PORT d[9] (2601:2601:2601) (2594:2594:2594))
        (PORT d[10] (2179:2179:2179) (2167:2167:2167))
        (PORT d[11] (1968:1968:1968) (1969:1969:1969))
        (PORT d[12] (1630:1630:1630) (1640:1640:1640))
        (PORT clk (2518:2518:2518) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2099:2099:2099))
        (PORT clk (2518:2518:2518) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2513:2513:2513))
        (PORT d[0] (3068:3068:3068) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (645:645:645))
        (PORT datab (761:761:761) (767:767:767))
        (PORT datac (1937:1937:1937) (1969:1969:1969))
        (PORT datad (2527:2527:2527) (2531:2531:2531))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (2013:2013:2013))
        (PORT datab (1028:1028:1028) (1000:1000:1000))
        (PORT datac (1938:1938:1938) (1969:1969:1969))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (2207:2207:2207) (2148:2148:2148))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3674:3674:3674))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6584:6584:6584) (6718:6718:6718))
        (PORT d[1] (3246:3246:3246) (3341:3341:3341))
        (PORT d[2] (3719:3719:3719) (3784:3784:3784))
        (PORT d[3] (3567:3567:3567) (3530:3530:3530))
        (PORT d[4] (5303:5303:5303) (5423:5423:5423))
        (PORT d[5] (3231:3231:3231) (3272:3272:3272))
        (PORT d[6] (3435:3435:3435) (3392:3392:3392))
        (PORT d[7] (2573:2573:2573) (2661:2661:2661))
        (PORT d[8] (3439:3439:3439) (3617:3617:3617))
        (PORT d[9] (3233:3233:3233) (3203:3203:3203))
        (PORT d[10] (4458:4458:4458) (4474:4474:4474))
        (PORT d[11] (8081:8081:8081) (8114:8114:8114))
        (PORT d[12] (4824:4824:4824) (4867:4867:4867))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3525:3525:3525))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5225:5225:5225))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (4270:4270:4270) (4314:4314:4314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2475:2475:2475))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5551:5551:5551))
        (PORT d[1] (5643:5643:5643) (5752:5752:5752))
        (PORT d[2] (3599:3599:3599) (3755:3755:3755))
        (PORT d[3] (6752:6752:6752) (7009:7009:7009))
        (PORT d[4] (4531:4531:4531) (4591:4591:4591))
        (PORT d[5] (5793:5793:5793) (5926:5926:5926))
        (PORT d[6] (4165:4165:4165) (4324:4324:4324))
        (PORT d[7] (5183:5183:5183) (5355:5355:5355))
        (PORT d[8] (3513:3513:3513) (3596:3596:3596))
        (PORT d[9] (4739:4739:4739) (4692:4692:4692))
        (PORT d[10] (4294:4294:4294) (4379:4379:4379))
        (PORT d[11] (3946:3946:3946) (4054:4054:4054))
        (PORT d[12] (5401:5401:5401) (5570:5570:5570))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3935:3935:3935))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (4960:4960:4960) (4959:4959:4959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3216:3216:3216))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4243:4243:4243))
        (PORT d[1] (3175:3175:3175) (3235:3235:3235))
        (PORT d[2] (4000:4000:4000) (4136:4136:4136))
        (PORT d[3] (4437:4437:4437) (4379:4379:4379))
        (PORT d[4] (5121:5121:5121) (5326:5326:5326))
        (PORT d[5] (3489:3489:3489) (3511:3511:3511))
        (PORT d[6] (4545:4545:4545) (4460:4460:4460))
        (PORT d[7] (2973:2973:2973) (3097:3097:3097))
        (PORT d[8] (3127:3127:3127) (3319:3319:3319))
        (PORT d[9] (3966:3966:3966) (3911:3911:3911))
        (PORT d[10] (4391:4391:4391) (4400:4400:4400))
        (PORT d[11] (7824:7824:7824) (7902:7902:7902))
        (PORT d[12] (5173:5173:5173) (5248:5248:5248))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6953:6953:6953) (6941:6941:6941))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5634:5634:5634))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (4831:4831:4831) (4757:4757:4757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2788:2788:2788))
        (PORT clk (2442:2442:2442) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4421:4421:4421))
        (PORT d[1] (5287:5287:5287) (5401:5401:5401))
        (PORT d[2] (3579:3579:3579) (3725:3725:3725))
        (PORT d[3] (6899:6899:6899) (7102:7102:7102))
        (PORT d[4] (5134:5134:5134) (5207:5207:5207))
        (PORT d[5] (6615:6615:6615) (6778:6778:6778))
        (PORT d[6] (3707:3707:3707) (3791:3791:3791))
        (PORT d[7] (5593:5593:5593) (5802:5802:5802))
        (PORT d[8] (3673:3673:3673) (3746:3746:3746))
        (PORT d[9] (5017:5017:5017) (5095:5095:5095))
        (PORT d[10] (4198:4198:4198) (4284:4284:4284))
        (PORT d[11] (3655:3655:3655) (3766:3766:3766))
        (PORT d[12] (5093:5093:5093) (5193:5193:5193))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (5638:5638:5638))
        (PORT clk (2437:2437:2437) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (PORT d[0] (4066:4066:4066) (4141:4141:4141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (2012:2012:2012))
        (PORT datab (2767:2767:2767) (2659:2659:2659))
        (PORT datac (3306:3306:3306) (3328:3328:3328))
        (PORT datad (2527:2527:2527) (2531:2531:2531))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2962:2962:2962))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2804:2804:2804))
        (PORT d[1] (4535:4535:4535) (4463:4463:4463))
        (PORT d[2] (3299:3299:3299) (3275:3275:3275))
        (PORT d[3] (4796:4796:4796) (4693:4693:4693))
        (PORT d[4] (4089:4089:4089) (3979:3979:3979))
        (PORT d[5] (5220:5220:5220) (5079:5079:5079))
        (PORT d[6] (4513:4513:4513) (4421:4421:4421))
        (PORT d[7] (3109:3109:3109) (3197:3197:3197))
        (PORT d[8] (3851:3851:3851) (4052:4052:4052))
        (PORT d[9] (4504:4504:4504) (4498:4498:4498))
        (PORT d[10] (2927:2927:2927) (2879:2879:2879))
        (PORT d[11] (6609:6609:6609) (6559:6559:6559))
        (PORT d[12] (5436:5436:5436) (5471:5471:5471))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4424:4424:4424))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3847:3847:3847))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (3178:3178:3178) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1245:1245:1245))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2711:2711:2711))
        (PORT d[1] (1622:1622:1622) (1662:1662:1662))
        (PORT d[2] (5743:5743:5743) (5901:5901:5901))
        (PORT d[3] (1646:1646:1646) (1706:1706:1706))
        (PORT d[4] (5131:5131:5131) (5159:5159:5159))
        (PORT d[5] (1851:1851:1851) (1873:1873:1873))
        (PORT d[6] (5269:5269:5269) (5423:5423:5423))
        (PORT d[7] (7000:7000:7000) (7189:7189:7189))
        (PORT d[8] (4249:4249:4249) (4500:4500:4500))
        (PORT d[9] (5636:5636:5636) (5685:5685:5685))
        (PORT d[10] (6478:6478:6478) (6586:6586:6586))
        (PORT d[11] (4386:4386:4386) (4523:4523:4523))
        (PORT d[12] (5178:5178:5178) (5245:5245:5245))
        (PORT clk (2477:2477:2477) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4722:4722:4722))
        (PORT clk (2477:2477:2477) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (PORT d[0] (2390:2390:2390) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3229:3229:3229))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3926:3926:3926))
        (PORT d[1] (3231:3231:3231) (3291:3291:3291))
        (PORT d[2] (4345:4345:4345) (4463:4463:4463))
        (PORT d[3] (4443:4443:4443) (4385:4385:4385))
        (PORT d[4] (5423:5423:5423) (5595:5595:5595))
        (PORT d[5] (3475:3475:3475) (3496:3496:3496))
        (PORT d[6] (4518:4518:4518) (4432:4432:4432))
        (PORT d[7] (2946:2946:2946) (3071:3071:3071))
        (PORT d[8] (3447:3447:3447) (3630:3630:3630))
        (PORT d[9] (3986:3986:3986) (3930:3930:3930))
        (PORT d[10] (4508:4508:4508) (4530:4530:4530))
        (PORT d[11] (8110:8110:8110) (8171:8171:8171))
        (PORT d[12] (5205:5205:5205) (5282:5282:5282))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5627:5627:5627) (5689:5689:5689))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (5640:5640:5640))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (5328:5328:5328) (5381:5381:5381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3083:3083:3083))
        (PORT clk (2436:2436:2436) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4376:4376:4376))
        (PORT d[1] (5568:5568:5568) (5668:5668:5668))
        (PORT d[2] (3591:3591:3591) (3738:3738:3738))
        (PORT d[3] (6933:6933:6933) (7138:7138:7138))
        (PORT d[4] (5114:5114:5114) (5187:5187:5187))
        (PORT d[5] (6595:6595:6595) (6758:6758:6758))
        (PORT d[6] (4078:4078:4078) (4149:4149:4149))
        (PORT d[7] (5599:5599:5599) (5811:5811:5811))
        (PORT d[8] (3653:3653:3653) (3725:3725:3725))
        (PORT d[9] (4979:4979:4979) (5062:5062:5062))
        (PORT d[10] (3621:3621:3621) (3725:3725:3725))
        (PORT d[11] (4272:4272:4272) (4378:4378:4378))
        (PORT d[12] (5098:5098:5098) (5198:5198:5198))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3495:3495:3495))
        (PORT clk (2431:2431:2431) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (PORT d[0] (3841:3841:3841) (3813:3813:3813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2582:2582:2582) (2584:2584:2584))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1350:1350:1350) (1378:1378:1378))
        (PORT datad (3169:3169:3169) (3007:3007:3007))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datac (2207:2207:2207) (2148:2148:2148))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6176:6176:6176) (6072:6072:6072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (566:566:566))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (2919:2919:2919) (3073:3073:3073))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1435:1435:1435))
        (PORT datad (994:994:994) (1022:1022:1022))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1436:1436:1436))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (995:995:995) (1024:1024:1024))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1702:1702:1702))
        (PORT datab (892:892:892) (956:956:956))
        (PORT datac (1470:1470:1470) (1509:1509:1509))
        (PORT datad (1139:1139:1139) (1181:1181:1181))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (918:918:918))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (1466:1466:1466) (1505:1505:1505))
        (PORT datad (231:231:231) (265:265:265))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1083:1083:1083) (1051:1051:1051))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (441:441:441))
        (PORT datab (344:344:344) (448:448:448))
        (PORT datad (325:325:325) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (419:419:419))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1083:1083:1083) (1051:1051:1051))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (442:442:442))
        (PORT datab (341:341:341) (445:445:445))
        (PORT datac (470:470:470) (522:522:522))
        (PORT datad (323:323:323) (416:416:416))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (454:454:454))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datad (327:327:327) (419:419:419))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1083:1083:1083) (1051:1051:1051))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (341:341:341) (444:444:444))
        (PORT datad (323:323:323) (415:415:415))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datad (326:326:326) (419:419:419))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1083:1083:1083) (1051:1051:1051))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (441:441:441))
        (PORT datab (346:346:346) (450:450:450))
        (PORT datac (467:467:467) (519:519:519))
        (PORT datad (326:326:326) (419:419:419))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (442:442:442))
        (PORT datab (344:344:344) (448:448:448))
        (PORT datac (469:469:469) (521:521:521))
        (PORT datad (325:325:325) (418:418:418))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5264:5264:5264) (5093:5093:5093))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (375:375:375) (391:391:391))
        (PORT datad (423:423:423) (434:434:434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (919:919:919))
        (PORT datac (1468:1468:1468) (1506:1506:1506))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (919:919:919))
        (PORT datab (895:895:895) (960:960:960))
        (PORT datac (1468:1468:1468) (1507:1507:1507))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (528:528:528))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (231:231:231) (265:265:265))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1071:1071:1071))
        (PORT datab (523:523:523) (571:571:571))
        (PORT datac (486:486:486) (536:536:536))
        (PORT datad (477:477:477) (526:526:526))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1001:1001:1001) (1029:1029:1029))
        (PORT datad (422:422:422) (433:433:433))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (435:435:435))
        (PORT datab (898:898:898) (963:963:963))
        (PORT datac (258:258:258) (338:338:338))
        (PORT datad (424:424:424) (435:435:435))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (482:482:482) (539:539:539))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datad (992:992:992) (987:987:987))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (697:697:697))
        (PORT datab (1147:1147:1147) (1189:1189:1189))
        (PORT datac (1028:1028:1028) (1064:1064:1064))
        (PORT datad (960:960:960) (938:938:938))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (825:825:825))
        (PORT datab (706:706:706) (719:719:719))
        (PORT datac (1330:1330:1330) (1357:1357:1357))
        (PORT datad (990:990:990) (985:985:985))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5770:5770:5770) (5625:5625:5625))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1469:1469:1469))
        (PORT datab (821:821:821) (854:854:854))
        (PORT datac (774:774:774) (842:842:842))
        (PORT datad (834:834:834) (913:913:913))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (762:762:762))
        (PORT datab (1054:1054:1054) (1092:1092:1092))
        (PORT datac (825:825:825) (893:893:893))
        (PORT datad (1104:1104:1104) (1156:1156:1156))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1155:1155:1155) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1155:1155:1155) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1155:1155:1155) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1155:1155:1155) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1097:1097:1097))
        (PORT datad (1105:1105:1105) (1158:1158:1158))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (763:763:763))
        (PORT datab (866:866:866) (929:929:929))
        (PORT datac (1280:1280:1280) (1298:1298:1298))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1088:1088:1088) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (493:493:493))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (557:557:557))
        (PORT datac (711:711:711) (736:736:736))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1031:1031:1031) (1069:1069:1069))
        (PORT datad (1294:1294:1294) (1315:1315:1315))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (501:501:501))
        (PORT datad (493:493:493) (562:562:562))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (317:317:317))
        (PORT datab (739:739:739) (726:726:726))
        (PORT datac (682:682:682) (717:717:717))
        (PORT datad (384:384:384) (395:395:395))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1155:1155:1155))
        (PORT datab (826:826:826) (876:876:876))
        (PORT datac (1327:1327:1327) (1343:1343:1343))
        (PORT datad (1062:1062:1062) (1103:1103:1103))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1087:1087:1087) (1140:1140:1140))
        (PORT ena (1396:1396:1396) (1343:1343:1343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (457:457:457))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1087:1087:1087) (1140:1140:1140))
        (PORT ena (1396:1396:1396) (1343:1343:1343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (471:471:471))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1087:1087:1087) (1140:1140:1140))
        (PORT ena (1396:1396:1396) (1343:1343:1343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (465:465:465))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1087:1087:1087) (1140:1140:1140))
        (PORT ena (1396:1396:1396) (1343:1343:1343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (551:551:551))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1087:1087:1087) (1140:1140:1140))
        (PORT ena (1396:1396:1396) (1343:1343:1343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (758:758:758))
        (PORT datab (490:490:490) (555:555:555))
        (PORT datac (710:710:710) (735:735:735))
        (PORT datad (485:485:485) (539:539:539))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (475:475:475) (537:537:537))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (466:466:466))
        (PORT datab (360:360:360) (472:472:472))
        (PORT datac (323:323:323) (432:432:432))
        (PORT datad (325:325:325) (420:420:420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (528:528:528) (606:606:606))
        (PORT datac (334:334:334) (455:455:455))
        (PORT datad (329:329:329) (424:424:424))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (498:498:498))
        (PORT datab (359:359:359) (471:471:471))
        (PORT datac (323:323:323) (432:432:432))
        (PORT datad (325:325:325) (419:419:419))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (245:245:245) (282:282:282))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (487:487:487) (556:556:556))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (499:499:499))
        (PORT datab (523:523:523) (601:601:601))
        (PORT datac (324:324:324) (433:433:433))
        (PORT datad (327:327:327) (430:430:430))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1088:1088:1088) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (431:431:431))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datad (762:762:762) (796:796:796))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (1157:1157:1157) (1174:1174:1174))
        (PORT ena (1088:1088:1088) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (501:501:501))
        (PORT datab (361:361:361) (474:474:474))
        (PORT datac (325:325:325) (434:434:434))
        (PORT datad (327:327:327) (422:422:422))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (500:500:500))
        (PORT datab (525:525:525) (602:602:602))
        (PORT datac (324:324:324) (434:434:434))
        (PORT datad (326:326:326) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (357:357:357) (469:469:469))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (487:487:487) (555:555:555))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (548:548:548))
        (PORT datab (262:262:262) (309:309:309))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (501:501:501))
        (PORT datab (362:362:362) (475:475:475))
        (PORT datac (326:326:326) (433:433:433))
        (PORT datad (327:327:327) (422:422:422))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (318:318:318))
        (PORT datab (531:531:531) (583:583:583))
        (PORT datac (473:473:473) (535:535:535))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1088:1088:1088) (1055:1055:1055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (755:755:755) (782:782:782))
        (PORT datad (231:231:231) (269:269:269))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (911:911:911))
        (PORT datad (1013:1013:1013) (1057:1057:1057))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (912:912:912))
        (PORT datac (823:823:823) (890:890:890))
        (PORT datad (1014:1014:1014) (1058:1058:1058))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (6217:6217:6217) (6071:6071:6071))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT sload (914:914:914) (988:988:988))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (866:866:866))
        (PORT datab (788:788:788) (840:840:840))
        (PORT datad (828:828:828) (890:890:890))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (5281:5281:5281) (5114:5114:5114))
        (PORT datad (1116:1116:1116) (1174:1174:1174))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1217:1217:1217))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1215:1215:1215))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1218:1218:1218))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (549:549:549))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (432:432:432))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1497:1497:1497))
        (PORT datab (831:831:831) (903:903:903))
        (PORT datac (824:824:824) (892:892:892))
        (PORT datad (1006:1006:1006) (1050:1050:1050))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1327:1327:1327) (1278:1278:1278))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (431:431:431))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1327:1327:1327) (1278:1278:1278))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (409:409:409))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1327:1327:1327) (1278:1278:1278))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1327:1327:1327) (1278:1278:1278))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (431:431:431))
        (PORT datab (486:486:486) (549:549:549))
        (PORT datac (293:293:293) (393:393:393))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (313:313:313) (410:410:410))
        (PORT datac (987:987:987) (1037:1037:1037))
        (PORT datad (1053:1053:1053) (1083:1083:1083))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1327:1327:1327) (1278:1278:1278))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (433:433:433))
        (PORT datab (311:311:311) (408:408:408))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (278:278:278) (359:359:359))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (553:553:553))
        (PORT datac (296:296:296) (397:397:397))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (434:434:434))
        (PORT datab (1147:1147:1147) (1193:1193:1193))
        (PORT datac (295:295:295) (396:396:396))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (433:433:433))
        (PORT datab (311:311:311) (408:408:408))
        (PORT datac (295:295:295) (395:395:395))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1147:1147:1147) (1193:1193:1193))
        (PORT datac (455:455:455) (517:517:517))
        (PORT datad (1284:1284:1284) (1262:1262:1262))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5830:5830:5830) (5666:5666:5666))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (1103:1103:1103) (1157:1157:1157))
        (PORT datad (1285:1285:1285) (1263:1263:1263))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1497:1497:1497))
        (PORT datab (830:830:830) (902:902:902))
        (PORT datac (824:824:824) (892:892:892))
        (PORT datad (1006:1006:1006) (1049:1049:1049))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1407:1407:1407) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1310:1310:1310))
        (PORT datab (247:247:247) (285:285:285))
        (PORT datac (1103:1103:1103) (1157:1157:1157))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1407:1407:1407) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1310:1310:1310))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1102:1102:1102) (1157:1157:1157))
        (PORT datad (216:216:216) (245:245:245))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1407:1407:1407) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1103:1103:1103) (1158:1158:1158))
        (PORT datad (1284:1284:1284) (1263:1263:1263))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1407:1407:1407) (1363:1363:1363))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (519:519:519))
        (PORT datab (1144:1144:1144) (1165:1165:1165))
        (PORT datac (1080:1080:1080) (1138:1138:1138))
        (PORT datad (1100:1100:1100) (1151:1151:1151))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (874:874:874) (933:933:933))
        (PORT datac (616:616:616) (607:607:607))
        (PORT datad (254:254:254) (277:277:277))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (653:653:653))
        (PORT datab (1148:1148:1148) (1190:1190:1190))
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (961:961:961) (939:939:939))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5552:5552:5552) (5380:5380:5380))
        (PORT datab (1152:1152:1152) (1185:1185:1185))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (848:848:848))
        (PORT datac (791:791:791) (840:840:840))
        (PORT datad (828:828:828) (906:906:906))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (730:730:730) (726:726:726))
        (PORT datad (747:747:747) (748:748:748))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (616:616:616) (604:604:604))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1489:1489:1489) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (1987:1987:1987) (2013:2013:2013))
        (PORT sload (1673:1673:1673) (1709:1709:1709))
        (PORT ena (1675:1675:1675) (1612:1612:1612))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1133:1133:1133))
        (PORT datad (1099:1099:1099) (1138:1138:1138))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2403:2403:2403))
        (PORT datab (863:863:863) (934:934:934))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (732:732:732) (766:766:766))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1285:1285:1285))
        (PORT datab (1450:1450:1450) (1495:1495:1495))
        (PORT datac (2022:2022:2022) (2061:2061:2061))
        (PORT datad (2805:2805:2805) (2640:2640:2640))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1407:1407:1407))
        (PORT datab (1383:1383:1383) (1336:1336:1336))
        (PORT datac (1405:1405:1405) (1458:1458:1458))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT asdata (1637:1637:1637) (1614:1614:1614))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2213:2213:2213))
        (PORT asdata (1601:1601:1601) (1657:1657:1657))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (896:896:896))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (2663:2663:2663))
        (PORT datab (2065:2065:2065) (2096:2096:2096))
        (PORT datac (1405:1405:1405) (1459:1459:1459))
        (PORT datad (3291:3291:3291) (3168:3168:3168))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1636:1636:1636))
        (PORT datab (1451:1451:1451) (1496:1496:1496))
        (PORT datac (1330:1330:1330) (1297:1297:1297))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT asdata (2267:2267:2267) (2224:2224:2224))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (853:853:853))
        (PORT datab (339:339:339) (439:439:439))
        (PORT datac (306:306:306) (401:401:401))
        (PORT datad (521:521:521) (587:587:587))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (905:905:905))
        (PORT datab (1085:1085:1085) (1081:1081:1081))
        (PORT datac (459:459:459) (523:523:523))
        (PORT datad (745:745:745) (747:747:747))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (968:968:968))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1083:1083:1083) (1109:1109:1109))
        (PORT datad (792:792:792) (817:817:817))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (828:828:828))
        (PORT datab (1298:1298:1298) (1370:1370:1370))
        (PORT datac (542:542:542) (611:611:611))
        (PORT datad (1111:1111:1111) (1173:1173:1173))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2196:2196:2196))
        (PORT datab (1451:1451:1451) (1496:1496:1496))
        (PORT datac (2026:2026:2026) (2066:2066:2066))
        (PORT datad (975:975:975) (936:936:936))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1338:1338:1338))
        (PORT datab (1451:1451:1451) (1496:1496:1496))
        (PORT datac (3016:3016:3016) (2942:2942:2942))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT asdata (1945:1945:1945) (1928:1928:1928))
        (PORT clrn (2167:2167:2167) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (598:598:598))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT asdata (716:716:716) (810:810:810))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT asdata (717:717:717) (809:809:809))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (781:781:781))
        (PORT datab (283:283:283) (366:366:366))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (828:828:828))
        (PORT datab (1295:1295:1295) (1366:1366:1366))
        (PORT datac (541:541:541) (609:609:609))
        (PORT datad (1110:1110:1110) (1170:1170:1170))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2707:2707:2707))
        (PORT datab (2064:2064:2064) (2095:2095:2095))
        (PORT datac (1405:1405:1405) (1458:1458:1458))
        (PORT datad (1704:1704:1704) (1715:1715:1715))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1338:1338:1338))
        (PORT datab (1327:1327:1327) (1302:1302:1302))
        (PORT datac (2020:2020:2020) (2059:2059:2059))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT asdata (2005:2005:2005) (1993:1993:1993))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1298:1298:1298) (1299:1299:1299))
        (PORT datad (1455:1455:1455) (1474:1474:1474))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (254:254:254) (298:298:298))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1706:1706:1706) (1783:1783:1783))
        (PORT datad (1899:1899:1899) (1887:1887:1887))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|RFlags\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1110:1110:1110))
        (PORT datab (980:980:980) (970:970:970))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (859:859:859))
        (PORT datab (343:343:343) (444:444:444))
        (PORT datac (309:309:309) (406:406:406))
        (PORT datad (526:526:526) (592:592:592))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1129:1129:1129) (1170:1170:1170))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1296:1296:1296) (1297:1297:1297))
        (PORT datad (1454:1454:1454) (1474:1474:1474))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|full)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (363:363:363))
      )
    )
  )
)
