#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000216789be050 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000021678a37be0_0 .net "PC", 31 0, v0000021678a323e0_0;  1 drivers
v0000021678a39120_0 .var "clk", 0 0;
v0000021678a384a0_0 .net "clkout", 0 0, L_00000216789c45b0;  1 drivers
v0000021678a38fe0_0 .net "cycles_consumed", 31 0, v0000021678a36540_0;  1 drivers
v0000021678a37960_0 .net "regs0", 31 0, L_00000216789c47e0;  1 drivers
v0000021678a38b80_0 .net "regs1", 31 0, L_00000216789c43f0;  1 drivers
v0000021678a387c0_0 .net "regs2", 31 0, L_00000216789c4460;  1 drivers
v0000021678a380e0_0 .net "regs3", 31 0, L_00000216789c44d0;  1 drivers
v0000021678a39080_0 .net "regs4", 31 0, L_00000216789c4540;  1 drivers
v0000021678a37f00_0 .net "regs5", 31 0, L_00000216789c4700;  1 drivers
v0000021678a37460_0 .var "rst", 0 0;
S_00000216789bed50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000216789be050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000216789cd480 .param/l "RType" 0 4 2, C4<000000>;
P_00000216789cd4b8 .param/l "add" 0 4 5, C4<100000>;
P_00000216789cd4f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000216789cd528 .param/l "addu" 0 4 5, C4<100001>;
P_00000216789cd560 .param/l "and_" 0 4 5, C4<100100>;
P_00000216789cd598 .param/l "andi" 0 4 8, C4<001100>;
P_00000216789cd5d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000216789cd608 .param/l "bne" 0 4 10, C4<000101>;
P_00000216789cd640 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000216789cd678 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000216789cd6b0 .param/l "j" 0 4 12, C4<000010>;
P_00000216789cd6e8 .param/l "jal" 0 4 12, C4<000011>;
P_00000216789cd720 .param/l "jr" 0 4 6, C4<001000>;
P_00000216789cd758 .param/l "lw" 0 4 8, C4<100011>;
P_00000216789cd790 .param/l "nor_" 0 4 5, C4<100111>;
P_00000216789cd7c8 .param/l "or_" 0 4 5, C4<100101>;
P_00000216789cd800 .param/l "ori" 0 4 8, C4<001101>;
P_00000216789cd838 .param/l "sgt" 0 4 6, C4<101011>;
P_00000216789cd870 .param/l "sll" 0 4 6, C4<000000>;
P_00000216789cd8a8 .param/l "slt" 0 4 5, C4<101010>;
P_00000216789cd8e0 .param/l "slti" 0 4 8, C4<101010>;
P_00000216789cd918 .param/l "srl" 0 4 6, C4<000010>;
P_00000216789cd950 .param/l "sub" 0 4 5, C4<100010>;
P_00000216789cd988 .param/l "subu" 0 4 5, C4<100011>;
P_00000216789cd9c0 .param/l "sw" 0 4 8, C4<101011>;
P_00000216789cd9f8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000216789cda30 .param/l "xori" 0 4 8, C4<001110>;
L_00000216789c4bd0 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4cb0 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4f50 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4d20 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c41c0 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4d90 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4e00 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4a10 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c45b0 .functor OR 1, v0000021678a39120_0, v00000216789bbb60_0, C4<0>, C4<0>;
L_00000216789c4e70 .functor OR 1, L_0000021678a38400, L_0000021678a38860, C4<0>, C4<0>;
L_00000216789c4ee0 .functor AND 1, L_0000021678a91490, L_0000021678a92570, C4<1>, C4<1>;
L_00000216789c40e0 .functor NOT 1, v0000021678a37460_0, C4<0>, C4<0>, C4<0>;
L_00000216789c4620 .functor OR 1, L_0000021678a91710, L_0000021678a92cf0, C4<0>, C4<0>;
L_00000216789c4230 .functor OR 1, L_00000216789c4620, L_0000021678a92070, C4<0>, C4<0>;
L_00000216789c4690 .functor OR 1, L_0000021678a91990, L_0000021678a91ad0, C4<0>, C4<0>;
L_00000216789c4930 .functor AND 1, L_0000021678a91df0, L_00000216789c4690, C4<1>, C4<1>;
L_00000216789c4850 .functor OR 1, L_0000021678a92f70, L_0000021678a930b0, C4<0>, C4<0>;
L_00000216789c49a0 .functor AND 1, L_0000021678a92e30, L_00000216789c4850, C4<1>, C4<1>;
v0000021678a314e0_0 .net "ALUOp", 3 0, v00000216789bb0c0_0;  1 drivers
v0000021678a32020_0 .net "ALUResult", 31 0, v0000021678a29e40_0;  1 drivers
v0000021678a322a0_0 .net "ALUSrc", 0 0, v00000216789bb480_0;  1 drivers
v0000021678a31760_0 .net "ALUin2", 31 0, L_0000021678a92a70;  1 drivers
v0000021678a31120_0 .net "MemReadEn", 0 0, v00000216789ba3a0_0;  1 drivers
v0000021678a320c0_0 .net "MemWriteEn", 0 0, v00000216789ba8a0_0;  1 drivers
v0000021678a328e0_0 .net "MemtoReg", 0 0, v00000216789bbc00_0;  1 drivers
v0000021678a32a20_0 .net "PC", 31 0, v0000021678a323e0_0;  alias, 1 drivers
v0000021678a31d00_0 .net "PCPlus1", 31 0, L_0000021678a38360;  1 drivers
v0000021678a32ac0_0 .net "PCsrc", 1 0, v0000021678a2a480_0;  1 drivers
v0000021678a31b20_0 .net "RegDst", 0 0, v00000216789bb5c0_0;  1 drivers
v0000021678a32480_0 .net "RegWriteEn", 0 0, v00000216789bb8e0_0;  1 drivers
v0000021678a311c0_0 .net "WriteRegister", 4 0, L_0000021678a917b0;  1 drivers
v0000021678a31300_0 .net *"_ivl_0", 0 0, L_00000216789c4bd0;  1 drivers
L_0000021678a39470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021678a313a0_0 .net/2u *"_ivl_10", 4 0, L_0000021678a39470;  1 drivers
L_0000021678a39860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a31440_0 .net *"_ivl_101", 15 0, L_0000021678a39860;  1 drivers
v0000021678a31bc0_0 .net *"_ivl_102", 31 0, L_0000021678a92610;  1 drivers
L_0000021678a398a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a31da0_0 .net *"_ivl_105", 25 0, L_0000021678a398a8;  1 drivers
L_0000021678a398f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a30cc0_0 .net/2u *"_ivl_106", 31 0, L_0000021678a398f0;  1 drivers
v0000021678a31580_0 .net *"_ivl_108", 0 0, L_0000021678a91490;  1 drivers
L_0000021678a39938 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021678a30d60_0 .net/2u *"_ivl_110", 5 0, L_0000021678a39938;  1 drivers
v0000021678a31e40_0 .net *"_ivl_112", 0 0, L_0000021678a92570;  1 drivers
v0000021678a319e0_0 .net *"_ivl_115", 0 0, L_00000216789c4ee0;  1 drivers
v0000021678a31ee0_0 .net *"_ivl_116", 47 0, L_0000021678a91530;  1 drivers
L_0000021678a39980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a30ea0_0 .net *"_ivl_119", 15 0, L_0000021678a39980;  1 drivers
L_0000021678a394b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021678a30e00_0 .net/2u *"_ivl_12", 5 0, L_0000021678a394b8;  1 drivers
v0000021678a31620_0 .net *"_ivl_120", 47 0, L_0000021678a92250;  1 drivers
L_0000021678a399c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a31800_0 .net *"_ivl_123", 15 0, L_0000021678a399c8;  1 drivers
v0000021678a30f40_0 .net *"_ivl_125", 0 0, L_0000021678a926b0;  1 drivers
v0000021678a32160_0 .net *"_ivl_126", 31 0, L_0000021678a92430;  1 drivers
v0000021678a32700_0 .net *"_ivl_128", 47 0, L_0000021678a91e90;  1 drivers
v0000021678a318a0_0 .net *"_ivl_130", 47 0, L_0000021678a92890;  1 drivers
v0000021678a31f80_0 .net *"_ivl_132", 47 0, L_0000021678a93330;  1 drivers
v0000021678a31940_0 .net *"_ivl_134", 47 0, L_0000021678a915d0;  1 drivers
L_0000021678a39a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021678a32200_0 .net/2u *"_ivl_138", 1 0, L_0000021678a39a10;  1 drivers
v0000021678a31080_0 .net *"_ivl_14", 0 0, L_0000021678a378c0;  1 drivers
v0000021678a32340_0 .net *"_ivl_140", 0 0, L_0000021678a924d0;  1 drivers
L_0000021678a39a58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021678a31260_0 .net/2u *"_ivl_142", 1 0, L_0000021678a39a58;  1 drivers
v0000021678a32520_0 .net *"_ivl_144", 0 0, L_0000021678a91670;  1 drivers
L_0000021678a39aa0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021678a32660_0 .net/2u *"_ivl_146", 1 0, L_0000021678a39aa0;  1 drivers
v0000021678a327a0_0 .net *"_ivl_148", 0 0, L_0000021678a93010;  1 drivers
L_0000021678a39ae8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000021678a30fe0_0 .net/2u *"_ivl_150", 31 0, L_0000021678a39ae8;  1 drivers
L_0000021678a39b30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000021678a31a80_0 .net/2u *"_ivl_152", 31 0, L_0000021678a39b30;  1 drivers
v0000021678a34030_0 .net *"_ivl_154", 31 0, L_0000021678a927f0;  1 drivers
v0000021678a33ef0_0 .net *"_ivl_156", 31 0, L_0000021678a922f0;  1 drivers
L_0000021678a39500 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000021678a34850_0 .net/2u *"_ivl_16", 4 0, L_0000021678a39500;  1 drivers
v0000021678a33450_0 .net *"_ivl_160", 0 0, L_00000216789c40e0;  1 drivers
L_0000021678a39bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a345d0_0 .net/2u *"_ivl_162", 31 0, L_0000021678a39bc0;  1 drivers
L_0000021678a39c98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000021678a33f90_0 .net/2u *"_ivl_166", 5 0, L_0000021678a39c98;  1 drivers
v0000021678a33810_0 .net *"_ivl_168", 0 0, L_0000021678a91710;  1 drivers
L_0000021678a39ce0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000021678a338b0_0 .net/2u *"_ivl_170", 5 0, L_0000021678a39ce0;  1 drivers
v0000021678a343f0_0 .net *"_ivl_172", 0 0, L_0000021678a92cf0;  1 drivers
v0000021678a32f50_0 .net *"_ivl_175", 0 0, L_00000216789c4620;  1 drivers
L_0000021678a39d28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000021678a340d0_0 .net/2u *"_ivl_176", 5 0, L_0000021678a39d28;  1 drivers
v0000021678a34670_0 .net *"_ivl_178", 0 0, L_0000021678a92070;  1 drivers
v0000021678a32cd0_0 .net *"_ivl_181", 0 0, L_00000216789c4230;  1 drivers
L_0000021678a39d70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a33a90_0 .net/2u *"_ivl_182", 15 0, L_0000021678a39d70;  1 drivers
v0000021678a33090_0 .net *"_ivl_184", 31 0, L_0000021678a91850;  1 drivers
v0000021678a34490_0 .net *"_ivl_187", 0 0, L_0000021678a92750;  1 drivers
v0000021678a34170_0 .net *"_ivl_188", 15 0, L_0000021678a918f0;  1 drivers
v0000021678a33950_0 .net *"_ivl_19", 4 0, L_0000021678a37a00;  1 drivers
v0000021678a34210_0 .net *"_ivl_190", 31 0, L_0000021678a92110;  1 drivers
v0000021678a331d0_0 .net *"_ivl_194", 31 0, L_0000021678a92390;  1 drivers
L_0000021678a39db8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a34990_0 .net *"_ivl_197", 25 0, L_0000021678a39db8;  1 drivers
L_0000021678a39e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a34a30_0 .net/2u *"_ivl_198", 31 0, L_0000021678a39e00;  1 drivers
L_0000021678a39428 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021678a32ff0_0 .net/2u *"_ivl_2", 5 0, L_0000021678a39428;  1 drivers
v0000021678a34ad0_0 .net *"_ivl_20", 4 0, L_0000021678a38c20;  1 drivers
v0000021678a334f0_0 .net *"_ivl_200", 0 0, L_0000021678a91df0;  1 drivers
L_0000021678a39e48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021678a33130_0 .net/2u *"_ivl_202", 5 0, L_0000021678a39e48;  1 drivers
v0000021678a34350_0 .net *"_ivl_204", 0 0, L_0000021678a91990;  1 drivers
L_0000021678a39e90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021678a342b0_0 .net/2u *"_ivl_206", 5 0, L_0000021678a39e90;  1 drivers
v0000021678a339f0_0 .net *"_ivl_208", 0 0, L_0000021678a91ad0;  1 drivers
v0000021678a347b0_0 .net *"_ivl_211", 0 0, L_00000216789c4690;  1 drivers
v0000021678a34710_0 .net *"_ivl_213", 0 0, L_00000216789c4930;  1 drivers
L_0000021678a39ed8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021678a34530_0 .net/2u *"_ivl_214", 5 0, L_0000021678a39ed8;  1 drivers
v0000021678a33bd0_0 .net *"_ivl_216", 0 0, L_0000021678a92930;  1 drivers
L_0000021678a39f20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021678a33270_0 .net/2u *"_ivl_218", 31 0, L_0000021678a39f20;  1 drivers
v0000021678a32d70_0 .net *"_ivl_220", 31 0, L_0000021678a91a30;  1 drivers
v0000021678a348f0_0 .net *"_ivl_224", 31 0, L_0000021678a92d90;  1 drivers
L_0000021678a39f68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a32c30_0 .net *"_ivl_227", 25 0, L_0000021678a39f68;  1 drivers
L_0000021678a39fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a33310_0 .net/2u *"_ivl_228", 31 0, L_0000021678a39fb0;  1 drivers
v0000021678a33db0_0 .net *"_ivl_230", 0 0, L_0000021678a92e30;  1 drivers
L_0000021678a39ff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021678a32e10_0 .net/2u *"_ivl_232", 5 0, L_0000021678a39ff8;  1 drivers
v0000021678a33630_0 .net *"_ivl_234", 0 0, L_0000021678a92f70;  1 drivers
L_0000021678a3a040 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021678a32eb0_0 .net/2u *"_ivl_236", 5 0, L_0000021678a3a040;  1 drivers
v0000021678a333b0_0 .net *"_ivl_238", 0 0, L_0000021678a930b0;  1 drivers
v0000021678a33590_0 .net *"_ivl_24", 0 0, L_00000216789c4f50;  1 drivers
v0000021678a336d0_0 .net *"_ivl_241", 0 0, L_00000216789c4850;  1 drivers
v0000021678a33e50_0 .net *"_ivl_243", 0 0, L_00000216789c49a0;  1 drivers
L_0000021678a3a088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021678a33770_0 .net/2u *"_ivl_244", 5 0, L_0000021678a3a088;  1 drivers
v0000021678a33b30_0 .net *"_ivl_246", 0 0, L_0000021678a931f0;  1 drivers
v0000021678a33c70_0 .net *"_ivl_248", 31 0, L_0000021678a93290;  1 drivers
L_0000021678a39548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021678a33d10_0 .net/2u *"_ivl_26", 4 0, L_0000021678a39548;  1 drivers
v0000021678a355a0_0 .net *"_ivl_29", 4 0, L_0000021678a385e0;  1 drivers
v0000021678a35be0_0 .net *"_ivl_32", 0 0, L_00000216789c4d20;  1 drivers
L_0000021678a39590 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021678a35000_0 .net/2u *"_ivl_34", 4 0, L_0000021678a39590;  1 drivers
v0000021678a35fa0_0 .net *"_ivl_37", 4 0, L_0000021678a38220;  1 drivers
v0000021678a36720_0 .net *"_ivl_40", 0 0, L_00000216789c41c0;  1 drivers
L_0000021678a395d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a35aa0_0 .net/2u *"_ivl_42", 15 0, L_0000021678a395d8;  1 drivers
v0000021678a36040_0 .net *"_ivl_45", 15 0, L_0000021678a37dc0;  1 drivers
v0000021678a36220_0 .net *"_ivl_48", 0 0, L_00000216789c4d90;  1 drivers
v0000021678a356e0_0 .net *"_ivl_5", 5 0, L_0000021678a38ae0;  1 drivers
L_0000021678a39620 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a35c80_0 .net/2u *"_ivl_50", 36 0, L_0000021678a39620;  1 drivers
L_0000021678a39668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a35140_0 .net/2u *"_ivl_52", 31 0, L_0000021678a39668;  1 drivers
v0000021678a36900_0 .net *"_ivl_55", 4 0, L_0000021678a376e0;  1 drivers
v0000021678a35d20_0 .net *"_ivl_56", 36 0, L_0000021678a38540;  1 drivers
v0000021678a35dc0_0 .net *"_ivl_58", 36 0, L_0000021678a38680;  1 drivers
v0000021678a367c0_0 .net *"_ivl_62", 0 0, L_00000216789c4e00;  1 drivers
L_0000021678a396b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021678a36360_0 .net/2u *"_ivl_64", 5 0, L_0000021678a396b0;  1 drivers
v0000021678a35780_0 .net *"_ivl_67", 5 0, L_0000021678a38e00;  1 drivers
v0000021678a35280_0 .net *"_ivl_70", 0 0, L_00000216789c4a10;  1 drivers
L_0000021678a396f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a358c0_0 .net/2u *"_ivl_72", 57 0, L_0000021678a396f8;  1 drivers
L_0000021678a39740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a36860_0 .net/2u *"_ivl_74", 31 0, L_0000021678a39740;  1 drivers
v0000021678a364a0_0 .net *"_ivl_77", 25 0, L_0000021678a37e60;  1 drivers
v0000021678a35e60_0 .net *"_ivl_78", 57 0, L_0000021678a37fa0;  1 drivers
v0000021678a369a0_0 .net *"_ivl_8", 0 0, L_00000216789c4cb0;  1 drivers
v0000021678a353c0_0 .net *"_ivl_80", 57 0, L_0000021678a38180;  1 drivers
L_0000021678a39788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021678a34f60_0 .net/2u *"_ivl_84", 31 0, L_0000021678a39788;  1 drivers
L_0000021678a397d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021678a34d80_0 .net/2u *"_ivl_88", 5 0, L_0000021678a397d0;  1 drivers
v0000021678a35f00_0 .net *"_ivl_90", 0 0, L_0000021678a38400;  1 drivers
L_0000021678a39818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021678a36a40_0 .net/2u *"_ivl_92", 5 0, L_0000021678a39818;  1 drivers
v0000021678a35a00_0 .net *"_ivl_94", 0 0, L_0000021678a38860;  1 drivers
v0000021678a362c0_0 .net *"_ivl_97", 0 0, L_00000216789c4e70;  1 drivers
v0000021678a35320_0 .net *"_ivl_98", 47 0, L_0000021678a38900;  1 drivers
v0000021678a35500_0 .net "adderResult", 31 0, L_0000021678a92ed0;  1 drivers
v0000021678a36ae0_0 .net "address", 31 0, L_0000021678a382c0;  1 drivers
v0000021678a360e0_0 .net "clk", 0 0, L_00000216789c45b0;  alias, 1 drivers
v0000021678a36540_0 .var "cycles_consumed", 31 0;
o00000216789cf278 .functor BUFZ 1, C4<z>; HiZ drive
v0000021678a365e0_0 .net "excep_flag", 0 0, o00000216789cf278;  0 drivers
v0000021678a35460_0 .net "extImm", 31 0, L_0000021678a921b0;  1 drivers
v0000021678a35960_0 .net "funct", 5 0, L_0000021678a37d20;  1 drivers
v0000021678a350a0_0 .net "hlt", 0 0, v00000216789bbb60_0;  1 drivers
v0000021678a36680_0 .net "imm", 15 0, L_0000021678a37b40;  1 drivers
v0000021678a36400_0 .net "immediate", 31 0, L_0000021678a91c10;  1 drivers
v0000021678a36180_0 .net "input_clk", 0 0, v0000021678a39120_0;  1 drivers
v0000021678a34e20_0 .net "instruction", 31 0, L_0000021678a91cb0;  1 drivers
v0000021678a35b40_0 .net "memoryReadData", 31 0, v0000021678a32980_0;  1 drivers
v0000021678a351e0_0 .net "nextPC", 31 0, L_0000021678a929d0;  1 drivers
v0000021678a34c40_0 .net "opcode", 5 0, L_0000021678a37500;  1 drivers
v0000021678a35640_0 .net "rd", 4 0, L_0000021678a37aa0;  1 drivers
v0000021678a35820_0 .net "readData1", 31 0, L_00000216789c48c0;  1 drivers
v0000021678a34ce0_0 .net "readData1_w", 31 0, L_0000021678a97550;  1 drivers
v0000021678a34ec0_0 .net "readData2", 31 0, L_00000216789c4380;  1 drivers
v0000021678a389a0_0 .net "regs0", 31 0, L_00000216789c47e0;  alias, 1 drivers
v0000021678a37640_0 .net "regs1", 31 0, L_00000216789c43f0;  alias, 1 drivers
v0000021678a38a40_0 .net "regs2", 31 0, L_00000216789c4460;  alias, 1 drivers
v0000021678a38040_0 .net "regs3", 31 0, L_00000216789c44d0;  alias, 1 drivers
v0000021678a38ea0_0 .net "regs4", 31 0, L_00000216789c4540;  alias, 1 drivers
v0000021678a38d60_0 .net "regs5", 31 0, L_00000216789c4700;  alias, 1 drivers
v0000021678a37780_0 .net "rs", 4 0, L_0000021678a391c0;  1 drivers
v0000021678a38720_0 .net "rst", 0 0, v0000021678a37460_0;  1 drivers
v0000021678a38f40_0 .net "rt", 4 0, L_0000021678a375a0;  1 drivers
v0000021678a39260_0 .net "shamt", 31 0, L_0000021678a37c80;  1 drivers
v0000021678a38cc0_0 .net "wire_instruction", 31 0, L_00000216789c4fc0;  1 drivers
v0000021678a39300_0 .net "writeData", 31 0, L_0000021678a992b0;  1 drivers
v0000021678a37820_0 .net "zero", 0 0, L_0000021678a990d0;  1 drivers
L_0000021678a38ae0 .part L_0000021678a91cb0, 26, 6;
L_0000021678a37500 .functor MUXZ 6, L_0000021678a38ae0, L_0000021678a39428, L_00000216789c4bd0, C4<>;
L_0000021678a378c0 .cmp/eq 6, L_0000021678a37500, L_0000021678a394b8;
L_0000021678a37a00 .part L_0000021678a91cb0, 11, 5;
L_0000021678a38c20 .functor MUXZ 5, L_0000021678a37a00, L_0000021678a39500, L_0000021678a378c0, C4<>;
L_0000021678a37aa0 .functor MUXZ 5, L_0000021678a38c20, L_0000021678a39470, L_00000216789c4cb0, C4<>;
L_0000021678a385e0 .part L_0000021678a91cb0, 21, 5;
L_0000021678a391c0 .functor MUXZ 5, L_0000021678a385e0, L_0000021678a39548, L_00000216789c4f50, C4<>;
L_0000021678a38220 .part L_0000021678a91cb0, 16, 5;
L_0000021678a375a0 .functor MUXZ 5, L_0000021678a38220, L_0000021678a39590, L_00000216789c4d20, C4<>;
L_0000021678a37dc0 .part L_0000021678a91cb0, 0, 16;
L_0000021678a37b40 .functor MUXZ 16, L_0000021678a37dc0, L_0000021678a395d8, L_00000216789c41c0, C4<>;
L_0000021678a376e0 .part L_0000021678a91cb0, 6, 5;
L_0000021678a38540 .concat [ 5 32 0 0], L_0000021678a376e0, L_0000021678a39668;
L_0000021678a38680 .functor MUXZ 37, L_0000021678a38540, L_0000021678a39620, L_00000216789c4d90, C4<>;
L_0000021678a37c80 .part L_0000021678a38680, 0, 32;
L_0000021678a38e00 .part L_0000021678a91cb0, 0, 6;
L_0000021678a37d20 .functor MUXZ 6, L_0000021678a38e00, L_0000021678a396b0, L_00000216789c4e00, C4<>;
L_0000021678a37e60 .part L_0000021678a91cb0, 0, 26;
L_0000021678a37fa0 .concat [ 26 32 0 0], L_0000021678a37e60, L_0000021678a39740;
L_0000021678a38180 .functor MUXZ 58, L_0000021678a37fa0, L_0000021678a396f8, L_00000216789c4a10, C4<>;
L_0000021678a382c0 .part L_0000021678a38180, 0, 32;
L_0000021678a38360 .arith/sum 32, v0000021678a323e0_0, L_0000021678a39788;
L_0000021678a38400 .cmp/eq 6, L_0000021678a37500, L_0000021678a397d0;
L_0000021678a38860 .cmp/eq 6, L_0000021678a37500, L_0000021678a39818;
L_0000021678a38900 .concat [ 32 16 0 0], L_0000021678a382c0, L_0000021678a39860;
L_0000021678a92610 .concat [ 6 26 0 0], L_0000021678a37500, L_0000021678a398a8;
L_0000021678a91490 .cmp/eq 32, L_0000021678a92610, L_0000021678a398f0;
L_0000021678a92570 .cmp/eq 6, L_0000021678a37d20, L_0000021678a39938;
L_0000021678a91530 .concat [ 32 16 0 0], L_00000216789c48c0, L_0000021678a39980;
L_0000021678a92250 .concat [ 32 16 0 0], v0000021678a323e0_0, L_0000021678a399c8;
L_0000021678a926b0 .part L_0000021678a37b40, 15, 1;
LS_0000021678a92430_0_0 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_4 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_8 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_12 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_16 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_20 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_24 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_0_28 .concat [ 1 1 1 1], L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0, L_0000021678a926b0;
LS_0000021678a92430_1_0 .concat [ 4 4 4 4], LS_0000021678a92430_0_0, LS_0000021678a92430_0_4, LS_0000021678a92430_0_8, LS_0000021678a92430_0_12;
LS_0000021678a92430_1_4 .concat [ 4 4 4 4], LS_0000021678a92430_0_16, LS_0000021678a92430_0_20, LS_0000021678a92430_0_24, LS_0000021678a92430_0_28;
L_0000021678a92430 .concat [ 16 16 0 0], LS_0000021678a92430_1_0, LS_0000021678a92430_1_4;
L_0000021678a91e90 .concat [ 16 32 0 0], L_0000021678a37b40, L_0000021678a92430;
L_0000021678a92890 .arith/sum 48, L_0000021678a92250, L_0000021678a91e90;
L_0000021678a93330 .functor MUXZ 48, L_0000021678a92890, L_0000021678a91530, L_00000216789c4ee0, C4<>;
L_0000021678a915d0 .functor MUXZ 48, L_0000021678a93330, L_0000021678a38900, L_00000216789c4e70, C4<>;
L_0000021678a92ed0 .part L_0000021678a915d0, 0, 32;
L_0000021678a924d0 .cmp/eq 2, v0000021678a2a480_0, L_0000021678a39a10;
L_0000021678a91670 .cmp/eq 2, v0000021678a2a480_0, L_0000021678a39a58;
L_0000021678a93010 .cmp/eq 2, v0000021678a2a480_0, L_0000021678a39aa0;
L_0000021678a927f0 .functor MUXZ 32, L_0000021678a39b30, L_0000021678a39ae8, L_0000021678a93010, C4<>;
L_0000021678a922f0 .functor MUXZ 32, L_0000021678a927f0, L_0000021678a92ed0, L_0000021678a91670, C4<>;
L_0000021678a929d0 .functor MUXZ 32, L_0000021678a922f0, L_0000021678a38360, L_0000021678a924d0, C4<>;
L_0000021678a91cb0 .functor MUXZ 32, L_00000216789c4fc0, L_0000021678a39bc0, L_00000216789c40e0, C4<>;
L_0000021678a91710 .cmp/eq 6, L_0000021678a37500, L_0000021678a39c98;
L_0000021678a92cf0 .cmp/eq 6, L_0000021678a37500, L_0000021678a39ce0;
L_0000021678a92070 .cmp/eq 6, L_0000021678a37500, L_0000021678a39d28;
L_0000021678a91850 .concat [ 16 16 0 0], L_0000021678a37b40, L_0000021678a39d70;
L_0000021678a92750 .part L_0000021678a37b40, 15, 1;
LS_0000021678a918f0_0_0 .concat [ 1 1 1 1], L_0000021678a92750, L_0000021678a92750, L_0000021678a92750, L_0000021678a92750;
LS_0000021678a918f0_0_4 .concat [ 1 1 1 1], L_0000021678a92750, L_0000021678a92750, L_0000021678a92750, L_0000021678a92750;
LS_0000021678a918f0_0_8 .concat [ 1 1 1 1], L_0000021678a92750, L_0000021678a92750, L_0000021678a92750, L_0000021678a92750;
LS_0000021678a918f0_0_12 .concat [ 1 1 1 1], L_0000021678a92750, L_0000021678a92750, L_0000021678a92750, L_0000021678a92750;
L_0000021678a918f0 .concat [ 4 4 4 4], LS_0000021678a918f0_0_0, LS_0000021678a918f0_0_4, LS_0000021678a918f0_0_8, LS_0000021678a918f0_0_12;
L_0000021678a92110 .concat [ 16 16 0 0], L_0000021678a37b40, L_0000021678a918f0;
L_0000021678a921b0 .functor MUXZ 32, L_0000021678a92110, L_0000021678a91850, L_00000216789c4230, C4<>;
L_0000021678a92390 .concat [ 6 26 0 0], L_0000021678a37500, L_0000021678a39db8;
L_0000021678a91df0 .cmp/eq 32, L_0000021678a92390, L_0000021678a39e00;
L_0000021678a91990 .cmp/eq 6, L_0000021678a37d20, L_0000021678a39e48;
L_0000021678a91ad0 .cmp/eq 6, L_0000021678a37d20, L_0000021678a39e90;
L_0000021678a92930 .cmp/eq 6, L_0000021678a37500, L_0000021678a39ed8;
L_0000021678a91a30 .functor MUXZ 32, L_0000021678a921b0, L_0000021678a39f20, L_0000021678a92930, C4<>;
L_0000021678a91c10 .functor MUXZ 32, L_0000021678a91a30, L_0000021678a37c80, L_00000216789c4930, C4<>;
L_0000021678a92d90 .concat [ 6 26 0 0], L_0000021678a37500, L_0000021678a39f68;
L_0000021678a92e30 .cmp/eq 32, L_0000021678a92d90, L_0000021678a39fb0;
L_0000021678a92f70 .cmp/eq 6, L_0000021678a37d20, L_0000021678a39ff8;
L_0000021678a930b0 .cmp/eq 6, L_0000021678a37d20, L_0000021678a3a040;
L_0000021678a931f0 .cmp/eq 6, L_0000021678a37500, L_0000021678a3a088;
L_0000021678a93290 .functor MUXZ 32, L_00000216789c48c0, v0000021678a323e0_0, L_0000021678a931f0, C4<>;
L_0000021678a97550 .functor MUXZ 32, L_0000021678a93290, L_00000216789c4380, L_00000216789c49a0, C4<>;
S_0000021678922450 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002167898f310 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000216789c4770 .functor NOT 1, v00000216789bb480_0, C4<0>, C4<0>, C4<0>;
v00000216789bb980_0 .net *"_ivl_0", 0 0, L_00000216789c4770;  1 drivers
v00000216789bb2a0_0 .net "in1", 31 0, L_00000216789c4380;  alias, 1 drivers
v00000216789bb840_0 .net "in2", 31 0, L_0000021678a91c10;  alias, 1 drivers
v00000216789ba120_0 .net "out", 31 0, L_0000021678a92a70;  alias, 1 drivers
v00000216789ba9e0_0 .net "s", 0 0, v00000216789bb480_0;  alias, 1 drivers
L_0000021678a92a70 .functor MUXZ 32, L_0000021678a91c10, L_00000216789c4380, L_00000216789c4770, C4<>;
S_00000216789225e0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000021678a29010 .param/l "RType" 0 4 2, C4<000000>;
P_0000021678a29048 .param/l "add" 0 4 5, C4<100000>;
P_0000021678a29080 .param/l "addi" 0 4 8, C4<001000>;
P_0000021678a290b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000021678a290f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000021678a29128 .param/l "andi" 0 4 8, C4<001100>;
P_0000021678a29160 .param/l "beq" 0 4 10, C4<000100>;
P_0000021678a29198 .param/l "bne" 0 4 10, C4<000101>;
P_0000021678a291d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021678a29208 .param/l "j" 0 4 12, C4<000010>;
P_0000021678a29240 .param/l "jal" 0 4 12, C4<000011>;
P_0000021678a29278 .param/l "jr" 0 4 6, C4<001000>;
P_0000021678a292b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000021678a292e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021678a29320 .param/l "or_" 0 4 5, C4<100101>;
P_0000021678a29358 .param/l "ori" 0 4 8, C4<001101>;
P_0000021678a29390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021678a293c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000021678a29400 .param/l "slt" 0 4 5, C4<101010>;
P_0000021678a29438 .param/l "slti" 0 4 8, C4<101010>;
P_0000021678a29470 .param/l "srl" 0 4 6, C4<000010>;
P_0000021678a294a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000021678a294e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000021678a29518 .param/l "sw" 0 4 8, C4<101011>;
P_0000021678a29550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021678a29588 .param/l "xori" 0 4 8, C4<001110>;
v00000216789bb0c0_0 .var "ALUOp", 3 0;
v00000216789bb480_0 .var "ALUSrc", 0 0;
v00000216789ba3a0_0 .var "MemReadEn", 0 0;
v00000216789ba8a0_0 .var "MemWriteEn", 0 0;
v00000216789bbc00_0 .var "MemtoReg", 0 0;
v00000216789bb5c0_0 .var "RegDst", 0 0;
v00000216789bb8e0_0 .var "RegWriteEn", 0 0;
v00000216789bbac0_0 .net "funct", 5 0, L_0000021678a37d20;  alias, 1 drivers
v00000216789bbb60_0 .var "hlt", 0 0;
v00000216789bbca0_0 .net "opcode", 5 0, L_0000021678a37500;  alias, 1 drivers
v00000216789bbd40_0 .net "rst", 0 0, v0000021678a37460_0;  alias, 1 drivers
E_000002167898f590 .event anyedge, v00000216789bbd40_0, v00000216789bbca0_0, v00000216789bbac0_0;
S_0000021678920a90 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000216789c4fc0 .functor BUFZ 32, L_0000021678a92b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216789ba260 .array "InstMem", 0 1023, 31 0;
v00000216789ba760_0 .net *"_ivl_0", 31 0, L_0000021678a92b10;  1 drivers
v00000216789ba440_0 .net *"_ivl_3", 9 0, L_0000021678a91fd0;  1 drivers
v00000216789ba4e0_0 .net *"_ivl_4", 11 0, L_0000021678a92c50;  1 drivers
L_0000021678a39b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216789ba800_0 .net *"_ivl_7", 1 0, L_0000021678a39b78;  1 drivers
v00000216789ba620_0 .net "address", 31 0, v0000021678a323e0_0;  alias, 1 drivers
v00000216789babc0_0 .var/i "i", 31 0;
v00000216789bad00_0 .net "q", 31 0, L_00000216789c4fc0;  alias, 1 drivers
L_0000021678a92b10 .array/port v00000216789ba260, L_0000021678a92c50;
L_0000021678a91fd0 .part v0000021678a323e0_0, 0, 10;
L_0000021678a92c50 .concat [ 10 2 0 0], L_0000021678a91fd0, L_0000021678a39b78;
S_0000021678920c20 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000216789c48c0 .functor BUFZ 32, L_0000021678a91b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000216789c4380 .functor BUFZ 32, L_0000021678a91d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_1 .array/port v0000021678a29620, 1;
L_00000216789c47e0 .functor BUFZ 32, v0000021678a29620_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_2 .array/port v0000021678a29620, 2;
L_00000216789c43f0 .functor BUFZ 32, v0000021678a29620_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_3 .array/port v0000021678a29620, 3;
L_00000216789c4460 .functor BUFZ 32, v0000021678a29620_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_4 .array/port v0000021678a29620, 4;
L_00000216789c44d0 .functor BUFZ 32, v0000021678a29620_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_5 .array/port v0000021678a29620, 5;
L_00000216789c4540 .functor BUFZ 32, v0000021678a29620_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021678a29620_6 .array/port v0000021678a29620, 6;
L_00000216789c4700 .functor BUFZ 32, v0000021678a29620_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002167896cb80_0 .net *"_ivl_0", 31 0, L_0000021678a91b70;  1 drivers
v0000021678a29b20_0 .net *"_ivl_10", 6 0, L_0000021678a91f30;  1 drivers
L_0000021678a39c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021678a2ad40_0 .net *"_ivl_13", 1 0, L_0000021678a39c50;  1 drivers
v0000021678a2aa20_0 .net *"_ivl_2", 6 0, L_0000021678a92bb0;  1 drivers
L_0000021678a39c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021678a2afc0_0 .net *"_ivl_5", 1 0, L_0000021678a39c08;  1 drivers
v0000021678a2ade0_0 .net *"_ivl_8", 31 0, L_0000021678a91d50;  1 drivers
v0000021678a2a5c0_0 .net "clk", 0 0, L_00000216789c45b0;  alias, 1 drivers
v0000021678a29c60_0 .var/i "i", 31 0;
v0000021678a2b2e0_0 .net "readData1", 31 0, L_00000216789c48c0;  alias, 1 drivers
v0000021678a296c0_0 .net "readData2", 31 0, L_00000216789c4380;  alias, 1 drivers
v0000021678a29bc0_0 .net "readRegister1", 4 0, L_0000021678a391c0;  alias, 1 drivers
v0000021678a2a0c0_0 .net "readRegister2", 4 0, L_0000021678a375a0;  alias, 1 drivers
v0000021678a29620 .array "registers", 31 0, 31 0;
v0000021678a2ae80_0 .net "regs0", 31 0, L_00000216789c47e0;  alias, 1 drivers
v0000021678a2a840_0 .net "regs1", 31 0, L_00000216789c43f0;  alias, 1 drivers
v0000021678a2aac0_0 .net "regs2", 31 0, L_00000216789c4460;  alias, 1 drivers
v0000021678a29ee0_0 .net "regs3", 31 0, L_00000216789c44d0;  alias, 1 drivers
v0000021678a2b060_0 .net "regs4", 31 0, L_00000216789c4540;  alias, 1 drivers
v0000021678a29800_0 .net "regs5", 31 0, L_00000216789c4700;  alias, 1 drivers
v0000021678a2af20_0 .net "rst", 0 0, v0000021678a37460_0;  alias, 1 drivers
v0000021678a2b420_0 .net "we", 0 0, v00000216789bb8e0_0;  alias, 1 drivers
v0000021678a2b380_0 .net "writeData", 31 0, L_0000021678a992b0;  alias, 1 drivers
v0000021678a2b100_0 .net "writeRegister", 4 0, L_0000021678a917b0;  alias, 1 drivers
E_000002167898ec10/0 .event negedge, v00000216789bbd40_0;
E_000002167898ec10/1 .event posedge, v0000021678a2a5c0_0;
E_000002167898ec10 .event/or E_000002167898ec10/0, E_000002167898ec10/1;
L_0000021678a91b70 .array/port v0000021678a29620, L_0000021678a92bb0;
L_0000021678a92bb0 .concat [ 5 2 0 0], L_0000021678a391c0, L_0000021678a39c08;
L_0000021678a91d50 .array/port v0000021678a29620, L_0000021678a91f30;
L_0000021678a91f30 .concat [ 5 2 0 0], L_0000021678a375a0, L_0000021678a39c50;
S_000002167890d7d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000021678920c20;
 .timescale 0 0;
v000002167896c900_0 .var/i "i", 31 0;
S_000002167890d960 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000216789900d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000216789c4310 .functor NOT 1, v00000216789bb5c0_0, C4<0>, C4<0>, C4<0>;
v0000021678a2a700_0 .net *"_ivl_0", 0 0, L_00000216789c4310;  1 drivers
v0000021678a2b1a0_0 .net "in1", 4 0, L_0000021678a375a0;  alias, 1 drivers
v0000021678a298a0_0 .net "in2", 4 0, L_0000021678a37aa0;  alias, 1 drivers
v0000021678a2b240_0 .net "out", 4 0, L_0000021678a917b0;  alias, 1 drivers
v0000021678a299e0_0 .net "s", 0 0, v00000216789bb5c0_0;  alias, 1 drivers
L_0000021678a917b0 .functor MUXZ 5, L_0000021678a37aa0, L_0000021678a375a0, L_00000216789c4310, C4<>;
S_00000216789559e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021678990210 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021678959ed0 .functor NOT 1, v00000216789bbc00_0, C4<0>, C4<0>, C4<0>;
v0000021678a2a3e0_0 .net *"_ivl_0", 0 0, L_0000021678959ed0;  1 drivers
v0000021678a2b4c0_0 .net "in1", 31 0, v0000021678a29e40_0;  alias, 1 drivers
v0000021678a2a200_0 .net "in2", 31 0, v0000021678a32980_0;  alias, 1 drivers
v0000021678a29940_0 .net "out", 31 0, L_0000021678a992b0;  alias, 1 drivers
v0000021678a29760_0 .net "s", 0 0, v00000216789bbc00_0;  alias, 1 drivers
L_0000021678a992b0 .functor MUXZ 32, v0000021678a32980_0, v0000021678a29e40_0, L_0000021678959ed0, C4<>;
S_0000021678955b70 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021678906af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000021678906b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000021678906b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000021678906b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000021678906bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000021678906c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000021678906c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000021678906c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000021678906cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000021678906ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000021678906d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000021678906d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000021678a3a0d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021678a29a80_0 .net/2u *"_ivl_0", 31 0, L_0000021678a3a0d0;  1 drivers
v0000021678a29d00_0 .net "opSel", 3 0, v00000216789bb0c0_0;  alias, 1 drivers
v0000021678a29da0_0 .net "operand1", 31 0, L_0000021678a97550;  alias, 1 drivers
v0000021678a29f80_0 .net "operand2", 31 0, L_0000021678a92a70;  alias, 1 drivers
v0000021678a29e40_0 .var "result", 31 0;
v0000021678a2a020_0 .net "zero", 0 0, L_0000021678a990d0;  alias, 1 drivers
E_0000021678990110 .event anyedge, v00000216789bb0c0_0, v0000021678a29da0_0, v00000216789ba120_0;
L_0000021678a990d0 .cmp/eq 32, v0000021678a29e40_0, L_0000021678a3a0d0;
S_0000021678906da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000021678a2d5f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000021678a2d628 .param/l "add" 0 4 5, C4<100000>;
P_0000021678a2d660 .param/l "addi" 0 4 8, C4<001000>;
P_0000021678a2d698 .param/l "addu" 0 4 5, C4<100001>;
P_0000021678a2d6d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000021678a2d708 .param/l "andi" 0 4 8, C4<001100>;
P_0000021678a2d740 .param/l "beq" 0 4 10, C4<000100>;
P_0000021678a2d778 .param/l "bne" 0 4 10, C4<000101>;
P_0000021678a2d7b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021678a2d7e8 .param/l "j" 0 4 12, C4<000010>;
P_0000021678a2d820 .param/l "jal" 0 4 12, C4<000011>;
P_0000021678a2d858 .param/l "jr" 0 4 6, C4<001000>;
P_0000021678a2d890 .param/l "lw" 0 4 8, C4<100011>;
P_0000021678a2d8c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021678a2d900 .param/l "or_" 0 4 5, C4<100101>;
P_0000021678a2d938 .param/l "ori" 0 4 8, C4<001101>;
P_0000021678a2d970 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021678a2d9a8 .param/l "sll" 0 4 6, C4<000000>;
P_0000021678a2d9e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000021678a2da18 .param/l "slti" 0 4 8, C4<101010>;
P_0000021678a2da50 .param/l "srl" 0 4 6, C4<000010>;
P_0000021678a2da88 .param/l "sub" 0 4 5, C4<100010>;
P_0000021678a2dac0 .param/l "subu" 0 4 5, C4<100011>;
P_0000021678a2daf8 .param/l "sw" 0 4 8, C4<101011>;
P_0000021678a2db30 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021678a2db68 .param/l "xori" 0 4 8, C4<001110>;
v0000021678a2a480_0 .var "PCsrc", 1 0;
v0000021678a2a160_0 .net "excep_flag", 0 0, o00000216789cf278;  alias, 0 drivers
v0000021678a2a2a0_0 .net "funct", 5 0, L_0000021678a37d20;  alias, 1 drivers
v0000021678a2a520_0 .net "opcode", 5 0, L_0000021678a37500;  alias, 1 drivers
v0000021678a2a340_0 .net "operand1", 31 0, L_00000216789c48c0;  alias, 1 drivers
v0000021678a2a660_0 .net "operand2", 31 0, L_0000021678a92a70;  alias, 1 drivers
v0000021678a2a7a0_0 .net "rst", 0 0, v0000021678a37460_0;  alias, 1 drivers
E_0000021678990910/0 .event anyedge, v00000216789bbd40_0, v0000021678a2a160_0, v00000216789bbca0_0, v0000021678a2b2e0_0;
E_0000021678990910/1 .event anyedge, v00000216789ba120_0, v00000216789bbac0_0;
E_0000021678990910 .event/or E_0000021678990910/0, E_0000021678990910/1;
S_0000021678939e10 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000021678a2a8e0 .array "DataMem", 0 1023, 31 0;
v0000021678a2a980_0 .net "address", 31 0, v0000021678a29e40_0;  alias, 1 drivers
v0000021678a2ab60_0 .net "clock", 0 0, L_00000216789c45b0;  alias, 1 drivers
v0000021678a2ac00_0 .net "data", 31 0, L_00000216789c4380;  alias, 1 drivers
v0000021678a2aca0_0 .var/i "i", 31 0;
v0000021678a32980_0 .var "q", 31 0;
v0000021678a325c0_0 .net "rden", 0 0, v00000216789ba3a0_0;  alias, 1 drivers
v0000021678a316c0_0 .net "wren", 0 0, v00000216789ba8a0_0;  alias, 1 drivers
E_0000021678990990 .event negedge, v0000021678a2a5c0_0;
S_0000021678939fa0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000216789bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000021678990290 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000021678a31c60_0 .net "PCin", 31 0, L_0000021678a929d0;  alias, 1 drivers
v0000021678a323e0_0 .var "PCout", 31 0;
v0000021678a30c20_0 .net "clk", 0 0, L_00000216789c45b0;  alias, 1 drivers
v0000021678a32840_0 .net "rst", 0 0, v0000021678a37460_0;  alias, 1 drivers
    .scope S_0000021678906da0;
T_0 ;
    %wait E_0000021678990910;
    %load/vec4 v0000021678a2a7a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021678a2a480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021678a2a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021678a2a480_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021678a2a520_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000021678a2a340_0;
    %load/vec4 v0000021678a2a660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000021678a2a520_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000021678a2a340_0;
    %load/vec4 v0000021678a2a660_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000021678a2a520_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000021678a2a520_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000021678a2a520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000021678a2a2a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021678a2a480_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021678a2a480_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021678939fa0;
T_1 ;
    %wait E_000002167898ec10;
    %load/vec4 v0000021678a32840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021678a323e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021678a31c60_0;
    %assign/vec4 v0000021678a323e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021678920a90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216789babc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000216789babc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000216789babc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %load/vec4 v00000216789babc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000216789babc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216789ba260, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000216789225e0;
T_3 ;
    %wait E_000002167898f590;
    %load/vec4 v00000216789bbd40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000216789bbb60_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216789ba8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216789bbc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216789ba3a0_0, 0;
    %assign/vec4 v00000216789bb5c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000216789bbb60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000216789bb0c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000216789bb480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000216789bb8e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000216789ba8a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000216789bbc00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000216789ba3a0_0, 0, 1;
    %store/vec4 v00000216789bb5c0_0, 0, 1;
    %load/vec4 v00000216789bbca0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bbb60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %load/vec4 v00000216789bbac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216789bb5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789ba3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bbc00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789ba8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216789bb480_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216789bb0c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021678920c20;
T_4 ;
    %wait E_000002167898ec10;
    %fork t_1, S_000002167890d7d0;
    %jmp t_0;
    .scope S_000002167890d7d0;
t_1 ;
    %load/vec4 v0000021678a2af20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002167896c900_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002167896c900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002167896c900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a29620, 0, 4;
    %load/vec4 v000002167896c900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002167896c900_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021678a2b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021678a2b380_0;
    %load/vec4 v0000021678a2b100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a29620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a29620, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021678920c20;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021678920c20;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021678a29c60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021678a29c60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000021678a29c60_0;
    %ix/getv/s 4, v0000021678a29c60_0;
    %load/vec4a v0000021678a29620, 4;
    %ix/getv/s 4, v0000021678a29c60_0;
    %load/vec4a v0000021678a29620, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021678a29c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021678a29c60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021678955b70;
T_6 ;
    %wait E_0000021678990110;
    %load/vec4 v0000021678a29d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %add;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %sub;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %and;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %or;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %xor;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %or;
    %inv;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021678a29da0_0;
    %load/vec4 v0000021678a29f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021678a29f80_0;
    %load/vec4 v0000021678a29da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021678a29da0_0;
    %ix/getv 4, v0000021678a29f80_0;
    %shiftl 4;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021678a29da0_0;
    %ix/getv 4, v0000021678a29f80_0;
    %shiftr 4;
    %assign/vec4 v0000021678a29e40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021678939e10;
T_7 ;
    %wait E_0000021678990990;
    %load/vec4 v0000021678a325c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021678a2a980_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021678a2a8e0, 4;
    %assign/vec4 v0000021678a32980_0, 0;
T_7.0 ;
    %load/vec4 v0000021678a316c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021678a2ac00_0;
    %ix/getv 3, v0000021678a2a980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021678939e10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021678a2a8e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021678939e10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021678a2aca0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021678a2aca0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021678a2aca0_0;
    %load/vec4a v0000021678a2a8e0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000021678a2aca0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021678a2aca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021678a2aca0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000216789bed50;
T_10 ;
    %wait E_000002167898ec10;
    %load/vec4 v0000021678a38720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021678a36540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021678a36540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021678a36540_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000216789be050;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021678a39120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021678a37460_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000216789be050;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000021678a39120_0;
    %inv;
    %assign/vec4 v0000021678a39120_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000216789be050;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021678a37460_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021678a37460_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000021678a38fe0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
