lbl_80CE3CC0:
/* 80CE3CC0 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80CE3CC4 00000004  7C 08 02 A6 */	mflr r0
/* 80CE3CC8 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80CE3CCC 0000000C  3C 60 80 CE */	lis r3, data_80CE4CA8@ha
/* 80CE3CD0 00000010  38 63 4C A8 */	addi r3, r3, data_80CE4CA8@l
/* 80CE3CD4 00000014  4B 57 F4 78 */	b ModuleConstructorsX
/* 80CE3CD8 00000018  4B 57 F3 B0 */	b ModuleProlog
/* 80CE3CDC 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80CE3CE0 00000020  7C 08 03 A6 */	mtlr r0
/* 80CE3CE4 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80CE3CE8 00000028  4E 80 00 20 */	blr 
