[{"name":"尤信程","email":"scyou@ntut.edu.tw","latestUpdate":"2008-03-20 11:33:09","objective":"１.TTL，CMOS邏輯閘之特性實習２.組合邏輯電路設計實習含：算術電路，比較器，解碼器，編碼器，多工器，解多工器等３.序向邏輯電路設計與應用：正反器，計數器，記錄器，及移位暫存器等綜合應用４.D/A和A/D之轉換與應用５.利用ASM圖之電路設計實習６.PLD設計規劃７.專題實作。","schedule":"Week 1　　General announcement and lab administration \nWeek 2　　Lab 1: TTL characteristics\nWeek 3　　Lab 2: Logic pen\nWeek 4　　Lab 3: Combinational circuit design (1)\nWeek 5　　Lab 3: Combinational circuit design (2)\nWeek 6　　Lab 4: Timer circuits\nWeek 7　　Holiday\nWeek 8　　Lab 5: Simple traffic controller (1)\nWeek 9　　Lab 5: Simple traffic controller (2)\nWeek 10　　(Odd-numbered group)　　 Lab 6: Adder circuits (1)\n　　　　(Even-numbered group)  Lab 7: Sequential circuit design using FPGA (1)\nWeek 11　　(Odd-numbered group)　　 Lab 6: Adder circuits (2)\n　　　　(Even-numbered group)  Lab 7: Sequential circuit design using FPGA (2)\nWeek 12　　(Even-numbered group)　　 Lab 6: Adder circuits (1)\n　　　　(Odd-numbered group) 　　 Lab 7: Sequential circuit design using FPGA (1)\nWeek 13　　(Even-numbered group)　　 Lab 6: Adder circuits (2)\n　　　　(Odd-numbered group) 　　 Lab 7: Sequential circuit design using FPGA (2)\nWeek 14　　Lab 8: Electronic die (1)\nWeek 15　　Lab 8: Electronic die (2)\nWeek 16　　Lab 8: Electronic die (3)\nWeek 17　　Final exam\n","scorePolicy":"Report 75 %\nFinal Exam 20 %\nLab participation 5 %","materials":"Lab handout &amp; data sheets available for students.","foreignLanguageTextbooks":false}]
