// Seed: 528461466
module module_0 ();
  wire id_2 = id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1
    , id_8,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    output wor id_6
);
  uwire id_9 = id_9 && 1 - id_0 && 1 == 1'b0;
  wire  id_10;
  assign id_1 = id_2;
  xor primCall (id_1, id_10, id_2, id_3, id_4, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    module_2,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_36;
  assign id_24[1'h0] = id_29;
  module_0 modCall_1 ();
endmodule
