$date
	Fri Apr 19 14:43:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_unit_tb $end
$var wire 1 ! RUWr $end
$var wire 2 " RUDataWrSrc [1:0] $end
$var wire 3 # ImmSrc [2:0] $end
$var wire 1 $ DMWr $end
$var wire 3 % DMCtrl [2:0] $end
$var wire 5 & BrOp [4:0] $end
$var wire 1 ' AlUBSrc $end
$var wire 1 ( AlUASrc $end
$var wire 4 ) ALUOp [3:0] $end
$var reg 3 * Funct3 [2:0] $end
$var reg 7 + Funct7 [6:0] $end
$var reg 7 , OpCode [6:0] $end
$scope module dut $end
$var wire 3 - DMCtrl [2:0] $end
$var wire 3 . Funct3 [2:0] $end
$var wire 7 / Funct7 [6:0] $end
$var wire 7 0 OpCode [6:0] $end
$var wire 1 1 clk $end
$var wire 1 ! RUWr $end
$var wire 2 2 RUDataWrSrc [1:0] $end
$var wire 3 3 ImmSrc [2:0] $end
$var wire 1 $ DMWr $end
$var wire 5 4 BrOp [4:0] $end
$var wire 1 ' AlUBSrc $end
$var wire 1 ( AlUASrc $end
$var wire 4 5 ALUOp [3:0] $end
$var reg 8 6 cond [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 6
b1000 5
b1000 4
b1 3
b10 2
z1
b1100011 0
b100000 /
b0 .
b0 -
b1100011 ,
b100000 +
b0 *
b1000 )
1(
1'
b1000 &
b0 %
0$
b1 #
b10 "
0!
$end
#10
b0 +
b0 /
b1 %
b1 -
b1 )
b1 5
b1001 &
b1001 4
b1 *
b1 .
#20
b100 %
b100 -
b100 )
b100 5
b1100 &
b1100 4
b100 *
b100 .
#30
b101 %
b101 -
b101 )
b101 5
b1101 &
b1101 4
b101 *
b101 .
#40
b110 %
b110 -
b110 )
b110 5
b1110 &
b1110 4
b110 *
b110 .
#50
b100000 +
b100000 /
b111 %
b111 -
b1111 )
b1111 5
b1111 &
b1111 4
b111 *
b111 .
#60
1!
b110 #
b110 3
b0 +
b0 /
b0 %
b0 -
b0 )
b0 5
b11000 &
b11000 4
b0 *
b0 .
b1101111 ,
b1101111 0
#70
b0 #
b0 3
b1100111 ,
b1100111 0
#80
