5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd param13.1.vcd -o param13.1.cdd -v param13.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param13.1.v 1 21 1
2 1 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 0 foo "main.bar" param13.1.v 23 27 1
1 b 0 c0000 1 0 31 0 1 17 1 0 0 0 0
3 1 main.$u0 "main.$u0" param13.1.v 0 10 1
2 2 8 50008 1 0 21004 0 0 1 16 0 0
2 3 8 10001 0 1 1410 0 0 1 1 a
2 4 8 10008 1 37 16 2 3
2 5 9 50009 1 32 1008 0 0 1 1 bar.b
2 6 9 10001 0 1 1410 0 0 1 1 a
2 7 9 10009 1 37 1a 5 6
4 7 0 0 0
4 4 11 7 7
3 1 main.$u1 "main.$u1" param13.1.v 0 19 1
