<stg><name>dft_Pipeline_DFT_Loop2</name>


<trans_list>

<trans id="647" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i10 0, i10 %i_4_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i78.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i78.0:0 %i_4_0_load = load i10 %i_4_0

]]></Node>
<StgValue><ssdm name="i_4_0_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i78.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.0:2 %icmp_ln68 = icmp_eq  i10 %i_4_0_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i78.0:3 %br_ln68 = br i1 %icmp_ln68, void %for.inc.i78.split.0, void %_Z9fft_stageILi3EEvPfS0_S0_S0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i78.split.0:0 %empty_33 = trunc i10 %i_4_0_load

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:3 %trunc_ln77_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_4_0_load, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln77_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:9 %or_ln79 = or i8 %trunc_ln77_2, i8 1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:10 %zext_ln79_1 = zext i8 %or_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:11 %buf0_R_addr_6 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="buf0_R_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:12 %buf0_R_load_3 = load i8 %buf0_R_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_load_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:13 %buf0_I_addr_6 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="buf0_I_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:14 %buf0_I_load_3 = load i8 %buf0_I_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_load_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i78.split.0:31 %or_ln68_2 = or i9 %empty_33, i9 1

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i78.split.0:32 %zext_ln68_2 = zext i9 %or_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:33 %add_ln74_2 = add i10 %i_4_0_load, i10 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:35 %lshr_ln77_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i78.split.0:65 %or_ln68_3 = or i9 %empty_33, i9 2

]]></Node>
<StgValue><ssdm name="or_ln68_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i78.split.0:66 %zext_ln68_3 = zext i9 %or_ln68_3

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:67 %add_ln74_3 = add i10 %i_4_0_load, i10 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:69 %lshr_ln77_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i78.split.0:103 %or_ln68_4 = or i9 %empty_33, i9 3

]]></Node>
<StgValue><ssdm name="or_ln68_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i78.split.0:104 %zext_ln68_4 = zext i9 %or_ln68_4

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:105 %add_ln74_4 = add i10 %i_4_0_load, i10 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:107 %lshr_ln77_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:135 %add_ln68 = add i10 %i_4_0_load, i10 4

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:12 %buf0_R_load_3 = load i8 %buf0_R_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_load_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:14 %buf0_I_load_3 = load i8 %buf0_I_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_load_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:34 %add_ln75_1 = add i10 %add_ln74_2, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:41 %lshr_ln79_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:68 %add_ln75_2 = add i10 %add_ln74_3, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:75 %lshr_ln79_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i78.split.0:106 %add_ln75_3 = add i10 %add_ln74_4, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i78.split.0:113 %lshr_ln79_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i78.split.0:136 %store_ln68 = store i10 %add_ln68, i10 %i_4_0

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:42 %zext_ln79_2 = zext i8 %lshr_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:43 %buf0_R_1_addr_6 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf0_R_1_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:44 %buf0_R_1_load_3 = load i8 %buf0_R_1_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:45 %buf0_I_1_addr_6 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf0_I_1_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:46 %buf0_I_1_load_3 = load i8 %buf0_I_1_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:76 %zext_ln79_3 = zext i8 %lshr_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:77 %buf0_R_2_addr_6 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf0_R_2_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:78 %buf0_R_2_load_3 = load i8 %buf0_R_2_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:79 %buf0_I_2_addr_6 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf0_I_2_addr_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:80 %buf0_I_2_load_3 = load i8 %buf0_I_2_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:114 %zext_ln79_4 = zext i8 %lshr_ln79_3

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:115 %buf0_R_3_addr_6 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf0_R_3_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:116 %buf0_R_3_load_3 = load i8 %buf0_R_3_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:117 %buf0_I_3_addr_6 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf0_I_3_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:118 %buf0_I_3_load_3 = load i8 %buf0_I_3_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="97" st_id="4" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:44 %buf0_R_1_load_3 = load i8 %buf0_R_1_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:46 %buf0_I_1_load_3 = load i8 %buf0_I_1_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:78 %buf0_R_2_load_3 = load i8 %buf0_R_2_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:80 %buf0_I_2_load_3 = load i8 %buf0_I_2_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:116 %buf0_R_3_load_3 = load i8 %buf0_R_3_addr_6

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:118 %buf0_I_3_load_3 = load i8 %buf0_I_3_addr_6

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="105" st_id="5" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i78.split.0:82 %bitcast_ln82 = bitcast i32 %buf0_I_2_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln82"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:83 %xor_ln82 = xor i32 %bitcast_ln82, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i78.split.0:87 %bitcast_ln83 = bitcast i32 %buf0_R_2_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln83"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:88 %xor_ln83 = xor i32 %bitcast_ln83, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="119" st_id="6" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="129" st_id="7" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="139" st_id="8" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="149" st_id="9" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="159" st_id="10" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:15 %mul23_i2 = fmul i32 %buf0_I_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i2"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:17 %mul25_i2 = fmul i32 %buf0_R_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="169" st_id="11" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="179" st_id="12" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:47 %mul22_i1_1 = fmul i32 %buf0_R_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:48 %mul23_i2_1 = fmul i32 %buf0_I_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:50 %mul24_i1_1 = fmul i32 %buf0_I_1_load_3, i32 0.707107

]]></Node>
<StgValue><ssdm name="mul24_i1_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:51 %mul25_i2_1 = fmul i32 %buf0_R_1_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul25_i2_1"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:81 %mul22_i1_2 = fmul i32 %buf0_R_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i1_2"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:86 %mul24_i1_2 = fmul i32 %buf0_I_2_load_3, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i1_2"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:119 %mul22_i1_3 = fmul i32 %buf0_R_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul22_i1_3"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:120 %mul23_i2_3 = fmul i32 %buf0_I_3_load_3, i32 -0.707107

]]></Node>
<StgValue><ssdm name="mul23_i2_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="189" st_id="13" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i78.split.0:84 %bitcast_ln82_1 = bitcast i32 %xor_ln82

]]></Node>
<StgValue><ssdm name="bitcast_ln82_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i78.split.0:89 %bitcast_ln83_1 = bitcast i32 %xor_ln83

]]></Node>
<StgValue><ssdm name="bitcast_ln83_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="199" st_id="14" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="207" st_id="15" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="215" st_id="16" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="223" st_id="17" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="231" st_id="18" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="239" st_id="19" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="247" st_id="20" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="255" st_id="21" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:4 %zext_ln77_6 = zext i8 %trunc_ln77_2

]]></Node>
<StgValue><ssdm name="zext_ln77_6"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:5 %buf0_R_addr_5 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln77_6

]]></Node>
<StgValue><ssdm name="buf0_R_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:6 %buf0_R_load_2 = load i8 %buf0_R_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_load_2"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:7 %buf0_I_addr_5 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln77_6

]]></Node>
<StgValue><ssdm name="buf0_I_addr_5"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:8 %buf0_I_load_2 = load i8 %buf0_I_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_load_2"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="276" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:6 %buf0_R_load_2 = load i8 %buf0_R_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_load_2"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:8 %buf0_I_load_2 = load i8 %buf0_I_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_load_2"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:16 %t_R_s = fsub i32 %buf0_R_load_3, i32 %mul23_i2

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:18 %t_I_s = fadd i32 %buf0_I_load_3, i32 %mul25_i2

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="286" st_id="24" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:36 %zext_ln77_7 = zext i8 %lshr_ln77_5

]]></Node>
<StgValue><ssdm name="zext_ln77_7"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:37 %buf0_R_1_addr_5 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln77_7

]]></Node>
<StgValue><ssdm name="buf0_R_1_addr_5"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:38 %buf0_R_1_load_2 = load i8 %buf0_R_1_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_2"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:39 %buf0_I_1_addr_5 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln77_7

]]></Node>
<StgValue><ssdm name="buf0_I_1_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:40 %buf0_I_1_load_2 = load i8 %buf0_I_1_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_2"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:70 %zext_ln77_8 = zext i8 %lshr_ln77_6

]]></Node>
<StgValue><ssdm name="zext_ln77_8"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:71 %buf0_R_2_addr_5 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln77_8

]]></Node>
<StgValue><ssdm name="buf0_R_2_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:72 %buf0_R_2_load_2 = load i8 %buf0_R_2_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_2"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:73 %buf0_I_2_addr_5 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln77_8

]]></Node>
<StgValue><ssdm name="buf0_I_2_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:74 %buf0_I_2_load_2 = load i8 %buf0_I_2_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_2"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:108 %zext_ln77_9 = zext i8 %lshr_ln77_7

]]></Node>
<StgValue><ssdm name="zext_ln77_9"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:109 %buf0_R_3_addr_5 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln77_9

]]></Node>
<StgValue><ssdm name="buf0_R_3_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:110 %buf0_R_3_load_2 = load i8 %buf0_R_3_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_2"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:111 %buf0_I_3_addr_5 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln77_9

]]></Node>
<StgValue><ssdm name="buf0_I_3_addr_5"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:112 %buf0_I_3_load_2 = load i8 %buf0_I_3_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_2"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="311" st_id="25" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:38 %buf0_R_1_load_2 = load i8 %buf0_R_1_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_2"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:40 %buf0_I_1_load_2 = load i8 %buf0_I_1_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_2"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:49 %t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1

]]></Node>
<StgValue><ssdm name="t_R_2_1"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:52 %t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1

]]></Node>
<StgValue><ssdm name="t_I_2_1"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:72 %buf0_R_2_load_2 = load i8 %buf0_R_2_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_2"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:74 %buf0_I_2_load_2 = load i8 %buf0_I_2_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_2"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:85 %t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="t_R_2_2"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:90 %t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="t_I_2_2"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:110 %buf0_R_3_load_2 = load i8 %buf0_R_3_addr_5

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_2"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i78.split.0:112 %buf0_I_3_load_2 = load i8 %buf0_I_3_addr_5

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_2"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:121 %t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3

]]></Node>
<StgValue><ssdm name="t_R_2_3"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:122 %t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3

]]></Node>
<StgValue><ssdm name="t_I_2_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="327" st_id="26" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="343" st_id="27" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="359" st_id="28" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="375" st_id="29" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="391" st_id="30" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="407" st_id="31" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="423" st_id="32" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="439" st_id="33" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="445" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="446" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="448" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="449" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="454" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="455" st_id="34" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="456" st_id="34" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="458" st_id="34" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="460" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="461" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="462" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="463" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="468" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="471" st_id="35" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="478" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="487" st_id="36" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:19 %sub27_i2 = fsub i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i2"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:21 %sub30_i2 = fsub i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:25 %add33_i2 = fadd i32 %buf0_R_load_2, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i2"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:27 %add36_i2 = fadd i32 %buf0_I_load_2, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i2"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="503" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:20 %buf1_R_addr_4 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="buf1_R_addr_4"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:22 %store_ln85 = store i32 %sub27_i2, i8 %buf1_R_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:23 %buf1_I_addr_4 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="buf1_I_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:24 %store_ln86 = store i32 %sub30_i2, i8 %buf1_I_addr_4

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:26 %buf1_R_addr_5 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77_6

]]></Node>
<StgValue><ssdm name="buf1_R_addr_5"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:28 %store_ln87 = store i32 %add33_i2, i8 %buf1_R_addr_5

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:29 %buf1_I_addr_5 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77_6

]]></Node>
<StgValue><ssdm name="buf1_I_addr_5"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:30 %store_ln88 = store i32 %add36_i2, i8 %buf1_I_addr_5

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="518" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="523" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:53 %sub27_i2_1 = fsub i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="sub27_i2_1"/></StgValue>
</operation>

<operation id="524" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:55 %sub30_i2_1 = fsub i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="sub30_i2_1"/></StgValue>
</operation>

<operation id="525" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:59 %add33_i2_1 = fadd i32 %buf0_R_1_load_2, i32 %t_R_2_1

]]></Node>
<StgValue><ssdm name="add33_i2_1"/></StgValue>
</operation>

<operation id="526" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:61 %add36_i2_1 = fadd i32 %buf0_I_1_load_2, i32 %t_I_2_1

]]></Node>
<StgValue><ssdm name="add36_i2_1"/></StgValue>
</operation>

<operation id="527" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:91 %sub27_i2_2 = fsub i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="sub27_i2_2"/></StgValue>
</operation>

<operation id="528" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:93 %sub30_i2_2 = fsub i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="sub30_i2_2"/></StgValue>
</operation>

<operation id="529" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:97 %add33_i2_2 = fadd i32 %buf0_R_2_load_2, i32 %t_R_2_2

]]></Node>
<StgValue><ssdm name="add33_i2_2"/></StgValue>
</operation>

<operation id="530" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:99 %add36_i2_2 = fadd i32 %buf0_I_2_load_2, i32 %t_I_2_2

]]></Node>
<StgValue><ssdm name="add36_i2_2"/></StgValue>
</operation>

<operation id="531" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:123 %sub27_i2_3 = fsub i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="sub27_i2_3"/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:125 %sub30_i2_3 = fsub i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="sub30_i2_3"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:129 %add33_i2_3 = fadd i32 %buf0_R_3_load_2, i32 %t_R_2_3

]]></Node>
<StgValue><ssdm name="add33_i2_3"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i78.split.0:131 %add36_i2_3 = fadd i32 %buf0_I_3_load_2, i32 %t_I_2_3

]]></Node>
<StgValue><ssdm name="add36_i2_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="535" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:54 %buf1_R_1_addr_4 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf1_R_1_addr_4"/></StgValue>
</operation>

<operation id="536" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:56 %store_ln85 = store i32 %sub27_i2_1, i8 %buf1_R_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:57 %buf1_I_1_addr_4 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf1_I_1_addr_4"/></StgValue>
</operation>

<operation id="538" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:58 %store_ln86 = store i32 %sub30_i2_1, i8 %buf1_I_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:92 %buf1_R_2_addr_4 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf1_R_2_addr_4"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:94 %store_ln85 = store i32 %sub27_i2_2, i8 %buf1_R_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:95 %buf1_I_2_addr_4 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf1_I_2_addr_4"/></StgValue>
</operation>

<operation id="542" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:96 %store_ln86 = store i32 %sub30_i2_2, i8 %buf1_I_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:124 %buf1_R_3_addr_4 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf1_R_3_addr_4"/></StgValue>
</operation>

<operation id="544" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:126 %store_ln85 = store i32 %sub27_i2_3, i8 %buf1_R_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:127 %buf1_I_3_addr_4 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf1_I_3_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i78.split.0:128 %store_ln86 = store i32 %sub30_i2_3, i8 %buf1_I_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0">
<![CDATA[
_Z9fft_stageILi3EEvPfS0_S0_S0_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i78.split.0:1 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i78.split.0:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:60 %buf1_R_1_addr_5 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77_7

]]></Node>
<StgValue><ssdm name="buf1_R_1_addr_5"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:62 %store_ln87 = store i32 %add33_i2_1, i8 %buf1_R_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:63 %buf1_I_1_addr_5 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77_7

]]></Node>
<StgValue><ssdm name="buf1_I_1_addr_5"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:64 %store_ln88 = store i32 %add36_i2_1, i8 %buf1_I_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="553" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:98 %buf1_R_2_addr_5 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77_8

]]></Node>
<StgValue><ssdm name="buf1_R_2_addr_5"/></StgValue>
</operation>

<operation id="554" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:100 %store_ln87 = store i32 %add33_i2_2, i8 %buf1_R_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:101 %buf1_I_2_addr_5 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77_8

]]></Node>
<StgValue><ssdm name="buf1_I_2_addr_5"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:102 %store_ln88 = store i32 %add36_i2_2, i8 %buf1_I_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:130 %buf1_R_3_addr_5 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77_9

]]></Node>
<StgValue><ssdm name="buf1_R_3_addr_5"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:132 %store_ln87 = store i32 %add33_i2_3, i8 %buf1_R_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i78.split.0:133 %buf1_I_3_addr_5 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77_9

]]></Node>
<StgValue><ssdm name="buf1_I_3_addr_5"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i78.split.0:134 %store_ln88 = store i32 %add36_i2_3, i8 %buf1_I_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i78.split.0:137 %br_ln68 = br void %for.inc.i78.0

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
