#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 19:44:47 2018
# Process ID: 3884
# Current directory: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11532 D:\4_WORK\1_svn\FPGA\SDHW-CCU-FPGA-ZYNQ-I\SD_DA512_ZYNQ_FPGA.xpr
# Log file: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/vivado.log
# Journal file: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/admin/Desktop/FPGA_CODE/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 825.328 ; gain = 61.223
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AXI4_DEV_v1_0_project -directory D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.tmp/AXI4_DEV_v1_0_project d:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/4_work/1_svn/fpga/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 849.262 ; gain = 15.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 869.504 ; gain = 35.309
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5376] File 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-5226] Project source file 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/component.xml' ignored by IP packager.
set_property core_revision 124 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI4_DEV:1.0 [get_ips  CPU_AXI4_DEV_0_1] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:AXI4_DEV:1.0 - AXI4_DEV_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <CPU> from BD file <D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd>
Upgrading 'D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-3422] Upgraded CPU_AXI4_DEV_0_1 (AXI4_DEV_v1.0 1.0) from revision 123 to revision 124
Wrote  : <D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 994.926 ; gain = 91.961
export_ip_user_files -of_objects [get_ips CPU_AXI4_DEV_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd]
Wrote  : <D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd> 
VHDL Output written to : D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v
VHDL Output written to : D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/sim/CPU.v
VHDL Output written to : D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4_DEV_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for CPU_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -directory D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/sim_scripts -ip_user_files_dir D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files -ipstatic_source_dir D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/modelsim} {questa=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/questa} {riviera=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/riviera} {activehdl=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 24 19:48:32 2018] Launched synth_1...
Run output will be captured here: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/runme.log
[Wed Oct 24 19:48:32 2018] Launched impl_1...
Run output will be captured here: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/impl_1/runme.log
file copy -force D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/impl_1/CPU_wrapper.sysdef D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf

launch_sdk -workspace D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
