

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Fri Dec 21 19:44:29 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  234337|  234337|  234337|  234337|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  234336|  234336|      4882|          -|          -|    48|    no    |
        | + Loop 1.1              |    4880|    4880|       610|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     608|     608|        76|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:801
:0  br label %.loopexit


 <State 2>: 5.95ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: phi_mul (31)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (32)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i13 %phi_mul, 86

ST_2: co_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:3  %co_cast = zext i6 %co to i32

ST_2: co_cast_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:4  %co_cast_cast = zext i6 %co to i9

ST_2: tmp_54 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:5  %tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.loopexit:6  %p_shl2_cast = zext i8 %tmp_54 to i9

ST_2: tmp_55 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
.loopexit:7  %tmp_55 = sub i9 %p_shl2_cast, %co_cast_cast

ST_2: tmp_60_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.loopexit:8  %tmp_60_cast = sext i9 %tmp_55 to i10

ST_2: tmp_56 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:9  %tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:10  %p_shl_cast = zext i9 %tmp_56 to i10

ST_2: tmp_57 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:11  %tmp_57 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.loopexit:12  %p_shl1_cast = zext i7 %tmp_57 to i10

ST_2: tmp_58 (43)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:811
.loopexit:13  %tmp_58 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (44)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:14  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (45)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (46)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:16  %co_2 = add i6 %co, 1

ST_2: StgValue_34 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.loopexit:17  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp_59 (49)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader47.preheader:0  %tmp_59 = icmp ult i6 %co, 24

ST_2: tmp_60 (50)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader47.preheader:1  %tmp_60 = add i6 %co, -24

ST_2: arrayNo (51)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader47.preheader:2  %arrayNo = select i1 %tmp_59, i6 %co, i6 %tmp_60

ST_2: arrayNo_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader47.preheader:3  %arrayNo_cast = zext i6 %arrayNo to i32

ST_2: tmp_61 (53)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_61 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)

ST_2: tmp_62 (54)  [1/1] 0.00ns
.preheader47.preheader:5  %tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_61, i3 0)

ST_2: p_shl3_cast (55)  [1/1] 0.00ns
.preheader47.preheader:6  %p_shl3_cast = zext i5 %tmp_62 to i10

ST_2: tmp_63 (56)  [1/1] 0.00ns
.preheader47.preheader:7  %tmp_63 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_61, i1 false)

ST_2: p_shl4_cast (57)  [1/1] 0.00ns
.preheader47.preheader:8  %p_shl4_cast = zext i3 %tmp_63 to i10

ST_2: tmp_64 (58)  [1/1] 2.33ns
.preheader47.preheader:9  %tmp_64 = add i10 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
.preheader47.preheader:10  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_46 (60)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:11  br label %.preheader47

ST_2: StgValue_47 (243)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:840
:0  ret void


 <State 3>: 4.66ns
ST_3: h (62)  [1/1] 0.00ns
.preheader47:0  %h = phi i4 [ %h_2, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:1  %h_cast9_cast = zext i4 %h to i10

ST_3: tmp_65 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:2  %tmp_65 = add i10 %h_cast9_cast, %tmp_58

ST_3: tmp_66 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:3  %tmp_66 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_65, i3 0)

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:4  %p_shl5_cast = zext i13 %tmp_66 to i14

ST_3: tmp_67 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:5  %tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_65, i1 false)

ST_3: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:6  %p_shl6_cast = zext i11 %tmp_67 to i14

ST_3: tmp_68 (69)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader47:7  %tmp_68 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond6 (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47:8  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_41 (71)  [1/1] 0.00ns
.preheader47:9  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_58 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47:10  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: StgValue_59 (74)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader46.preheader:0  br label %.preheader46

ST_3: StgValue_60 (241)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (76)  [1/1] 0.00ns
.preheader46:0  %w = phi i4 [ %w_2, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader46:1  %w_cast8_cast = zext i4 %w to i14

ST_4: tmp_69 (78)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader46:2  %tmp_69 = add i14 %tmp_68, %w_cast8_cast

ST_4: tmp_75_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader46:3  %tmp_75_cast = zext i14 %tmp_69 to i32

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:811
.preheader46:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_75_cast

ST_4: exitcond7 (81)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:803
.preheader46:5  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_42 (82)  [1/1] 0.00ns
.preheader46:6  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_68 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:803
.preheader46:7  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_69 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_2 (238)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:802
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_71 (239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
:1  br label %.preheader47


 <State 5>: 4.64ns
ST_5: p_Val2_s (87)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_14, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (88)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_2, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i10

ST_5: tmp_70 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_70 = add i10 %m_cast7_cast, %tmp_60_cast

ST_5: tmp_71 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node tmp_72)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_71 = shl i10 %tmp_70, 2

ST_5: tmp_72 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_72 = sub i10 %tmp_71, %tmp_70

ST_5: exitcond8 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_43 (94)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_2 = add i2 1, %m

ST_5: StgValue_81 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (98)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:0  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_20 (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:2  %tmp_20 = add i4 %tmp2_cast, %h

ST_5: p_Val2_11 (220)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1


 <State 6>: 4.63ns
ST_6: tmp_24_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:3  %tmp_24_cast_cast = zext i4 %tmp_20 to i10

ST_6: tmp_73 (102)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:4  %tmp_73 = add i10 %tmp_24_cast_cast, %tmp_64

ST_6: tmp_75 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:5  %tmp_75 = trunc i10 %tmp_73 to i6

ST_6: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:6  %p_shl8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_75, i3 0)

ST_6: tmp_76 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:7  %tmp_76 = trunc i10 %tmp_73 to i8

ST_6: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:8  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_76, i1 false)

ST_6: tmp_74 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader.preheader:9  %tmp_74 = add i9 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_93 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_Val2_14 (110)  [1/1] 0.00ns
.preheader:0  %p_Val2_14 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_2, %_ifconv ]

ST_7: n_cast6_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader:2  %n_cast6_cast = zext i2 %n to i10

ST_7: tmp_77 (113)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader:3  %tmp_77 = add i10 %tmp_72, %n_cast6_cast

ST_7: tmp_83_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader:4  %tmp_83_cast = zext i10 %tmp_77 to i32

ST_7: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_83_cast

ST_7: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_44 (117)  [1/1] 0.00ns
.preheader:7  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader:8  %n_2 = add i2 %n, 1

ST_7: StgValue_103 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp3 (121)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:0  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i4

ST_7: tmp_21 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:2  %tmp_21 = add i4 %tmp3_cast, %w

ST_7: tmp_28_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:3  %tmp_28_cast_cast = zext i4 %tmp_21 to i9

ST_7: tmp_78 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:4  %tmp_78 = add i9 %tmp_28_cast_cast, %tmp_74

ST_7: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_110 (217)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_84_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:5  %tmp_84_cast = zext i9 %tmp_78 to i32

ST_8: buffer1_1_48_8x8_p_V (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:6  %buffer1_1_48_8x8_p_V = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_1 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:7  %buffer1_1_48_8x8_p_V_1 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_2 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:8  %buffer1_1_48_8x8_p_V_2 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_3 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:9  %buffer1_1_48_8x8_p_V_3 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_4 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:10  %buffer1_1_48_8x8_p_V_4 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_5 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:11  %buffer1_1_48_8x8_p_V_5 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_6 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:12  %buffer1_1_48_8x8_p_V_6 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_7 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:13  %buffer1_1_48_8x8_p_V_7 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_8 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:14  %buffer1_1_48_8x8_p_V_8 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_9 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:15  %buffer1_1_48_8x8_p_V_9 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_10 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:16  %buffer1_1_48_8x8_p_V_10 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_11 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:17  %buffer1_1_48_8x8_p_V_11 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_12 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:18  %buffer1_1_48_8x8_p_V_12 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_13 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:19  %buffer1_1_48_8x8_p_V_13 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_14 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:20  %buffer1_1_48_8x8_p_V_14 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_15 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:21  %buffer1_1_48_8x8_p_V_15 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_16 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:22  %buffer1_1_48_8x8_p_V_16 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_17 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:23  %buffer1_1_48_8x8_p_V_17 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_18 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:24  %buffer1_1_48_8x8_p_V_18 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_19 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:25  %buffer1_1_48_8x8_p_V_19 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_20 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:26  %buffer1_1_48_8x8_p_V_20 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_21 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:27  %buffer1_1_48_8x8_p_V_21 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_22 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:28  %buffer1_1_48_8x8_p_V_22 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_23 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:29  %buffer1_1_48_8x8_p_V_23 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_84_cast

ST_8: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_48_8x8_p_V_24 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:32  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_8: buffer1_1_48_8x8_p_V_25 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:33  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_8: buffer1_1_48_8x8_p_V_26 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:34  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_8: buffer1_1_48_8x8_p_V_27 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:35  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_8: buffer1_1_48_8x8_p_V_28 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:36  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_8: buffer1_1_48_8x8_p_V_29 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:37  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_8: buffer1_1_48_8x8_p_V_30 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:38  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_8: buffer1_1_48_8x8_p_V_31 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:39  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_8: buffer1_1_48_8x8_p_V_32 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:40  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_8: buffer1_1_48_8x8_p_V_33 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:41  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_8: buffer1_1_48_8x8_p_V_34 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:42  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_8: buffer1_1_48_8x8_p_V_35 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:43  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_8: buffer1_1_48_8x8_p_V_36 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:44  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_8: buffer1_1_48_8x8_p_V_37 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:45  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_8: buffer1_1_48_8x8_p_V_38 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:46  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_8: buffer1_1_48_8x8_p_V_39 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:47  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_8: buffer1_1_48_8x8_p_V_40 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:48  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_8: buffer1_1_48_8x8_p_V_41 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:49  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_8: buffer1_1_48_8x8_p_V_42 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:50  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_8: buffer1_1_48_8x8_p_V_43 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:51  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_8: buffer1_1_48_8x8_p_V_44 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:52  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_8: buffer1_1_48_8x8_p_V_45 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:53  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_8: buffer1_1_48_8x8_p_V_46 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:54  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_8: buffer1_1_48_8x8_p_V_47 (176)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:55  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_2, align 1


 <State 9>: 6.46ns
ST_9: buffer1_1_48_8x8_p_V_24 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:32  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_9: buffer1_1_48_8x8_p_V_25 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:33  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_9: buffer1_1_48_8x8_p_V_26 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:34  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_9: buffer1_1_48_8x8_p_V_27 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:35  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_9: buffer1_1_48_8x8_p_V_28 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:36  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_9: buffer1_1_48_8x8_p_V_29 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:37  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_9: buffer1_1_48_8x8_p_V_30 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:38  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_9: buffer1_1_48_8x8_p_V_31 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:39  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_9: buffer1_1_48_8x8_p_V_32 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:40  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_9: buffer1_1_48_8x8_p_V_33 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:41  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_9: buffer1_1_48_8x8_p_V_34 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:42  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_9: buffer1_1_48_8x8_p_V_35 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:43  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_9: buffer1_1_48_8x8_p_V_36 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:44  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_9: buffer1_1_48_8x8_p_V_37 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:45  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_9: buffer1_1_48_8x8_p_V_38 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:46  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_9: buffer1_1_48_8x8_p_V_39 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:47  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_9: buffer1_1_48_8x8_p_V_40 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:48  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_9: buffer1_1_48_8x8_p_V_41 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:49  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_9: buffer1_1_48_8x8_p_V_42 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:50  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_9: buffer1_1_48_8x8_p_V_43 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:51  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_9: buffer1_1_48_8x8_p_V_44 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:52  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_9: buffer1_1_48_8x8_p_V_45 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:53  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_9: buffer1_1_48_8x8_p_V_46 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:54  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_9: buffer1_1_48_8x8_p_V_47 (176)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:55  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_9: tmp_18 (177)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:56  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_48_8x8_p_V_24, i8 %buffer1_1_48_8x8_p_V_25, i8 %buffer1_1_48_8x8_p_V_26, i8 %buffer1_1_48_8x8_p_V_27, i8 %buffer1_1_48_8x8_p_V_28, i8 %buffer1_1_48_8x8_p_V_29, i8 %buffer1_1_48_8x8_p_V_30, i8 %buffer1_1_48_8x8_p_V_31, i8 %buffer1_1_48_8x8_p_V_32, i8 %buffer1_1_48_8x8_p_V_33, i8 %buffer1_1_48_8x8_p_V_34, i8 %buffer1_1_48_8x8_p_V_35, i8 %buffer1_1_48_8x8_p_V_36, i8 %buffer1_1_48_8x8_p_V_37, i8 %buffer1_1_48_8x8_p_V_38, i8 %buffer1_1_48_8x8_p_V_39, i8 %buffer1_1_48_8x8_p_V_40, i8 %buffer1_1_48_8x8_p_V_41, i8 %buffer1_1_48_8x8_p_V_42, i8 %buffer1_1_48_8x8_p_V_43, i8 %buffer1_1_48_8x8_p_V_44, i8 %buffer1_1_48_8x8_p_V_45, i8 %buffer1_1_48_8x8_p_V_46, i8 %buffer1_1_48_8x8_p_V_47, i32 %arrayNo_cast)


 <State 10>: 6.43ns
ST_10: OP1_V (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:57  %OP2_V = sext i8 %tmp_18 to i16

ST_10: p_Val2_1 (179)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:58  %p_Val2_1 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_80 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:64  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_22 (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:59  %tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_14, i6 0)

ST_11: tmp_30_cast (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:60  %tmp_30_cast = sext i14 %tmp_22 to i16

ST_11: p_Val2_15 (182)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:61  %p_Val2_15 = add i16 %tmp_30_cast, %p_Val2_1

ST_11: signbit (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)

ST_11: p_Val2_16 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:63  %p_Val2_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_15, i32 6, i32 13)

ST_11: tmp_23 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:65  %tmp_23 = zext i1 %tmp_80 to i8

ST_11: tmp_81 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node carry)
_ifconv:66  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 13)

ST_11: p_Val2_17 (188)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:67  %p_Val2_17 = add i8 %p_Val2_16, %tmp_23

ST_11: newsignbit (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)

ST_11: tmp_24 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node carry)
_ifconv:69  %tmp_24 = xor i1 %newsignbit, true

ST_11: carry (191)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_81, %tmp_24

ST_11: tmp_25 (193)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:72  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_15, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_83 (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 14)

ST_12: Range1_all_ones (194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_25, -1

ST_12: Range1_all_zeros (195)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_25, 0

ST_12: deleted_zeros (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_26 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_26 = xor i1 %tmp_83, true

ST_12: p_41_i_i (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_26

ST_12: deleted_ones (199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (200)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i2 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_27 (203)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807
_ifconv:82  %tmp_27 = xor i1 %signbit, true

ST_12: overflow (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i2, %tmp_27

ST_12: brmerge40_demorgan_i (205)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (208)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (209)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_27

ST_13: underflow_not (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_16_mux (212)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:91  %p_Val2_16_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_17

ST_13: p_Val2_s_45 (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_45 = select i1 %underflow, i8 -128, i8 %p_Val2_17

ST_13: sum_V (214)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:807 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_16_mux, i8 %p_Val2_s_45

ST_13: StgValue_224 (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv:94  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_14: p_Val2_11 (220)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1

ST_14: tmp_s (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:2  %tmp_s = sext i8 %p_Val2_11 to i9

ST_14: p_Val2_12 (222)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:3  %p_Val2_12 = add i9 %tmp_s, %tmp

ST_14: isneg (223)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_12, i32 8)

ST_14: result_V (224)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:5  %result_V = add i8 %p_Val2_11, %p_Val2_s

ST_14: newsignbit_3 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
_ifconv1:6  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_19 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_19 = xor i1 %newsignbit_3, true

ST_15: underflow_3 (227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_3 = and i1 %isneg, %tmp_19

ST_15: brmerge_i_i (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_3

ST_15: isneg_not (229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_3, %isneg_not

ST_15: result_V_mux (231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (232)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:810 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_3, i8 -128, i8 %result_V

ST_15: result_1 (233)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:810 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: StgValue_240 (234)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:811
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_2 (235)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:803
_ifconv1:16  %w_2 = add i4 %w, 1

ST_15: StgValue_242 (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:803
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:801) [30]  (1.59 ns)

 <State 2>: 5.95ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:801) [30]  (0 ns)
	'icmp' operation ('tmp_59', acceleartor_hls_padding/components.cpp:801) [49]  (3.88 ns)
	'select' operation ('arrayNo', acceleartor_hls_padding/components.cpp:801) [51]  (2.07 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:802) [62]  (0 ns)
	'add' operation ('tmp_65', acceleartor_hls_padding/components.cpp:811) [64]  (2.32 ns)
	'add' operation ('tmp_68', acceleartor_hls_padding/components.cpp:811) [69]  (2.34 ns)

 <State 4>: 3.1ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:803) [76]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:803) [81]  (3.1 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:805) [88]  (0 ns)
	'add' operation ('tmp_70', acceleartor_hls_padding/components.cpp:807) [90]  (2.32 ns)
	'sub' operation ('tmp_72', acceleartor_hls_padding/components.cpp:807) [92]  (2.32 ns)

 <State 6>: 4.63ns
The critical path consists of the following:
	'add' operation ('tmp_73', acceleartor_hls_padding/components.cpp:807) [102]  (2.31 ns)
	'add' operation ('tmp_74', acceleartor_hls_padding/components.cpp:807) [107]  (2.32 ns)

 <State 7>: 6.85ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:806) [111]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:807) [121]  (2.17 ns)
	'add' operation ('tmp_21', acceleartor_hls_padding/components.cpp:807) [123]  (2.35 ns)
	'add' operation ('tmp_78', acceleartor_hls_padding/components.cpp:807) [125]  (2.32 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_48_8x8_p_V_23', acceleartor_hls_padding/components.cpp:807) [150]  (0 ns)
	'load' operation ('buffer1_1_48_8x8_p_V_42', acceleartor_hls_padding/components.cpp:807) on array 'buffer1_1_48_8x8_p_V_18' [171]  (3.25 ns)

 <State 9>: 6.46ns
The critical path consists of the following:
	'load' operation ('buffer1_1_48_8x8_p_V_24', acceleartor_hls_padding/components.cpp:807) on array 'buffer1_1_48_8x8_p_V_24' [153]  (3.25 ns)
	'mux' operation ('tmp_18', acceleartor_hls_padding/components.cpp:807) [177]  (3.2 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:807) [179]  (6.43 ns)

 <State 11>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:807) [182]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:807) [188]  (2.32 ns)
	'xor' operation ('tmp_24', acceleartor_hls_padding/components.cpp:807) [190]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:807) [191]  (2.07 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:807) [194]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:807) [200]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:807) [206]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:807) [207]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:807) [208]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:807) [209]  (2.07 ns)

 <State 13>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_16_mux', acceleartor_hls_padding/components.cpp:807) [212]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:807) [214]  (2.07 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:810) on array 'bias_V' [220]  (2.32 ns)
	'add' operation ('result.V', acceleartor_hls_padding/components.cpp:810) [224]  (2.32 ns)

 <State 15>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_19', acceleartor_hls_padding/components.cpp:810) [226]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:810) [227]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:810) [232]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:810) [233]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:811) of variable 'result_1', acceleartor_hls_padding/components.cpp:810 on array 'output_V' [234]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
