Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb  4 20:56:40 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                       1           
TIMING-20  Warning   Non-clocked latch                                  1           
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  1           
LATCH-1    Advisory  Existing latches in the design                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.504        0.000                      0                  157        0.061        0.000                      0                  157        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.361        0.000                      0                   90        0.169        0.000                      0                   90       19.500        0.000                       0                    58  
  clk_out2_clk_wiz_0        3.504        0.000                      0                   62        0.153        0.000                      0                   62        3.500        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.134        0.000                      0                   29        0.061        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.966ns (23.601%)  route 3.127ns (76.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.101    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
                         clock pessimism              0.571    38.986    
                         clock uncertainty           -0.095    38.892    
    SLICE_X160Y136       FDRE (Setup_fdre_C_R)       -0.429    38.463    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.966ns (23.601%)  route 3.127ns (76.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.101    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
                         clock pessimism              0.571    38.986    
                         clock uncertainty           -0.095    38.892    
    SLICE_X160Y136       FDRE (Setup_fdre_C_R)       -0.429    38.463    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.966ns (23.601%)  route 3.127ns (76.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.101    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C
                         clock pessimism              0.571    38.986    
                         clock uncertainty           -0.095    38.892    
    SLICE_X160Y136       FDRE (Setup_fdre_C_R)       -0.429    38.463    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.966ns (23.601%)  route 3.127ns (76.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.101    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C
                         clock pessimism              0.571    38.986    
                         clock uncertainty           -0.095    38.892    
    SLICE_X160Y136       FDRE (Setup_fdre_C_R)       -0.429    38.463    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.966ns (23.601%)  route 3.127ns (76.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.101    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C
                         clock pessimism              0.571    38.986    
                         clock uncertainty           -0.095    38.892    
    SLICE_X160Y136       FDRE (Setup_fdre_C_R)       -0.429    38.463    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.966ns (23.626%)  route 3.123ns (76.374%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.497     3.097    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                         clock pessimism              0.593    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429    38.485    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.966ns (23.626%)  route 3.123ns (76.374%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.497     3.097    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                         clock pessimism              0.593    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429    38.485    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.966ns (23.626%)  route 3.123ns (76.374%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.497     3.097    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
                         clock pessimism              0.593    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429    38.485    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.966ns (23.626%)  route 3.123ns (76.374%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.497     3.097    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
                         clock pessimism              0.593    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429    38.485    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.966ns (23.626%)  route 3.123ns (76.374%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.838     2.476    video_inst/Inst_vga/vga_sig_gen/col_counter/roll
    SLICE_X161Y138       LUT2 (Prop_lut2_I0_O)        0.124     2.600 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.497     3.097    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    38.416    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
                         clock pessimism              0.593    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429    38.485    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.398    video_inst/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.071    -0.567    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.389    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.070    -0.568    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.173%)  route 0.118ns (38.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/Q
                         net (fo=7, routed)           0.118    -0.397    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[5]
    SLICE_X160Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.352 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    video_inst/Inst_vga/vga_sig_gen/col_counter/data0[6]
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092    -0.551    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.391    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg_n_0_[1]
    SLICE_X161Y139       LUT6 (Prop_lut6_I2_O)        0.045    -0.346 r  video_inst/Inst_vga/vga_sig_gen/row_counter/v_sync_is_low_i_1/O
                         net (fo=1, routed)           0.000    -0.346    video_inst/Inst_vga/vga_sig_gen/v_sync_is_low0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
                         clock pessimism              0.254    -0.641    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.092    -0.549    video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.381    video_inst/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.063    -0.592    video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.125%)  route 0.164ns (46.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X163Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/Q
                         net (fo=22, routed)          0.164    -0.349    video_inst/inst_dvid/TDMS_encoder_red/blank
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.520    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.348    video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.070    -0.568    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644    -0.656    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.437    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[8]
    SLICE_X160Y136       LUT6 (Prop_lut6_I1_O)        0.099    -0.338 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.338    video_inst/Inst_vga/vga_sig_gen/col_counter/data0[9]
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092    -0.564    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y138       FDSE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDSE (Prop_fdse_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.162    -0.328    video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.072    -0.566    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.686%)  route 0.171ns (47.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X163Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/Q
                         net (fo=22, routed)          0.171    -0.342    video_inst/inst_dvid/TDMS_encoder_blue/blank
    SLICE_X161Y137       LUT5 (Prop_lut5_I3_O)        0.049    -0.293 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.533    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y137   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y137   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y137   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y137   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y137   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.890ns (22.433%)  route 3.077ns (77.567%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.910 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.982    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.485    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.890ns (22.433%)  route 3.077ns (77.567%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.910 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.982    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.485    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.890ns (22.433%)  route 3.077ns (77.567%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.910 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.982    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.485    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.890ns (22.433%)  route 3.077ns (77.567%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.910 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.982    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.485    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.890ns (22.433%)  route 3.077ns (77.567%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.910 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.982    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.485    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.885ns (25.900%)  route 2.532ns (74.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.119     1.905 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     2.431    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     6.254    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.885ns (25.900%)  route 2.532ns (74.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.119     1.905 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     2.431    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     6.254    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.885ns (25.900%)  route 2.532ns (74.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.119     1.905 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     2.431    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     6.254    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.885ns (25.900%)  route 2.532ns (74.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.119     1.905 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     2.431    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     6.254    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.885ns (25.900%)  route 2.532ns (74.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.867     1.786    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.119     1.905 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     2.431    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.568     6.986    
                         clock uncertainty           -0.072     6.914    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     6.254    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                  3.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.647    -0.653    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.049    -0.440    video_inst/inst_dvid/shift_blue[9]
    SLICE_X163Y140       LUT2 (Prop_lut2_I1_O)        0.045    -0.395 r  video_inst/inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.395    video_inst/inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.254    -0.640    
    SLICE_X163Y140       FDSE (Hold_fdse_C_D)         0.092    -0.548    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.360    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.257    -0.636    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.063    -0.573    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.358    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.257    -0.636    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.063    -0.573    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.360    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.059    -0.593    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.359    video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.592    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.367    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.052    -0.600    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.366    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.599    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.644    -0.656    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.194    -0.321    video_inst/inst_dvid/data1[7]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  video_inst/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.276    video_inst/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X162Y135       FDSE (Hold_fdse_C_D)         0.121    -0.520    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.272%)  route 0.185ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.326    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.572    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.698%)  route 0.240ns (56.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out2
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=2, routed)           0.240    -0.274    video_inst/inst_dvid/data1[6]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.280    -0.618    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.497    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.252%)  route 2.433ns (80.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.361     0.829    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.024    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.252%)  route 2.433ns (80.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.361     0.829    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.024    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.252%)  route 2.433ns (80.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.361     0.829    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.024    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.252%)  route 2.433ns (80.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.361     0.829    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.024    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.252%)  route 2.433ns (80.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.361     0.829    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.071     2.024    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.365%)  route 1.326ns (68.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.800     0.267    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.150     0.417 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     0.943    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     5.927    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.365%)  route 1.326ns (68.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.800     0.267    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.150     0.417 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     0.943    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     5.927    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.365%)  route 1.326ns (68.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.800     0.267    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.150     0.417 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     0.943    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     5.927    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.365%)  route 1.326ns (68.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.800     0.267    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.150     0.417 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     0.943    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     5.927    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.365%)  route 1.326ns (68.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.456    -0.533 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.800     0.267    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.150     0.417 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.526     0.943    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.660     5.927    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  4.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.580%)  route 0.360ns (59.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.185    -0.322    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.098    -0.224 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.049    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.110    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.580%)  route 0.360ns (59.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.185    -0.322    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.098    -0.224 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.049    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.110    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.580%)  route 0.360ns (59.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.185    -0.322    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.098    -0.224 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.049    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.110    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.580%)  route 0.360ns (59.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.185    -0.322    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.098    -0.224 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.049    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.110    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.246ns (40.580%)  route 0.360ns (59.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.185    -0.322    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.098    -0.224 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.049    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.110    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.185ns (30.174%)  route 0.428ns (69.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.275    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.190    -0.041    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.092    -0.207    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.185ns (30.174%)  route 0.428ns (69.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.275    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.190    -0.041    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.092    -0.207    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.185ns (30.174%)  route 0.428ns (69.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.275    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.190    -0.041    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.092    -0.207    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.185ns (30.174%)  route 0.428ns (69.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.275    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.190    -0.041    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.092    -0.207    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.185ns (30.174%)  route 0.428ns (69.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.275    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.190    -0.041    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.092    -0.207    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.821ns  (logic 0.966ns (25.285%)  route 2.855ns (74.715%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827    -0.992    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.893     0.320    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[2]
    SLICE_X161Y136       LUT5 (Prop_lut5_I4_O)        0.299     0.619 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=5, routed)           0.895     1.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I2_O)        0.124     1.638 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2/O
                         net (fo=13, routed)          0.586     2.224    video_inst/Inst_vga/vga_sig_gen/row_counter/E[0]
    SLICE_X161Y139       LUT6 (Prop_lut6_I4_O)        0.124     2.348 f  video_inst/Inst_vga/vga_sig_gen/row_counter/v_blank_is_low_reg_i_2/O
                         net (fo=1, routed)           0.481     2.829    video_inst/Inst_vga/vga_sig_gen/row_counter_n_0
    SLICE_X161Y138       LDPE                                         f  video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.288ns  (logic 0.578ns (44.865%)  route 0.710ns (55.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.710    -1.582    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.337    -1.245 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=7, routed)           0.308    -0.937    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg_n_0_[3]
    SLICE_X161Y139       LUT6 (Prop_lut6_I2_O)        0.241    -0.696 f  video_inst/Inst_vga/vga_sig_gen/row_counter/v_blank_is_low_reg_i_2/O
                         net (fo=1, routed)           0.402    -0.294    video_inst/Inst_vga/vga_sig_gen/row_counter_n_0
    SLICE_X161Y138       LDPE                                         f  video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     5.382 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.382    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     5.382 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.382    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     5.381 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     5.381    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     5.381 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     5.381    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     5.373 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.373    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     5.372 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.372    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     5.360 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     5.360    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     5.359 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     5.359    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.334 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.334    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.335 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.335    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     0.358    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.359    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     0.359    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.360    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.180ns (26.715%)  route 3.236ns (73.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.985     4.416    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.710    -1.582    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.180ns (26.715%)  route 3.236ns (73.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.985     4.416    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.710    -1.582    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.180ns (26.715%)  route 3.236ns (73.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.985     4.416    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.710    -1.582    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.180ns (28.855%)  route 2.909ns (71.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.658     4.089    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.180ns (28.855%)  route 2.909ns (71.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.658     4.089    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.180ns (28.855%)  route 2.909ns (71.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.118     3.431 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.658     4.089    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y140       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.186ns (30.110%)  route 2.752ns (69.890%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.124     3.437 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.938    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    -1.584    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.186ns (30.110%)  route 2.752ns (69.890%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.124     3.437 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.938    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    -1.584    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.186ns (30.110%)  route 2.752ns (69.890%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.124     3.437 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.938    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    -1.584    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.186ns (30.110%)  route 2.752ns (69.890%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.251     3.313    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.124     3.437 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.501     3.938    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    -1.584    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/G
                            (positive level-sensitive latch)
  Destination:            video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       LDPE                         0.000     0.000 r  video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/G
    SLICE_X161Y138       LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/Q
                         net (fo=1, routed)           0.155     0.313    video_inst/Inst_vga/vga_sig_gen/v_blank_is_low
    SLICE_X163Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X163Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.234ns (18.084%)  route 1.060ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.048     1.160 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.293    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.234ns (18.084%)  route 1.060ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.048     1.160 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.293    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.234ns (18.084%)  route 1.060ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.048     1.160 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.293    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.234ns (18.084%)  route 1.060ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y138       LUT1 (Prop_lut1_I0_O)        0.048     1.160 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.293    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.157 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.157 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.157 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.157 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.926     1.112    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y138       LUT2 (Prop_lut2_I1_O)        0.045     1.157 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916    -0.898    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y136       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C





