// Seed: 3293332041
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    output uwire id_10,
    output wire id_11,
    input uwire id_12,
    output tri id_13,
    input supply1 id_14,
    output tri id_15,
    output tri0 id_16
);
  wire id_18, id_19;
  xor primCall (id_0, id_12, id_14, id_18, id_19, id_2, id_20, id_3, id_4, id_5, id_6, id_7, id_8);
  wire id_20;
  module_0 modCall_1 ();
endmodule
