{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 17:46:35 2010 " "Info: Processing started: Wed Aug 04 17:46:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TRIGGER -c TRIGGER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TRIGGER -c TRIGGER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "int_50MHz_clock " "Info: Assuming node \"int_50MHz_clock\" is an undefined clock" {  } { { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 3 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "int_50MHz_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "int_50MHz_clock " "Info: No valid register-to-register data paths exist for clock \"int_50MHz_clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "trigger_scope~reg0 key_0 int_50MHz_clock 5.700 ns register " "Info: tsu for register \"trigger_scope~reg0\" (data pin = \"key_0\", clock pin = \"int_50MHz_clock\") is 5.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.828 ns + Longest pin register " "Info: + Longest pin to register delay is 7.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.607 ns) + CELL(0.275 ns) 7.744 ns trigger_scope~4 2 COMB LCCOMB_X4_Y18_N20 1 " "Info: 2: + IC(6.607 ns) + CELL(0.275 ns) = 7.744 ns; Loc. = LCCOMB_X4_Y18_N20; Fanout = 1; COMB Node = 'trigger_scope~4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.882 ns" { key_0 trigger_scope~4 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.828 ns trigger_scope~reg0 3 REG LCFF_X4_Y18_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.828 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 15.60 % ) " "Info: Total cell delay = 1.221 ns ( 15.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.607 ns ( 84.40 % ) " "Info: Total interconnect delay = 6.607 ns ( 84.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { key_0 trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { key_0 key_0~combout trigger_scope~4 trigger_scope~reg0 } { 0.000ns 0.000ns 6.607ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_50MHz_clock destination 2.092 ns - Shortest register " "Info: - Shortest clock path from clock \"int_50MHz_clock\" to destination register is 2.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns int_50MHz_clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_50MHz_clock } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.537 ns) 2.092 ns trigger_scope~reg0 2 REG LCFF_X4_Y18_N21 2 " "Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 73.42 % ) " "Info: Total cell delay = 1.536 ns ( 73.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 26.58 % ) " "Info: Total interconnect delay = 0.556 ns ( 26.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { key_0 trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { key_0 key_0~combout trigger_scope~4 trigger_scope~reg0 } { 0.000ns 0.000ns 6.607ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "int_50MHz_clock trigger_rabbit trigger_scope~reg0 7.894 ns register " "Info: tco from clock \"int_50MHz_clock\" to destination pin \"trigger_rabbit\" through register \"trigger_scope~reg0\" is 7.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_50MHz_clock source 2.092 ns + Longest register " "Info: + Longest clock path from clock \"int_50MHz_clock\" to source register is 2.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns int_50MHz_clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_50MHz_clock } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.537 ns) 2.092 ns trigger_scope~reg0 2 REG LCFF_X4_Y18_N21 2 " "Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 73.42 % ) " "Info: Total cell delay = 1.536 ns ( 73.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 26.58 % ) " "Info: Total interconnect delay = 0.556 ns ( 26.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.552 ns + Longest register pin " "Info: + Longest register to pin delay is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns trigger_scope~reg0 1 REG LCFF_X4_Y18_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.940 ns) + CELL(2.612 ns) 5.552 ns trigger_rabbit 2 PIN PIN_T21 0 " "Info: 2: + IC(2.940 ns) + CELL(2.612 ns) = 5.552 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'trigger_rabbit'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { trigger_scope~reg0 trigger_rabbit } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 47.05 % ) " "Info: Total cell delay = 2.612 ns ( 47.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.940 ns ( 52.95 % ) " "Info: Total interconnect delay = 2.940 ns ( 52.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { trigger_scope~reg0 trigger_rabbit } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { trigger_scope~reg0 trigger_rabbit } { 0.000ns 2.940ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { trigger_scope~reg0 trigger_rabbit } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { trigger_scope~reg0 trigger_rabbit } { 0.000ns 2.940ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "trigger_scope~reg0 key_0 int_50MHz_clock -5.470 ns register " "Info: th for register \"trigger_scope~reg0\" (data pin = \"key_0\", clock pin = \"int_50MHz_clock\") is -5.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "int_50MHz_clock destination 2.092 ns + Longest register " "Info: + Longest clock path from clock \"int_50MHz_clock\" to destination register is 2.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns int_50MHz_clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_50MHz_clock } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.537 ns) 2.092 ns trigger_scope~reg0 2 REG LCFF_X4_Y18_N21 2 " "Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 73.42 % ) " "Info: Total cell delay = 1.536 ns ( 73.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.556 ns ( 26.58 % ) " "Info: Total interconnect delay = 0.556 ns ( 26.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.828 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.607 ns) + CELL(0.275 ns) 7.744 ns trigger_scope~4 2 COMB LCCOMB_X4_Y18_N20 1 " "Info: 2: + IC(6.607 ns) + CELL(0.275 ns) = 7.744 ns; Loc. = LCCOMB_X4_Y18_N20; Fanout = 1; COMB Node = 'trigger_scope~4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.882 ns" { key_0 trigger_scope~4 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.828 ns trigger_scope~reg0 3 REG LCFF_X4_Y18_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.828 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "TRIGGER.v" "" { Text "C:/altera/71/quartus/TRIGGER/TRIGGER.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 15.60 % ) " "Info: Total cell delay = 1.221 ns ( 15.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.607 ns ( 84.40 % ) " "Info: Total interconnect delay = 6.607 ns ( 84.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { key_0 trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { key_0 key_0~combout trigger_scope~4 trigger_scope~reg0 } { 0.000ns 0.000ns 6.607ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { int_50MHz_clock trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.092 ns" { int_50MHz_clock int_50MHz_clock~combout trigger_scope~reg0 } { 0.000ns 0.000ns 0.556ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { key_0 trigger_scope~4 trigger_scope~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { key_0 key_0~combout trigger_scope~4 trigger_scope~reg0 } { 0.000ns 0.000ns 6.607ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 17:46:35 2010 " "Info: Processing ended: Wed Aug 04 17:46:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
