// Seed: 2223613705
module module_0 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4
);
  parameter id_6 = -1 & -1;
  assign module_1.id_7 = 0;
  assign id_1 = id_4;
  logic id_7;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd67,
    parameter id_12 = 32'd39,
    parameter id_14 = 32'd19,
    parameter id_23 = 32'd93,
    parameter id_24 = 32'd9,
    parameter id_5  = 32'd48,
    parameter id_8  = 32'd54
) (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 _id_5,
    input wand id_6,
    output supply1 id_7[-1 : id_12],
    input wand _id_8,
    output tri1 id_9,
    output wor id_10,
    input wor _id_11,
    input wand _id_12,
    output supply1 id_13,
    input tri _id_14,
    output wire id_15,
    output tri id_16,
    output uwire id_17,
    output tri1 id_18,
    input wor id_19,
    input uwire id_20,
    output tri1 id_21
);
  localparam id_23 = {-1'd0};
  reg _id_24, id_25;
  assign id_3 = id_24;
  assign #id_26 id_15 = id_23;
  wire id_27;
  logic [7:0][(  -1  ) : id_8  ?  id_5 : (  1 'd0 )] id_28;
  assign id_28[(id_14)] = !{-1{""}};
  wire [id_24 : id_11  .  id_23  *  -1] id_29;
  always id_25 = -1;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_19,
      id_4,
      id_1
  );
  wire id_30;
  ;
  assign id_3 = id_29;
endmodule
