
---------- Begin Simulation Statistics ----------
final_tick                               81939941257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62757                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791944                       # Number of bytes of host memory used
host_op_rate                                   100659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   159.35                       # Real time elapsed on the host
host_tick_rate                               18030039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002873                       # Number of seconds simulated
sim_ticks                                  2873000000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       650576                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20681                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       862229                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       498975                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       650576                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       151601                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          945772                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40943                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2965                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092294                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120843                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20708                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1259277                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1255932                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5564055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.882694                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.109962                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1293489     23.25%     23.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1876583     33.73%     56.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       419923      7.55%     64.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       203450      3.66%     68.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       151209      2.72%     70.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       169600      3.05%     73.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       148033      2.66%     76.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42491      0.76%     77.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1259277     22.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5564055                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.574598                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.574598                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2829074                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17649472                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           554530                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1567593                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20930                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        760421                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3695371                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    62                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412136                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    74                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              945772                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            856602                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4839659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10970543                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41860                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.164597                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       539918                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.909256                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5732556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.121538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.531199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2922974     50.99%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           133882      2.34%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103391      1.80%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149396      2.61%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179453      3.13%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           342472      5.97%     66.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169547      2.96%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193440      3.37%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1538001     26.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5732556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747771                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369682                       # number of floating regfile writes
system.switch_cpus.idleCycles                   13423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34345                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781671                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.921033                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5102307                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412136                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          155529                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3723279                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429496                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17295473                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690171                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34987                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16784193                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         85113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20930                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         85478                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          225                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       379889                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117650                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31295                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          267                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26957999                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16766261                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498495                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13438418                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.917912                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16773296                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29048899                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13101347                       # number of integer regfile writes
system.switch_cpus.ipc                       1.740347                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.740347                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100136      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10414012     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86974      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35003      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343119      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129559      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161183      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63351      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138969      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           49      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176461      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23343      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13131      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3418269     20.32%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413721      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       280338      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          476      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16819186                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587418                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3153140                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547733                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1903948                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              197317                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011732                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118178     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            140      0.07%     59.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3294      1.67%     61.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            36      0.02%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2423      1.23%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9851      4.99%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56210     28.49%     96.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           607      0.31%     96.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6578      3.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15328949                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36490365                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15218528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16647685                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17295468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16819186                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            5                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1255897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75266                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1772950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5732556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.933977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.315219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1170765     20.42%     20.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       633100     11.04%     31.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       891361     15.55%     47.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       841133     14.67%     61.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       726450     12.67%     74.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       615132     10.73%     85.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       342792      5.98%     91.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       252831      4.41%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       258992      4.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5732556                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.927123                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              856630                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       353284                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       265951                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3723279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6738019                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5745979                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          289378                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         147079                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           871513                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         598363                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2917                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54986806                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17530744                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22503614                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2000341                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1555595                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20930                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2550386                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1770892                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3017956                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30076278                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4153270                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21600176                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34759999                       # The number of ROB writes
system.switch_cpus.timesIdled                     181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50541                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7057                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3341                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1546                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4975                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       668672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       668672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  668672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7107                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27639000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37753250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2873000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          265                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2841920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2883904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10509                       # Total snoops (count)
system.tol2bus.snoopTraffic                    213824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.395522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29298     80.59%     80.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7057     19.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36355                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44483000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38172499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            585998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          231                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18508                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18739                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          231                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18508                       # number of overall hits
system.l2.overall_hits::total                   18739                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6941                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7107                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          159                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6941                       # number of overall misses
system.l2.overall_misses::total                  7107                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    541038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        554624500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    541038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       554624500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25846                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25846                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.407692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.272742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.407692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.272742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85446.540881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77948.206310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78039.186717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85446.540881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77948.206310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78039.186717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3341                       # number of writebacks
system.l2.writebacks::total                      3341                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    471628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    483624500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    471628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    483624500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.407692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.272742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.407692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.272742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274704                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75446.540881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67948.206310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68116.126761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75446.540881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67948.206310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68116.126761                       # average overall mshr miss latency
system.l2.replacements                          10509                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          265                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              265                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          265                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14345                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4975                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    379554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     379554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.257467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76307.599517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76292.261307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    329814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    329814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.257467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66307.599517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66307.599517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.407692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85446.540881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84912.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.407692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75446.540881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75446.540881                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    161484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    161484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.320881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.321434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82096.847992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81888.691684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    141814500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    141814500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.320881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72096.847992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72096.847992                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1634.673322                       # Cycle average of tags in use
system.l2.tags.total_refs                       20477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10509                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.948520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     294.316891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.056048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.364192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    62.767424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1274.168768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.143709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.030648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.622153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.798180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1795                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1263                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.876465                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    113386                       # Number of tag accesses
system.l2.tags.data_accesses                   113386                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       444224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             454848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       213824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          213824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3341                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             22276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            133658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3541942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    154620258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158318134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        22276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3541942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3564219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74425339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74425339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74425339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            22276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           133658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3541942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    154620258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232743474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000482624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3341                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     72553000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               196584250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10967.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29717.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.924528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.484133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.489834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          803     31.56%     31.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          846     33.25%     64.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          358     14.07%     78.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          221      8.69%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           75      2.95%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.12%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      1.73%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.73%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           99      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.454054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.281661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.018994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            168     90.81%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           14      7.57%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.621622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.593666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     23.78%     23.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.62%     25.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              119     64.32%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      9.19%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 423360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  208640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  454400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               213824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       147.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2872779000                       # Total gap between requests
system.mem_ctrls.avgGap                     275144.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       413184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       208640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3541942.220675252378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 143816219.979115903378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72620953.706926554441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3341                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5435750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    191148500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  65956920500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34187.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27539.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19741670.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8282400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4394610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18278400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5131260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     226187520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        930411000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        319701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1512386790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.413780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822455250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     95680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1954854250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9917460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5259870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            28952700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11885940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     226187520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        864465420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        375235680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1521904590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.726624                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    967329500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     95680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1809980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2872989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856154                       # number of overall hits
system.cpu.icache.overall_hits::total          856169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     18790000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18790000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     18790000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18790000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       856602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       856618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       856602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       856618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000523                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000523                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000524                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 41941.964286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41848.552339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 41941.964286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41848.552339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          265                       # number of writebacks
system.cpu.icache.writebacks::total               265                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16621500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16621500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16621500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16621500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42619.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42619.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42619.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42619.230769                       # average overall mshr miss latency
system.cpu.icache.replacements                    265                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     18790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18790000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       856602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       856618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000523                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 41941.964286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41848.552339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16621500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16621500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42619.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42619.230769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            172.407547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1713627                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1713627                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4686861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4686862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4686861                       # number of overall hits
system.cpu.dcache.overall_hits::total         4686862                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26739                       # number of overall misses
system.cpu.dcache.overall_misses::total         26745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    836998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    836998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    836998500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    836998500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4713600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4713607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4713600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4713607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31302.535622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31295.513180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31302.535622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31295.513180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               264                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.670455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18951                       # number of writebacks
system.cpu.dcache.writebacks::total             18951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25449                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    774134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    774134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    774134000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    774134000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005399                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30419.034147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30419.034147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30419.034147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30419.034147                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3308009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3308009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    258468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3315428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3315433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34838.657501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34815.193966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    214959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35066.721044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35066.721044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    578530500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    578530500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29944.642857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29943.093008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    559175000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    559175000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28944.303535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28944.303535                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939941257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2382442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.521163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9452668                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9452668                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81948442154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85621                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792996                       # Number of bytes of host memory used
host_op_rate                                   137342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   467.17                       # Real time elapsed on the host
host_tick_rate                               18196460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008501                       # Number of seconds simulated
sim_ticks                                  8500896500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1810217                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57691                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2586533                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1496065                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1810217                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       314152                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2827980                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118935                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6639                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42279111                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21358181                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57691                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3787945                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3629133                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16507401                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.915230                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.120809                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3756000     22.75%     22.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5611643     33.99%     56.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1214435      7.36%     64.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       592530      3.59%     67.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       445864      2.70%     70.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       512184      3.10%     73.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       450774      2.73%     76.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       136026      0.82%     77.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3787945     22.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16507401                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.566726                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.566726                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8342051                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52757275                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1647778                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4583918                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          58299                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2359731                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11061911                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    85                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4226132                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   181                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2827980                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2543805                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14358159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32781011                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          116598                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166334                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2575319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1615000                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.928091                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16991777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.145335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.531138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8583343     50.51%     50.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           403654      2.38%     52.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           319002      1.88%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           445601      2.62%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           548512      3.23%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1024822      6.03%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           502181      2.96%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           582164      3.43%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4582498     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16991777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8238419                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4102281                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        98458                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2342622                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.956001                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15271956                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4226132                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          453701                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11140728                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4271820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51751873                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11045824                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94362                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50257320                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        294448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          58299                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        295514                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          683                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1172811                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       327209                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79899                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80944236                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50208127                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497605                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40278225                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.953108                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50227939                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86999319                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39228749                       # number of integer regfile writes
system.switch_cpus.ipc                       1.764520                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.764520                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299628      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31178854     61.92%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260137      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103906      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025157      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388225      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483090      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189812      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419600      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          139      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531021      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69542      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38701      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10228351     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4230092      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840933      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1244      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50351680                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4760911                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9453792                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4639776                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5691498                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              594516                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011807                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          355447     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            473      0.08%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10200      1.72%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            54      0.01%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6843      1.15%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30131      5.07%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         167186     28.12%     95.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1535      0.26%     96.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        22646      3.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45885657                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109070011                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45568351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49690140                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51751870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50351680                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3629048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       234148                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5218413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16991777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.963297                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.325513                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3462203     20.38%     20.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1831863     10.78%     31.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2568297     15.11%     46.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2513635     14.79%     61.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2175803     12.81%     73.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1831987     10.78%     84.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1059097      6.23%     90.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       766547      4.51%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       782345      4.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16991777                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.961551                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2543805                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       974068                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       698631                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11140728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4271820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20167278                       # number of misc regfile reads
system.switch_cpus.numCycles                 17001793                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          861659                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         373695                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2617230                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1291267                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9632                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164584739                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52420640                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67333051                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5942137                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5010059                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          58299                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7512452                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5131004                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9041587                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89937854                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12845709                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64471454                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103990006                       # The number of ROB writes
system.switch_cpus.timesIdled                     301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160213                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          22481                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13419                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5473                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5798                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2072768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2072768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2072768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18968                       # Request fanout histogram
system.membus.reqLayer2.occupancy            98363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100975500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8500896500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          691                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           699                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18429                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9084800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9173760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           36209                       # Total snoops (count)
system.tol2bus.snoopTraffic                    858816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           116319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.193270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93838     80.67%     80.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22481     19.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             116319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143335500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119118000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1048999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          589                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        60553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    61142                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          589                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        60553                       # number of overall hits
system.l2.overall_hits::total                   61142                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          110                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        18858                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18968                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          110                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        18858                       # number of overall misses
system.l2.overall_misses::total                 18968                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1493273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1503185500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1493273000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1503185500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.157368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.237473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.236774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.157368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.237473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.236774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90113.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79185.120373                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79248.497469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90113.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79185.120373                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79248.497469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13419                       # number of writebacks
system.l2.writebacks::total                     13419                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        18858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        18858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18968                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1304693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1313505500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1304693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1313505500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.157368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.237473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.157368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.237473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.236774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80113.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69185.120373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69248.497469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80113.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69185.120373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69248.497469                       # average overall mshr miss latency
system.l2.replacements                          36209                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62538                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          691                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              691                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          691                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          691                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47812                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1025389500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1025389500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.215965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77857.972665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77857.972665                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    893689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    893689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.215965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67857.972665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67857.972665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.157368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90113.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90113.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.157368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80113.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80113.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    467883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    467883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.308644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.308644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82257.999297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82257.999297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    411003500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    411003500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.308644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.308644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72257.999297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72257.999297                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1986.676237                       # Cycle average of tags in use
system.l2.tags.total_refs                      183678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38197                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.808702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     450.931237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.151830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1519.593170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.220181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.741989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970057                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    356828                       # Number of tag accesses
system.l2.tags.data_accesses                   356828                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8500896500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1206912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1213952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       858816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          858816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        18858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       828148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    141974673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142802821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       828148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           828148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101026521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101026521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101026521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       828148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    141974673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            243829342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000540910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13419                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   155                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              537                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    210239500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   89295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               545095750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11772.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30522.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.506874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.596616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.721288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2323     30.13%     30.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2258     29.29%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1392     18.05%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          609      7.90%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          369      4.79%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      3.07%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          154      2.00%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          139      1.80%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7710                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.774236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.517204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.590150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             131     17.40%     17.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            181     24.04%     41.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           163     21.65%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           106     14.08%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            59      7.84%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      4.91%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            24      3.19%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      1.46%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      1.59%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             9      1.20%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.53%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.53%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.13%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.40%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.614874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.587792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              178     23.64%     23.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.46%     25.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              491     65.21%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      9.30%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.27%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1142976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  848896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1213952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               858816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       134.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8498732500                       # Total gap between requests
system.mem_ctrls.avgGap                     262411.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         7040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1135936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       848896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 828147.948866334162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 133625435.858441516757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99859585.397845968604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        18858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4267000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    540828750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 203630171250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38790.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28679.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15174764.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             23512020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12500730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            54999420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           22404240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     671186880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2797339410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        908690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4490633100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.254061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2337243250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5879733250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             31508820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             16758720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            72513840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46833840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     671186880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2688971010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        999948000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4527721110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.616896                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2573828750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5643147750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11373886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3399182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3399197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3399182                       # number of overall hits
system.cpu.icache.overall_hits::total         3399197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1225                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1225                       # number of overall misses
system.cpu.icache.overall_misses::total          1226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     38489500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38489500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     38489500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38489500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3400407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3400423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3400407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3400423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        31420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31394.371941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        31420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31394.371941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          956                       # number of writebacks
system.cpu.icache.writebacks::total               956                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     33799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     33799000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33799000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 31036.730946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31036.730946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 31036.730946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31036.730946                       # average overall mshr miss latency
system.cpu.icache.replacements                    956                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3399182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3399197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1225                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     38489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3400407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3400423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        31420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31394.371941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     33799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 31036.730946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31036.730946                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3400287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3119.529358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017496                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6801936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6801936                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18685306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18685307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18685306                       # number of overall hits
system.cpu.dcache.overall_hits::total        18685307                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109185                       # number of overall misses
system.cpu.dcache.overall_misses::total        109191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3264973993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3264973993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3264973993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3264973993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18794491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18794498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18794491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18794498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29903.136814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29901.493649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29903.136814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29901.493649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1042                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.231286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81489                       # number of writebacks
system.cpu.dcache.writebacks::total             81489                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104860                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3023713493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3023713493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3023713493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3023713493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28835.718987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28835.718987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28835.718987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28835.718987                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103842                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13175518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13175518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1006483500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006483500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13204400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13204405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34848.123399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34842.091598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    845576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    845576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34430.392117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34430.392117                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2258490493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2258490493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28124.609205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28124.258978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2178137493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2178137493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27124.662121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27124.662121                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81948442154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.140818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18790173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.182700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.140397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37693862                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37693862                       # Number of data accesses

---------- End Simulation Statistics   ----------
