set moduleName dense_2
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_2}
set C_modelType { void 0 }
set C_modelArgList {
	{ dense_1_out_0_V_rea int 14 regular  }
	{ dense_1_out_1_V_rea int 14 regular  }
	{ dense_1_out_2_V_rea int 14 regular  }
	{ dense_1_out_3_V_rea int 14 regular  }
	{ dense_1_out_4_V_rea int 14 regular  }
	{ dense_1_out_5_V_rea int 14 regular  }
	{ dense_1_out_6_V_rea int 14 regular  }
	{ dense_1_out_7_V_rea int 14 regular  }
	{ dense_1_out_8_V_rea int 14 regular  }
	{ dense_1_out_9_V_rea int 14 regular  }
	{ dense_1_out_10_V_re int 14 regular  }
	{ dense_1_out_11_V_re int 14 regular  }
	{ dense_1_out_12_V_re int 14 regular  }
	{ dense_1_out_13_V_re int 14 regular  }
	{ dense_1_out_14_V_re int 14 regular  }
	{ dense_1_out_15_V_re int 14 regular  }
	{ dense_1_out_16_V_re int 14 regular  }
	{ dense_1_out_17_V_re int 14 regular  }
	{ dense_1_out_18_V_re int 14 regular  }
	{ dense_1_out_19_V_re int 14 regular  }
	{ dense_1_out_20_V_re int 14 regular  }
	{ dense_1_out_21_V_re int 14 regular  }
	{ dense_1_out_22_V_re int 14 regular  }
	{ dense_1_out_23_V_re int 14 regular  }
	{ dense_1_out_24_V_re int 14 regular  }
	{ dense_1_out_25_V_re int 14 regular  }
	{ dense_1_out_26_V_re int 14 regular  }
	{ dense_1_out_27_V_re int 14 regular  }
	{ dense_1_out_28_V_re int 14 regular  }
	{ dense_1_out_29_V_re int 14 regular  }
	{ dense_1_out_30_V_re int 14 regular  }
	{ dense_1_out_31_V_re int 14 regular  }
	{ dense_1_out_32_V_re int 14 regular  }
	{ dense_1_out_33_V_re int 14 regular  }
	{ dense_1_out_34_V_re int 14 regular  }
	{ dense_1_out_35_V_re int 14 regular  }
	{ dense_1_out_36_V_re int 14 regular  }
	{ dense_1_out_37_V_re int 14 regular  }
	{ dense_1_out_38_V_re int 14 regular  }
	{ dense_1_out_39_V_re int 14 regular  }
	{ dense_1_out_40_V_re int 14 regular  }
	{ dense_1_out_41_V_re int 14 regular  }
	{ dense_1_out_42_V_re int 14 regular  }
	{ dense_1_out_43_V_re int 14 regular  }
	{ dense_1_out_44_V_re int 14 regular  }
	{ dense_1_out_45_V_re int 14 regular  }
	{ dense_1_out_46_V_re int 14 regular  }
	{ dense_1_out_47_V_re int 14 regular  }
	{ dense_1_out_48_V_re int 14 regular  }
	{ dense_1_out_49_V_re int 14 regular  }
	{ dense_2_out_V int 13 regular {array 30 { 0 3 } 0 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "dense_1_out_0_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_1_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_2_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_3_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_4_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_5_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_6_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_7_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_8_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_9_V_rea", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_10_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_11_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_12_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_13_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_14_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_15_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_16_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_17_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_18_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_19_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_20_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_21_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_22_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_23_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_24_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_25_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_26_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_27_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_28_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_29_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_30_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_31_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_32_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_33_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_34_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_35_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_36_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_37_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_38_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_39_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_40_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_41_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_42_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_43_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_44_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_45_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_46_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_47_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_48_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_1_out_49_V_re", "interface" : "wire", "bitwidth" : 14, "direction" : "READONLY"} , 
 	{ "Name" : "dense_2_out_V", "interface" : "memory", "bitwidth" : 13, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 60
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ dense_1_out_0_V_rea sc_in sc_lv 14 signal 0 } 
	{ dense_1_out_1_V_rea sc_in sc_lv 14 signal 1 } 
	{ dense_1_out_2_V_rea sc_in sc_lv 14 signal 2 } 
	{ dense_1_out_3_V_rea sc_in sc_lv 14 signal 3 } 
	{ dense_1_out_4_V_rea sc_in sc_lv 14 signal 4 } 
	{ dense_1_out_5_V_rea sc_in sc_lv 14 signal 5 } 
	{ dense_1_out_6_V_rea sc_in sc_lv 14 signal 6 } 
	{ dense_1_out_7_V_rea sc_in sc_lv 14 signal 7 } 
	{ dense_1_out_8_V_rea sc_in sc_lv 14 signal 8 } 
	{ dense_1_out_9_V_rea sc_in sc_lv 14 signal 9 } 
	{ dense_1_out_10_V_re sc_in sc_lv 14 signal 10 } 
	{ dense_1_out_11_V_re sc_in sc_lv 14 signal 11 } 
	{ dense_1_out_12_V_re sc_in sc_lv 14 signal 12 } 
	{ dense_1_out_13_V_re sc_in sc_lv 14 signal 13 } 
	{ dense_1_out_14_V_re sc_in sc_lv 14 signal 14 } 
	{ dense_1_out_15_V_re sc_in sc_lv 14 signal 15 } 
	{ dense_1_out_16_V_re sc_in sc_lv 14 signal 16 } 
	{ dense_1_out_17_V_re sc_in sc_lv 14 signal 17 } 
	{ dense_1_out_18_V_re sc_in sc_lv 14 signal 18 } 
	{ dense_1_out_19_V_re sc_in sc_lv 14 signal 19 } 
	{ dense_1_out_20_V_re sc_in sc_lv 14 signal 20 } 
	{ dense_1_out_21_V_re sc_in sc_lv 14 signal 21 } 
	{ dense_1_out_22_V_re sc_in sc_lv 14 signal 22 } 
	{ dense_1_out_23_V_re sc_in sc_lv 14 signal 23 } 
	{ dense_1_out_24_V_re sc_in sc_lv 14 signal 24 } 
	{ dense_1_out_25_V_re sc_in sc_lv 14 signal 25 } 
	{ dense_1_out_26_V_re sc_in sc_lv 14 signal 26 } 
	{ dense_1_out_27_V_re sc_in sc_lv 14 signal 27 } 
	{ dense_1_out_28_V_re sc_in sc_lv 14 signal 28 } 
	{ dense_1_out_29_V_re sc_in sc_lv 14 signal 29 } 
	{ dense_1_out_30_V_re sc_in sc_lv 14 signal 30 } 
	{ dense_1_out_31_V_re sc_in sc_lv 14 signal 31 } 
	{ dense_1_out_32_V_re sc_in sc_lv 14 signal 32 } 
	{ dense_1_out_33_V_re sc_in sc_lv 14 signal 33 } 
	{ dense_1_out_34_V_re sc_in sc_lv 14 signal 34 } 
	{ dense_1_out_35_V_re sc_in sc_lv 14 signal 35 } 
	{ dense_1_out_36_V_re sc_in sc_lv 14 signal 36 } 
	{ dense_1_out_37_V_re sc_in sc_lv 14 signal 37 } 
	{ dense_1_out_38_V_re sc_in sc_lv 14 signal 38 } 
	{ dense_1_out_39_V_re sc_in sc_lv 14 signal 39 } 
	{ dense_1_out_40_V_re sc_in sc_lv 14 signal 40 } 
	{ dense_1_out_41_V_re sc_in sc_lv 14 signal 41 } 
	{ dense_1_out_42_V_re sc_in sc_lv 14 signal 42 } 
	{ dense_1_out_43_V_re sc_in sc_lv 14 signal 43 } 
	{ dense_1_out_44_V_re sc_in sc_lv 14 signal 44 } 
	{ dense_1_out_45_V_re sc_in sc_lv 14 signal 45 } 
	{ dense_1_out_46_V_re sc_in sc_lv 14 signal 46 } 
	{ dense_1_out_47_V_re sc_in sc_lv 14 signal 47 } 
	{ dense_1_out_48_V_re sc_in sc_lv 14 signal 48 } 
	{ dense_1_out_49_V_re sc_in sc_lv 14 signal 49 } 
	{ dense_2_out_V_address0 sc_out sc_lv 5 signal 50 } 
	{ dense_2_out_V_ce0 sc_out sc_logic 1 signal 50 } 
	{ dense_2_out_V_we0 sc_out sc_logic 1 signal 50 } 
	{ dense_2_out_V_d0 sc_out sc_lv 13 signal 50 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "dense_1_out_0_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_0_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_1_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_1_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_2_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_2_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_3_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_3_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_4_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_4_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_5_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_5_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_6_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_6_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_7_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_7_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_8_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_8_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_9_V_rea", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_9_V_rea", "role": "default" }} , 
 	{ "name": "dense_1_out_10_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_10_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_11_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_11_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_12_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_12_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_13_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_13_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_14_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_14_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_15_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_15_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_16_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_16_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_17_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_17_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_18_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_18_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_19_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_19_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_20_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_20_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_21_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_21_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_22_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_22_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_23_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_23_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_24_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_24_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_25_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_25_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_26_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_26_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_27_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_27_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_28_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_28_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_29_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_29_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_30_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_30_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_31_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_31_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_32_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_32_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_33_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_33_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_34_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_34_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_35_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_35_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_36_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_36_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_37_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_37_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_38_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_38_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_39_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_39_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_40_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_40_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_41_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_41_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_42_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_42_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_43_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_43_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_44_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_44_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_45_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_45_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_46_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_46_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_47_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_47_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_48_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_48_V_re", "role": "default" }} , 
 	{ "name": "dense_1_out_49_V_re", "direction": "in", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "dense_1_out_49_V_re", "role": "default" }} , 
 	{ "name": "dense_2_out_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":5, "type": "signal", "bundle":{"name": "dense_2_out_V", "role": "address0" }} , 
 	{ "name": "dense_2_out_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "dense_2_out_V", "role": "ce0" }} , 
 	{ "name": "dense_2_out_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "dense_2_out_V", "role": "we0" }} , 
 	{ "name": "dense_2_out_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "dense_2_out_V", "role": "d0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "3091", "EstimateLatencyMax" : "3091",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "dense_1_out_0_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_1_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_2_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_3_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_4_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_5_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_6_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_7_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_8_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_9_V_rea", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_10_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_11_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_12_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_13_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_14_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_15_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_16_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_17_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_18_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_19_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_20_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_21_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_22_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_23_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_24_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_25_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_26_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_27_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_28_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_29_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_30_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_31_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_32_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_33_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_34_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_35_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_36_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_37_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_38_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_39_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_40_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_41_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_42_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_43_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_44_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_45_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_46_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_47_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_48_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_1_out_49_V_re", "Type" : "None", "Direction" : "I"},
			{"Name" : "dense_2_out_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "dense_2_weights_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "dense_2_bias_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.dense_2_weights_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.dense_2_bias_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.cnn_mux_506_14_1_1_U604", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.cnn_mac_muladd_14bgk_U605", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_2 {
		dense_1_out_0_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_1_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_2_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_3_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_4_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_5_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_6_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_7_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_8_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_9_V_rea {Type I LastRead 0 FirstWrite -1}
		dense_1_out_10_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_11_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_12_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_13_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_14_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_15_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_16_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_17_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_18_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_19_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_20_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_21_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_22_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_23_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_24_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_25_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_26_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_27_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_28_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_29_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_30_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_31_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_32_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_33_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_34_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_35_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_36_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_37_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_38_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_39_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_40_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_41_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_42_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_43_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_44_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_45_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_46_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_47_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_48_V_re {Type I LastRead 0 FirstWrite -1}
		dense_1_out_49_V_re {Type I LastRead 0 FirstWrite -1}
		dense_2_out_V {Type O LastRead -1 FirstWrite 3}
		dense_2_weights_V {Type I LastRead -1 FirstWrite -1}
		dense_2_bias_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "3091", "Max" : "3091"}
	, {"Name" : "Interval", "Min" : "3091", "Max" : "3091"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	dense_1_out_0_V_rea { ap_none {  { dense_1_out_0_V_rea in_data 0 14 } } }
	dense_1_out_1_V_rea { ap_none {  { dense_1_out_1_V_rea in_data 0 14 } } }
	dense_1_out_2_V_rea { ap_none {  { dense_1_out_2_V_rea in_data 0 14 } } }
	dense_1_out_3_V_rea { ap_none {  { dense_1_out_3_V_rea in_data 0 14 } } }
	dense_1_out_4_V_rea { ap_none {  { dense_1_out_4_V_rea in_data 0 14 } } }
	dense_1_out_5_V_rea { ap_none {  { dense_1_out_5_V_rea in_data 0 14 } } }
	dense_1_out_6_V_rea { ap_none {  { dense_1_out_6_V_rea in_data 0 14 } } }
	dense_1_out_7_V_rea { ap_none {  { dense_1_out_7_V_rea in_data 0 14 } } }
	dense_1_out_8_V_rea { ap_none {  { dense_1_out_8_V_rea in_data 0 14 } } }
	dense_1_out_9_V_rea { ap_none {  { dense_1_out_9_V_rea in_data 0 14 } } }
	dense_1_out_10_V_re { ap_none {  { dense_1_out_10_V_re in_data 0 14 } } }
	dense_1_out_11_V_re { ap_none {  { dense_1_out_11_V_re in_data 0 14 } } }
	dense_1_out_12_V_re { ap_none {  { dense_1_out_12_V_re in_data 0 14 } } }
	dense_1_out_13_V_re { ap_none {  { dense_1_out_13_V_re in_data 0 14 } } }
	dense_1_out_14_V_re { ap_none {  { dense_1_out_14_V_re in_data 0 14 } } }
	dense_1_out_15_V_re { ap_none {  { dense_1_out_15_V_re in_data 0 14 } } }
	dense_1_out_16_V_re { ap_none {  { dense_1_out_16_V_re in_data 0 14 } } }
	dense_1_out_17_V_re { ap_none {  { dense_1_out_17_V_re in_data 0 14 } } }
	dense_1_out_18_V_re { ap_none {  { dense_1_out_18_V_re in_data 0 14 } } }
	dense_1_out_19_V_re { ap_none {  { dense_1_out_19_V_re in_data 0 14 } } }
	dense_1_out_20_V_re { ap_none {  { dense_1_out_20_V_re in_data 0 14 } } }
	dense_1_out_21_V_re { ap_none {  { dense_1_out_21_V_re in_data 0 14 } } }
	dense_1_out_22_V_re { ap_none {  { dense_1_out_22_V_re in_data 0 14 } } }
	dense_1_out_23_V_re { ap_none {  { dense_1_out_23_V_re in_data 0 14 } } }
	dense_1_out_24_V_re { ap_none {  { dense_1_out_24_V_re in_data 0 14 } } }
	dense_1_out_25_V_re { ap_none {  { dense_1_out_25_V_re in_data 0 14 } } }
	dense_1_out_26_V_re { ap_none {  { dense_1_out_26_V_re in_data 0 14 } } }
	dense_1_out_27_V_re { ap_none {  { dense_1_out_27_V_re in_data 0 14 } } }
	dense_1_out_28_V_re { ap_none {  { dense_1_out_28_V_re in_data 0 14 } } }
	dense_1_out_29_V_re { ap_none {  { dense_1_out_29_V_re in_data 0 14 } } }
	dense_1_out_30_V_re { ap_none {  { dense_1_out_30_V_re in_data 0 14 } } }
	dense_1_out_31_V_re { ap_none {  { dense_1_out_31_V_re in_data 0 14 } } }
	dense_1_out_32_V_re { ap_none {  { dense_1_out_32_V_re in_data 0 14 } } }
	dense_1_out_33_V_re { ap_none {  { dense_1_out_33_V_re in_data 0 14 } } }
	dense_1_out_34_V_re { ap_none {  { dense_1_out_34_V_re in_data 0 14 } } }
	dense_1_out_35_V_re { ap_none {  { dense_1_out_35_V_re in_data 0 14 } } }
	dense_1_out_36_V_re { ap_none {  { dense_1_out_36_V_re in_data 0 14 } } }
	dense_1_out_37_V_re { ap_none {  { dense_1_out_37_V_re in_data 0 14 } } }
	dense_1_out_38_V_re { ap_none {  { dense_1_out_38_V_re in_data 0 14 } } }
	dense_1_out_39_V_re { ap_none {  { dense_1_out_39_V_re in_data 0 14 } } }
	dense_1_out_40_V_re { ap_none {  { dense_1_out_40_V_re in_data 0 14 } } }
	dense_1_out_41_V_re { ap_none {  { dense_1_out_41_V_re in_data 0 14 } } }
	dense_1_out_42_V_re { ap_none {  { dense_1_out_42_V_re in_data 0 14 } } }
	dense_1_out_43_V_re { ap_none {  { dense_1_out_43_V_re in_data 0 14 } } }
	dense_1_out_44_V_re { ap_none {  { dense_1_out_44_V_re in_data 0 14 } } }
	dense_1_out_45_V_re { ap_none {  { dense_1_out_45_V_re in_data 0 14 } } }
	dense_1_out_46_V_re { ap_none {  { dense_1_out_46_V_re in_data 0 14 } } }
	dense_1_out_47_V_re { ap_none {  { dense_1_out_47_V_re in_data 0 14 } } }
	dense_1_out_48_V_re { ap_none {  { dense_1_out_48_V_re in_data 0 14 } } }
	dense_1_out_49_V_re { ap_none {  { dense_1_out_49_V_re in_data 0 14 } } }
	dense_2_out_V { ap_memory {  { dense_2_out_V_address0 mem_address 1 5 }  { dense_2_out_V_ce0 mem_ce 1 1 }  { dense_2_out_V_we0 mem_we 1 1 }  { dense_2_out_V_d0 mem_din 1 13 } } }
}
