//! Tests for the FXSAVE64 and FXRSTOR64 instructions.
//!
//! FXSAVE64/FXRSTOR64 - Save and Restore x87 FPU, MMX, and SSE State (64-bit mode)
//!
//! These are the 64-bit mode variants of FXSAVE/FXRSTOR. In 64-bit mode,
//! the default operand size is 64 bits, which affects the saved FIP and FDP.
//!
//! Memory layout differences in 64-bit mode:
//! - Bytes 0-1: FCW (FPU Control Word)
//! - Bytes 2-3: FSW (FPU Status Word)
//! - Bytes 4: FTW (abridged FPU Tag Word)
//! - Bytes 8-15: FIP[63:0] (64-bit Instruction Pointer)
//! - Bytes 16-23: FDP[63:0] (64-bit Data Pointer)
//! - Bytes 24-27: MXCSR
//! - Bytes 28-31: MXCSR_MASK
//! - Bytes 32-159: ST0-ST7
//! - Bytes 160-415: XMM0-XMM15 (in 64-bit mode)
//!
//! Opcodes:
//! - FXSAVE64: REX.W + 0F AE /0
//! - FXRSTOR64: REX.W + 0F AE /1
//!
//! Reference: /Users/int/dev/rax/docs/fxsave64.txt

use crate::common::{run_until_hlt, setup_vm};
use vm_memory::{Bytes, GuestAddress};

fn write_u16(mem: &vm_memory::GuestMemoryMmap, addr: u64, val: u16) {
    mem.write_slice(&val.to_le_bytes(), GuestAddress(addr)).unwrap();
}

fn read_u16(mem: &vm_memory::GuestMemoryMmap, addr: u64) -> u16 {
    let mut buf = [0u8; 2];
    mem.read_slice(&mut buf, GuestAddress(addr)).unwrap();
    u16::from_le_bytes(buf)
}

fn write_f64(mem: &vm_memory::GuestMemoryMmap, addr: u64, val: f64) {
    mem.write_slice(&val.to_le_bytes(), GuestAddress(addr)).unwrap();
}

fn read_f64(mem: &vm_memory::GuestMemoryMmap, addr: u64) -> f64 {
    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(addr)).unwrap();
    f64::from_le_bytes(buf)
}

const FXSAVE_FCW: u64 = 0;
const FXSAVE_FSW: u64 = 2;
const FXSAVE_FTW: u64 = 4;

#[test]
fn test_fxsave64_basic() {
    let code = [
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,  // FXSAVE64 [0x2000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    run_until_hlt(&mut vcpu).unwrap();

    let fcw = read_u16(&mem, 0x2000 + FXSAVE_FCW);
    assert!(fcw < 0xFFFF, "FCW should be valid after FXSAVE64");
}

#[test]
fn test_fxsave64_with_fpu_data() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDD, 0x1C, 0x25, 0x10, 0x20, 0x00, 0x00,              // FSTP qword [0x2010]
        0xDD, 0x1C, 0x25, 0x18, 0x20, 0x00, 0x00,              // FSTP qword [0x2018]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);
    write_f64(&mem, 0x2008, 2.5);

    run_until_hlt(&mut vcpu).unwrap();

    let fcw = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    let fsw = read_u16(&mem, 0x3000 + FXSAVE_FSW);
    assert!(fcw < 0xFFFF, "FCW should be saved");
    assert!(fsw < 0xFFFF, "FSW should be saved");
}

#[test]
fn test_fxsave64_saves_control_word() {
    let code = [
        0xDD, 0x2C, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLDCW [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x2000, 0x037F);

    run_until_hlt(&mut vcpu).unwrap();

    let saved_cw = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    assert_eq!(saved_cw, 0x037F, "FCW should be saved correctly");
}

#[test]
fn test_fxrstor64_basic() {
    let code = [
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xD9, 0x3C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FNSTCW [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x3000 + FXSAVE_FCW, 0x037F);

    run_until_hlt(&mut vcpu).unwrap();

    let cw = read_u16(&mem, 0x4000);
    assert!(cw < 0xFFFF, "Control word should be valid after FXRSTOR64");
}

#[test]
fn test_fxsave64_fxrstor64_roundtrip() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4008);
    assert_eq!(result, 1.5, "Value should be preserved through FXSAVE64/FXRSTOR64");
}

#[test]
fn test_fxsave64_fxrstor64_multiple_values() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x10, 0x40, 0x00, 0x00,              // FSTP qword [0x4010]
        0xDD, 0x1C, 0x25, 0x18, 0x40, 0x00, 0x00,              // FSTP qword [0x4018]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);
    write_f64(&mem, 0x2008, 2.5);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4010);
    let v2 = read_f64(&mem, 0x4018);
    assert_eq!(v1, 2.5, "Second value should be popped first");
    assert_eq!(v2, 1.5, "First value should be popped second");
}

#[test]
fn test_fxsave64_multiple_areas() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x31, 0x00, 0x00,  // FXSAVE64 [0x3100]
        0xDD, 0x1C, 0x25, 0x08, 0x30, 0x00, 0x00,              // FSTP qword [0x3008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 2.5);

    run_until_hlt(&mut vcpu).unwrap();

    let fcw1 = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    let fcw2 = read_u16(&mem, 0x3100 + FXSAVE_FCW);
    assert_eq!(fcw1, fcw2, "Multiple FXSAVE64 should save identical state");
}

#[test]
fn test_fxrstor64_from_prepared_area() {
    let code = [
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x20, 0x00, 0x00,  // FXRSTOR64 [0x2000]
        0xD9, 0x3C, 0x25, 0x00, 0x30, 0x00, 0x00,              // FNSTCW [0x3000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x2000 + FXSAVE_FCW, 0x037F);
    write_u16(&mem, 0x2000 + FXSAVE_FSW, 0x0000);

    run_until_hlt(&mut vcpu).unwrap();

    let cw = read_u16(&mem, 0x3000);
    assert_eq!(cw, 0x037F, "Control word should be restored from prepared area");
}

#[test]
fn test_fxsave64_after_arithmetic() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0xDE, 0xC1,                                              // FADDP
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDD, 0x1C, 0x25, 0x10, 0x30, 0x00, 0x00,              // FSTP qword [0x3010]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 2.5);
    write_f64(&mem, 0x2008, 3.5);

    run_until_hlt(&mut vcpu).unwrap();

    let fsw = read_u16(&mem, 0x3000 + FXSAVE_FSW);
    assert!(fsw < 0xFFFF, "FSW should be saved after arithmetic");
}

#[test]
fn test_fxrstor64_then_arithmetic() {
    let code = [
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x20, 0x00, 0x00,  // FXRSTOR64 [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0xDE, 0xC1,                                              // FADDP
        0xDD, 0x1C, 0x25, 0x00, 0x30, 0x00, 0x00,              // FSTP qword [0x3000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x2000 + FXSAVE_FCW, 0x037F);
    write_u16(&mem, 0x2000 + FXSAVE_FSW, 0x0000);
    write_f64(&mem, 0x2008, 1.5);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x3000);
    assert_eq!(result, 1.5, "Arithmetic should work after FXRSTOR64");
}

#[test]
fn test_sequential_fxsave64() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x32, 0x00, 0x00,  // FXSAVE64 [0x3200]
        0xDD, 0x1C, 0x25, 0x08, 0x30, 0x00, 0x00,              // FSTP qword [0x3008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);

    run_until_hlt(&mut vcpu).unwrap();

    let fcw1 = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    let fcw2 = read_u16(&mem, 0x3200 + FXSAVE_FCW);
    assert_eq!(fcw1, fcw2, "Multiple FXSAVE64 should produce identical results");
}

#[test]
fn test_fxsave64_fxrstor64_complete_flow() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0xDD, 0x04, 0x25, 0x10, 0x20, 0x00, 0x00,              // FLD qword [0x2010]
        0xDD, 0x1C, 0x25, 0x18, 0x20, 0x00, 0x00,              // FSTP qword [0x2018]
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x20, 0x40, 0x00, 0x00,              // FSTP qword [0x4020]
        0xDD, 0x1C, 0x25, 0x28, 0x40, 0x00, 0x00,              // FSTP qword [0x4028]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);
    write_f64(&mem, 0x2008, 2.5);
    write_f64(&mem, 0x2010, 99.0);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4020);
    let v2 = read_f64(&mem, 0x4028);
    assert_eq!(v1, 2.5, "Second restored value should be 2.5");
    assert_eq!(v2, 1.5, "First restored value should be 1.5");
}

#[test]
fn test_fxsave64_fxrstor64_multiple_cycles() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x32, 0x00, 0x00,  // FXSAVE64 [0x3200]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x32, 0x00, 0x00,  // FXRSTOR64 [0x3200]
        0xDD, 0x1C, 0x25, 0x10, 0x40, 0x00, 0x00,              // FSTP qword [0x4010]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1.5);
    write_f64(&mem, 0x2008, 2.5);

    run_until_hlt(&mut vcpu).unwrap();

    let r1 = read_f64(&mem, 0x4008);
    let r2 = read_f64(&mem, 0x4010);
    assert_eq!(r1, 1.5, "First cycle result");
    assert_eq!(r2, 2.5, "Second cycle result");
}

#[test]
fn test_fxsave64_preserves_control_precision() {
    let code = [
        0xDD, 0x2C, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLDCW [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x2000, 0x037F);

    run_until_hlt(&mut vcpu).unwrap();

    let saved_cw = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    let precision = (saved_cw >> 8) & 0x3;
    assert_eq!(precision, 0x3, "Precision should be saved as 64-bit");
}

#[test]
fn test_fxsave64_preserves_control_rounding() {
    let code = [
        0xDD, 0x2C, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLDCW [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_u16(&mem, 0x2000, 0x037F);

    run_until_hlt(&mut vcpu).unwrap();

    let saved_cw = read_u16(&mem, 0x3000 + FXSAVE_FCW);
    let rounding = (saved_cw >> 10) & 0x3;
    assert_eq!(rounding, 0x0, "Rounding should be saved as nearest");
}

#[test]
fn test_fxsave64_different_control_words() {
    let test_cws = vec![0x037F, 0x027F, 0x0C7F];

    for test_cw in test_cws {
        let code = [
            0xDD, 0x2C, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLDCW [0x2000]
            0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
            0xF4,                                                    // HLT
        ];

        let (mut vcpu, mem) = setup_vm(&code, None);
        write_u16(&mem, 0x2000, test_cw);

        run_until_hlt(&mut vcpu).unwrap();

        let saved_cw = read_u16(&mem, 0x3000 + FXSAVE_FCW);
        assert_eq!(saved_cw, test_cw, "Control word 0x{:04X} should be saved", test_cw);
    }
}

#[test]
fn test_fxsave64_with_infinity() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, f64::INFINITY);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4008);
    assert_eq!(result, f64::INFINITY);
}

#[test]
fn test_fxrstor64_with_saved_infinity() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, f64::NEG_INFINITY);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4008);
    assert_eq!(result, f64::NEG_INFINITY);
}

#[test]
fn test_fxsave64_with_constants() {
    let code = [
        0xD9, 0xEB,                                              // FLDPI
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4000);
    assert!((result - std::f64::consts::PI).abs() < 1e-15);
}

#[test]
fn test_fxsave64_stack_depth() {
    let code = [
        0xD9, 0xE8,                                              // FLD1
        0xD9, 0xE8,                                              // FLD1
        0xD9, 0xE8,                                              // FLD1
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xDD, 0x1C, 0x25, 0x10, 0x40, 0x00, 0x00,              // FSTP qword [0x4010]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4000);
    let v2 = read_f64(&mem, 0x4008);
    let v3 = read_f64(&mem, 0x4010);
    assert_eq!(v1, 1.0);
    assert_eq!(v2, 1.0);
    assert_eq!(v3, 1.0);
}

#[test]
fn test_fxsave64_zero_values() {
    let code = [
        0xD9, 0xEE,                                              // FLDZ
        0xD9, 0xEE,                                              // FLDZ
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4000);
    let v2 = read_f64(&mem, 0x4008);
    assert_eq!(v1, 0.0);
    assert_eq!(v2, 0.0);
}

#[test]
fn test_fxsave64_mixed_values() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xD9, 0xEB,                                              // FLDPI
        0xD9, 0xE8,                                              // FLD1
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xDD, 0x1C, 0x25, 0x10, 0x40, 0x00, 0x00,              // FSTP qword [0x4010]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 123.456);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4000);
    let v2 = read_f64(&mem, 0x4008);
    let v3 = read_f64(&mem, 0x4010);
    assert_eq!(v1, 1.0);
    assert!((v2 - std::f64::consts::PI).abs() < 1e-15);
    assert_eq!(v3, 123.456);
}

#[test]
fn test_fxsave64_after_division() {
    let code = [
        0xD9, 0xE8,                                              // FLD1
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDE, 0xF9,                                              // FDIVP
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 2.0);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4000);
    assert_eq!(result, 0.5);
}

#[test]
fn test_fxrstor64_after_multiplication() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0xDE, 0xC9,                                              // FMULP
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 3.0);
    write_f64(&mem, 0x2008, 4.0);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4000);
    assert_eq!(result, 12.0);
}

#[test]
fn test_fxsave64_negative_values() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0xDD, 0x04, 0x25, 0x08, 0x20, 0x00, 0x00,              // FLD qword [0x2008]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xDD, 0x1C, 0x25, 0x08, 0x40, 0x00, 0x00,              // FSTP qword [0x4008]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, -5.5);
    write_f64(&mem, 0x2008, -10.25);

    run_until_hlt(&mut vcpu).unwrap();

    let v1 = read_f64(&mem, 0x4000);
    let v2 = read_f64(&mem, 0x4008);
    assert_eq!(v1, -10.25);
    assert_eq!(v2, -5.5);
}

#[test]
fn test_fxsave64_very_small_numbers() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1e-300);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4000);
    assert_eq!(result, 1e-300);
}

#[test]
fn test_fxsave64_very_large_numbers() {
    let code = [
        0xDD, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00,              // FLD qword [0x2000]
        0x48, 0x0F, 0xAE, 0x04, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXSAVE64 [0x3000]
        0xDB, 0xE3,                                              // FNINIT
        0x48, 0x0F, 0xAE, 0x0C, 0x25, 0x00, 0x30, 0x00, 0x00,  // FXRSTOR64 [0x3000]
        0xDD, 0x1C, 0x25, 0x00, 0x40, 0x00, 0x00,              // FSTP qword [0x4000]
        0xF4,                                                    // HLT
    ];

    let (mut vcpu, mem) = setup_vm(&code, None);
    write_f64(&mem, 0x2000, 1e300);

    run_until_hlt(&mut vcpu).unwrap();

    let result = read_f64(&mem, 0x4000);
    assert_eq!(result, 1e300);
}
