{
  "Top": "accelerator",
  "RtlTop": "accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "In": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "In_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_addr64=0"],
    "DirectiveTcl": [
      "set_directive_top -name accelerator \"accelerator\"",
      "set_directive_top accelerator -name accelerator"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1159",
    "Latency": "1158"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "accelerator",
    "Version": "1.0",
    "DisplayName": "Accelerator",
    "Revision": "2112608856",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/byte_count_stream.cpp"],
    "Vhdl": [
      "impl\/vhdl\/accelerator_appear_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/accelerator_appear_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/accelerator_count.vhd",
      "impl\/vhdl\/accelerator_count_Pipeline_APPEARANCES.vhd",
      "impl\/vhdl\/accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/accelerator_threshold.vhd",
      "impl\/vhdl\/accelerator_threshold_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accelerator_appear_RAM_AUTO_1R1W.v",
      "impl\/verilog\/accelerator_appear_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/accelerator_count.v",
      "impl\/verilog\/accelerator_count_Pipeline_APPEARANCES.v",
      "impl\/verilog\/accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/accelerator_threshold.v",
      "impl\/verilog\/accelerator_threshold_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/accelerator.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle",
        "ap_continue": "continue"
      },
      "ports": [
        "ap_continue",
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "In_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "In_r_",
      "portMap": {
        "In_r_dout": "RD_DATA",
        "In_r_empty_n": "EMPTY_N",
        "In_r_read": "RD_EN"
      },
      "ports": [
        "In_r_dout",
        "In_r_empty_n",
        "In_r_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "In"
        }]
    },
    "Out_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "Out_r_",
      "portMap": {
        "Out_r_din": "WR_DATA",
        "Out_r_full_n": "FULL_N",
        "Out_r_write": "WR_EN"
      },
      "ports": [
        "Out_r_din",
        "Out_r_full_n",
        "Out_r_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "Out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_continue": {
      "dir": "in",
      "width": "1"
    },
    "In_r_dout": {
      "dir": "in",
      "width": "8"
    },
    "In_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "In_r_read": {
      "dir": "out",
      "width": "1"
    },
    "Out_r_din": {
      "dir": "out",
      "width": "32"
    },
    "Out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "Out_r_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "accelerator",
      "Instances": [
        {
          "ModuleName": "count",
          "InstanceName": "count_U0",
          "Instances": [{
              "ModuleName": "count_Pipeline_APPEARANCES",
              "InstanceName": "grp_count_Pipeline_APPEARANCES_fu_2861"
            }]
        },
        {
          "ModuleName": "threshold",
          "InstanceName": "threshold_U0",
          "Instances": [{
              "ModuleName": "threshold_Pipeline_VITIS_LOOP_54_1",
              "InstanceName": "grp_threshold_Pipeline_VITIS_LOOP_54_1_fu_31"
            }]
        }
      ]
    },
    "Info": {
      "count_Pipeline_APPEARANCES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "count": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold_Pipeline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threshold": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "count_Pipeline_APPEARANCES": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1028",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.053"
        },
        "Loops": [{
            "Name": "APPEARANCES",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "47",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "count": {
        "Latency": {
          "LatencyBest": "1158",
          "LatencyAvg": "1158",
          "LatencyWorst": "1158",
          "PipelineII": "1158",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.053"
        },
        "Area": {
          "FF": "180",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "2325",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold_Pipeline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.091"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "154",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threshold": {
        "Latency": {
          "LatencyBest": "260",
          "LatencyAvg": "260",
          "LatencyWorst": "260",
          "PipelineII": "260",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.091"
        },
        "Area": {
          "FF": "49",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator": {
        "Latency": {
          "LatencyBest": "1158",
          "LatencyAvg": "1158",
          "LatencyWorst": "1158",
          "PipelineII": "1159",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.091"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "1",
          "FF": "229",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "2521",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-25 22:36:31 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
