
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036055                       # Number of seconds simulated
sim_ticks                                 36054691947                       # Number of ticks simulated
final_tick                               563021055132                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144411                       # Simulator instruction rate (inst/s)
host_op_rate                                   181942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2361424                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903472                       # Number of bytes of host memory used
host_seconds                                 15268.20                       # Real time elapsed on the host
sim_insts                                  2204897285                       # Number of instructions simulated
sim_ops                                    2777922537                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1549312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       240896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1793920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       735104                       # Number of bytes written to this memory
system.physmem.bytes_written::total            735104                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1882                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14015                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5743                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5743                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42971162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6681405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49755521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             102955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20388581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20388581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20388581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42971162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6681405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70144102                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86462092                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088323                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264129                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121951                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13020103                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12130232                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280458                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90056                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31203879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172444883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088323                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15410690                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11395952                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6492849                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15280863                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84843676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.510712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.304993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46923450     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336558      3.93%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686068      3.17%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546102      7.72%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767647      2.08%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279730      2.69%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652496      1.95%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926182      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18725443     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84843676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359560                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994457                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32641789                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6301763                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469891                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245762                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184469                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312716                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42599                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206164369                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83368                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184469                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35029989                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1343318                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1435506                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34271399                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3578993                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198909940                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29249                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485375                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112190                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          851                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278511797                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928610125                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928610125                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107816248                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23077                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9810552                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18535138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2946609                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188099818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149410146                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291638                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64998117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198543285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84843676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29495403     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18282181     21.55%     56.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11892040     14.02%     70.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8853558     10.44%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7637464      9.00%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942303      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385333      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633310      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722084      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84843676                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873838     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177353     14.43%     85.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178017     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124483858     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126353      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14828317      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7955084      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149410146                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728042                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229217                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385184822                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253137945                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145603723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150639363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559637                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7301170                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2861                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423492                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184469                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         550011                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80834                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188139190                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18535138                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449268                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22838                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461404                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147032113                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915162                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378032                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21658285                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20740771                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7743123                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700538                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145700618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145603723                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94871600                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267857022                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354187                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65330566                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126572                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75659207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29419679     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20966020     27.71%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534603     11.28%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4799057      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915583      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1586916      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1885206      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948254      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3603889      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75659207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3603889                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260195319                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385470317                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1618416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864621                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864621                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156576                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156576                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661450240                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201236123                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190246724                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86462092                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32672408                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26674764                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2179394                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13861225                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12879751                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3386039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33834936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177488320                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32672408                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16265790                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38495486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11369397                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4671092                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16480935                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       854165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86173524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47678038     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3173099      3.68%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4738636      5.50%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3275535      3.80%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2295929      2.66%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2237659      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1359016      1.58%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2883149      3.35%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18532463     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86173524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377881                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.052788                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34783149                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4909267                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36773111                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9171764                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5490656                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212633664                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9171764                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36744943                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507106                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1586779                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35307953                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2854975                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206300169                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1193692                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       970105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289405778                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    960334497                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    960334497                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178196172                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111209599                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37192                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17766                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8468250                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18921894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9675876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       114755                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3144223                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192242123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153582950                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       304853                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64043046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196041900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86173524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30545188     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17241516     20.01%     55.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12659178     14.69%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8323334      9.66%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8322713      9.66%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4025665      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3572173      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669195      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       814562      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86173524                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         838206     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166050     14.11%     85.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172393     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128471967     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1939536      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17703      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15102616      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8051128      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153582950                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.776304                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1176649                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007661                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    394820926                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256321031                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149348034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154759599                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       483691                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7342668                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6503                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2312355                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9171764                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261980                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50170                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192277597                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       728865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18921894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9675876                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17766                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1327808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1185971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2513779                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150778028                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14114629                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2804922                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21978243                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21431176                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7863614                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743863                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149412579                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149348034                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96786050                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        274974887                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727324                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103608648                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127712686                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64565139                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2196947                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77001760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29202741     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22165162     28.79%     66.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8372268     10.87%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4690124      6.09%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3981950      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1779939      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705876      2.22%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1159735      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3943965      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77001760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103608648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127712686                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18942746                       # Number of memory references committed
system.switch_cpus1.commit.loads             11579225                       # Number of loads committed
system.switch_cpus1.commit.membars              17704                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18529730                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114974427                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2641539                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3943965                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265335620                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393733354                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103608648                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127712686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103608648                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198313                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198313                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677187844                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207774654                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195388569                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35408                       # number of misc regfile writes
system.l20.replacements                         12118                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911020                       # Total number of references to valid blocks.
system.l20.sampled_refs                         44886                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.296306                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6871.797284                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.051322                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5051.182945                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            73.826605                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20758.141845                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.209711                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.154150                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.633488                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60370                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60370                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23918                       # number of Writeback hits
system.l20.Writeback_hits::total                23918                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60370                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60370                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60370                       # number of overall hits
system.l20.overall_hits::total                  60370                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12104                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12118                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12104                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12118                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12104                       # number of overall misses
system.l20.overall_misses::total                12118                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1401320                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1164459882                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1165861202                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1401320                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1164459882                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1165861202                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1401320                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1164459882                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1165861202                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72474                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72488                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23918                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23918                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72474                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72488                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72474                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72488                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.167012                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.167172                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167012                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.167172                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167012                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.167172                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96204.550727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96209.044562                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96204.550727                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96209.044562                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96204.550727                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96209.044562                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3981                       # number of writebacks
system.l20.writebacks::total                     3981                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12104                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12118                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12104                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12118                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12104                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12118                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1074122664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1075419044                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1074122664                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1075419044                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1074122664                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1075419044                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167012                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.167172                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167012                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.167172                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167012                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.167172                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88741.132188                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88745.588711                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 88741.132188                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88745.588711                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 88741.132188                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88745.588711                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1897                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          394236                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34665                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.372739                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9622.092249                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.996770                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   951.517887                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           160.225888                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22019.167206                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.293643                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029038                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004890                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.671972                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        32361                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32362                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10870                       # number of Writeback hits
system.l21.Writeback_hits::total                10870                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        32361                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32362                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        32361                       # number of overall hits
system.l21.overall_hits::total                  32362                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1882                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1897                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1882                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1897                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1882                       # number of overall misses
system.l21.overall_misses::total                 1897                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1222954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    178530178                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      179753132                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1222954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    178530178                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       179753132                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1222954                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    178530178                       # number of overall miss cycles
system.l21.overall_miss_latency::total      179753132                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34243                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34259                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10870                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10870                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34243                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34259                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34243                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34259                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.054960                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.055372                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.054960                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.055372                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.054960                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.055372                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 94861.943677                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94756.527148                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 94861.943677                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94756.527148                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 94861.943677                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94756.527148                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1762                       # number of writebacks
system.l21.writebacks::total                     1762                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1882                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1897                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1882                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1897                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1882                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1897                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    163989690                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    165096025                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    163989690                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    165096025                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    163989690                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    165096025                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054960                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.055372                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.054960                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.055372                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.054960                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.055372                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87135.860786                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87030.060622                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87135.860786                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87030.060622                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87135.860786                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87030.060622                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995303                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015288463                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042833.929577                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995303                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15280846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15280846                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15280846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15280846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15280846                       # number of overall hits
system.cpu0.icache.overall_hits::total       15280846                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1855442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1855442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15280863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15280863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15280863                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15280863                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15280863                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15280863                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72474                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563789                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72730                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2482.658999                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515199                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484801                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571587                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571587                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22479                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22479                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564292                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564292                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154351                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154351                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154351                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154351                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154351                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154351                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5754611397                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5754611397                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5754611397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5754611397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5754611397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5754611397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718643                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718643                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718643                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718643                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014390                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014390                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008711                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008711                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008711                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008711                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37282.631126                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37282.631126                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37282.631126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37282.631126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37282.631126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37282.631126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23918                       # number of writebacks
system.cpu0.dcache.writebacks::total            23918                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81877                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81877                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81877                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72474                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72474                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72474                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72474                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1643361299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1643361299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1643361299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1643361299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1643361299                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1643361299                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22675.184190                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22675.184190                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22675.184190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22675.184190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22675.184190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22675.184190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996698                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017777202                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202980.956710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996698                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16480916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16480916                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16480916                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16480916                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16480916                       # number of overall hits
system.cpu1.icache.overall_hits::total       16480916                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1521855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1521855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16480935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16480935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16480935                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16480935                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16480935                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16480935                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164476392                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4767.569843                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.096269                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.903731                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10743315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10743315                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7328114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7328114                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17736                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17736                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18071429                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18071429                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18071429                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18071429                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68813                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68813                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68813                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68813                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1691417380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1691417380                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1691417380                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1691417380                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1691417380                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1691417380                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10812128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10812128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7328114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7328114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18140242                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18140242                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18140242                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18140242                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006364                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24579.910482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24579.910482                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24579.910482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24579.910482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24579.910482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24579.910482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10870                       # number of writebacks
system.cpu1.dcache.writebacks::total            10870                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34570                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34570                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34243                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    439189252                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    439189252                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    439189252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    439189252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    439189252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    439189252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12825.665158                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12825.665158                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12825.665158                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12825.665158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12825.665158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12825.665158                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
