Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,11216
design__instance__area,232599
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,235
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,4
design__max_cap_violation__count__corner:nom_tt_025C_3v30,40
power__internal__total,0.0030047916807234287
power__switching__total,0.00174528150819242
power__leakage__total,9.496527013652667E-7
power__total,0.0047510224394500256
clock__skew__worst_hold__corner:nom_tt_025C_3v30,4.631562819917712
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.131562875428865
timing__hold__ws__corner:nom_tt_025C_3v30,1.082584941223126
timing__setup__ws__corner:nom_tt_025C_3v30,10.20109803280687
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.082585
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,13.861340
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,1592
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,4
design__max_cap_violation__count__corner:nom_ss_125C_3v00,43
clock__skew__worst_hold__corner:nom_ss_125C_3v00,9.089774523689329
clock__skew__worst_setup__corner:nom_ss_125C_3v00,9.589774579200482
timing__hold__ws__corner:nom_ss_125C_3v00,2.432367265339647
timing__setup__ws__corner:nom_ss_125C_3v00,4.880300746103201
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.432367
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,7.155040
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,37
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,4
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,40
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,2.676129171788033
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,3.176129227299186
timing__hold__ws__corner:nom_ff_n40C_3v60,0.505903555589257
timing__setup__ws__corner:nom_ff_n40C_3v60,12.480185238496452
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.505904
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,2070
design__max_fanout_violation__count,4
design__max_cap_violation__count,55
clock__skew__worst_hold,9.530642322879732
clock__skew__worst_setup,3.0525414171486607
timing__hold__ws,0.5040907833833803
timing__setup__ws,4.447473626373748
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.504091
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.903868
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1075.76 325.36
design__core__bbox,3.36 3.92 1072.4 321.44
design__io,45
design__die__area,350009
design__core__area,339442
design__instance__count__stdcell,11216
design__instance__area__stdcell,232599
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.68524
design__instance__utilization__stdcell,0.68524
design__instance__count__class:tie_cell,19
design__instance__count__class:buffer,5
design__instance__count__class:inverter,467
design__instance__count__class:sequential_cell,323
design__instance__count__class:multi_input_combinational_cell,7211
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,2245
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,425226
design__violations,0
design__instance__count__class:timing_repair_buffer,772
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
route__net,8821
route__net__special,2
route__drc_errors__iter:1,5208
route__wirelength__iter:1,570822
route__drc_errors__iter:2,1989
route__wirelength__iter:2,561434
route__drc_errors__iter:3,1997
route__wirelength__iter:3,555713
route__drc_errors__iter:4,866
route__wirelength__iter:4,555310
route__drc_errors__iter:5,395
route__wirelength__iter:5,555450
route__drc_errors__iter:6,295
route__wirelength__iter:6,555441
route__drc_errors__iter:7,248
route__wirelength__iter:7,555459
route__drc_errors__iter:8,194
route__wirelength__iter:8,555322
route__drc_errors__iter:9,179
route__wirelength__iter:9,555387
route__drc_errors__iter:10,164
route__wirelength__iter:10,555389
route__drc_errors__iter:11,13
route__wirelength__iter:11,555300
route__drc_errors__iter:12,8
route__wirelength__iter:12,555294
route__drc_errors__iter:13,8
route__wirelength__iter:13,555294
route__drc_errors__iter:14,8
route__wirelength__iter:14,555294
route__drc_errors__iter:15,8
route__wirelength__iter:15,555294
route__drc_errors__iter:16,6
route__wirelength__iter:16,555332
route__drc_errors__iter:17,6
route__wirelength__iter:17,555332
route__drc_errors__iter:18,11
route__wirelength__iter:18,555214
route__drc_errors__iter:19,1
route__wirelength__iter:19,555200
route__drc_errors__iter:20,1
route__wirelength__iter:20,555200
route__drc_errors__iter:21,0
route__wirelength__iter:21,555259
route__drc_errors,0
route__wirelength,555259
route__vias,70476
route__vias__singlecut,70476
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1846.08
design__instance__count__class:fill_cell,6033
timing__unannotated_net__count__corner:nom_tt_025C_3v30,3
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,3
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,3
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,136
design__max_fanout_violation__count__corner:min_tt_025C_3v30,4
design__max_cap_violation__count__corner:min_tt_025C_3v30,27
clock__skew__worst_hold__corner:min_tt_025C_3v30,4.432397685451382
clock__skew__worst_setup__corner:min_tt_025C_3v30,4.932397740962535
timing__hold__ws__corner:min_tt_025C_3v30,1.0797592015009327
timing__setup__ws__corner:min_tt_025C_3v30,10.388046272764708
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.079759
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,13.925943
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,3
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,1229
design__max_fanout_violation__count__corner:min_ss_125C_3v00,4
design__max_cap_violation__count__corner:min_ss_125C_3v00,27
clock__skew__worst_hold__corner:min_ss_125C_3v00,8.722227631475667
clock__skew__worst_setup__corner:min_ss_125C_3v00,9.22222768698682
timing__hold__ws__corner:min_ss_125C_3v00,2.42774229813286
timing__setup__ws__corner:min_ss_125C_3v00,5.2466477092379105
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.427742
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,7.357410
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,3
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,30
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,4
design__max_cap_violation__count__corner:min_ff_n40C_3v60,27
clock__skew__worst_hold__corner:min_ff_n40C_3v60,2.552541361637508
clock__skew__worst_setup__corner:min_ff_n40C_3v60,3.0525414171486607
timing__hold__ws__corner:min_ff_n40C_3v60,0.5040907833833803
timing__setup__ws__corner:min_ff_n40C_3v60,12.591158694284427
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.504091
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,3
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,347
design__max_fanout_violation__count__corner:max_tt_025C_3v30,4
design__max_cap_violation__count__corner:max_tt_025C_3v30,55
clock__skew__worst_hold__corner:max_tt_025C_3v30,4.870401553246464
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.370401608757617
timing__hold__ws__corner:max_tt_025C_3v30,1.085359943751659
timing__setup__ws__corner:max_tt_025C_3v30,9.974918062762908
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.085360
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,13.782819
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,3
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,2070
design__max_fanout_violation__count__corner:max_ss_125C_3v00,4
design__max_cap_violation__count__corner:max_ss_125C_3v00,55
clock__skew__worst_hold__corner:max_ss_125C_3v00,9.530642322879732
clock__skew__worst_setup__corner:max_ss_125C_3v00,10.030642378390885
timing__hold__ws__corner:max_ss_125C_3v00,2.437914383816767
timing__setup__ws__corner:max_ss_125C_3v00,4.447473626373748
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.437914
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,6.903868
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,3
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,48
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,4
design__max_cap_violation__count__corner:max_ff_n40C_3v60,51
clock__skew__worst_hold__corner:max_ff_n40C_3v60,2.823714675339137
clock__skew__worst_setup__corner:max_ff_n40C_3v60,3.32371473085029
timing__hold__ws__corner:max_ff_n40C_3v60,0.5077558517359281
timing__setup__ws__corner:max_ff_n40C_3v60,12.346669813778956
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.507756
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,3
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,3
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000269916
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000244365
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000480419
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000244365
design_powergrid__voltage__worst,0.000244365
design_powergrid__voltage__worst__net:VPWR,3.29973
design_powergrid__drop__worst,0.000269916
design_powergrid__drop__worst__net:VPWR,0.000269916
design_powergrid__voltage__worst__net:VGND,0.000244365
design_powergrid__drop__worst__net:VGND,0.000244365
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000044700000000000004012350347804005679108740878291428089141845703125
ir__drop__worst,0.0002700000000000000034520997171938461178797297179698944091796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
