// Seed: 1043887646
`timescale 1ps / 1ps
module module_0 ();
  type_3(
      1, 1'b0
  );
  reg id_1;
  always @(id_0) id_1 <= id_0;
  logic id_2 = 1;
endmodule
