<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ufrgs-server-10)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Oct 11 16:24:14 2018</TD></TR>
<TR><TD>#  Design:          /TD><TD>z80_top_direct_n</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>nM1<BR></TD>
    <TD>g5522<BR></TD>
    <TR>
    <TD>nMREQ<BR></TD>
    <TD>control_pins__g1<BR></TD>
    <TR>
    <TD>nIORQ<BR></TD>
    <TD>control_pins__g2<BR></TD>
    <TR>
    <TD>nRD<BR></TD>
    <TD>control_pins__g3<BR></TD>
    <TR>
    <TD>nWR<BR></TD>
    <TD>control_pins__g4<BR></TD>
    <TR>
    <TD>nRFSH<BR></TD>
    <TD>g5523<BR></TD>
    <TR>
    <TD>nHALT<BR></TD>
    <TD>FE_DBTC3_in_halt<BR></TD>
    <TR>
    <TD>nHALT<BR></TD>
    <TD>g5527<BR></TD>
    <TR>
    <TD>nHALT<BR></TD>
    <TD>g5531<BR></TD>
    <TR>
    <TD>nHALT<BR></TD>
    <TD>g5833<BR></TD>
    <TR>
    <TD>nHALT<BR></TD>
    <TD>g5812<BR></TD>
    <TR>
    <TD>nBUSACK<BR></TD>
    <TD>g5524<BR></TD>
    <TR>
    <TD>nWAIT<BR></TD>
    <TD>g5530<BR></TD>
    <TR>
    <TD>nINT<BR></TD>
    <TD>g5618<BR></TD>
    <TR>
    <TD>nNMI<BR></TD>
    <TD>interrupts__nmi_armed_reg<BR></TD>
    <TR>
    <TD>nRESET<BR></TD>
    <TD>g4321<BR></TD>
    <TR>
    <TD>nBUSRQ<BR></TD>
    <TD>g4322<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_low_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_high_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_low_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_high_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_low_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_low_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_high_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_high_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_low_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_low_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_low_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_high_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_high_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op2_low_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_high_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/result_lo_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/op1_high_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/result_lo_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/result_lo_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_/result_lo_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_cf2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_cf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__SYNTHESIZED_WIRE_39_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_pf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_sf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_nf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__im2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__im1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__flags_hf2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__DFFE_inst_latch_hf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__flags_xf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_flags__flags_yf_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_control__DFFE_latch_pf_tmp_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[15]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[14]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[13]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[11]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[10]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[9]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[8]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[12]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_pins__DFFE_apin_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>data_pins__dout_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>ir__opcode_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ir_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_pc_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>alu_control__flags_cond_true_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_wz_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_iy_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl2_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af_hi_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_lo_latch_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_af2_hi_latch_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc2_hi_latch_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_hl_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_hi_latch_reg[5]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_bc_lo_latch_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_de2_lo_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_ix_hi_latch_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_file__b2v_latch_sp_hi_latch_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_T4_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_T3_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_T2_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_control__bank_hl_de2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_control__bank_hl_de1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__T6_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_T5_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__iff1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_T1_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_control__bank_af_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>reg_control__bank_exx_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__in_nmi_ALTERA_SYNTHESIZED_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__M5_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__DFFE_inst44_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_M1_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__in_halt_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_M2_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_M3_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>sequencer__DFFE_M4_ff_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__DFFE_instED_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__SYNTHESIZED_WIRE_16_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__DFFE_inst4_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__DFFE_instCB_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__DFFE_instNonRep_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_iorq_ff1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_m1_ff1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_mwr_ff1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_mrd_ff1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__DFFE_instIFF2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>decode_state__DFFE_instIY1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__SYNTHESIZED_WIRE_17_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__q1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_m1_ff3_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__q2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_mreq_ff2_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__wait_iorq_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__wait_mrd_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_iorq_ff4_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__SYNTHESIZED_WIRE_15_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__DFFE_mrd_ff3_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__wait_mwr_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__wait_m_ALTERA_SYNTHESIZED1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>memory_ifc__mwr_wr_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>clk_delay__DFF_inst5_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__SYNTHESIZED_WIRE_10_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>interrupts__int_armed_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>clk_delay__SYNTHESIZED_WIRE_7_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>clk_delay__SYNTHESIZED_WIRE_8_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__clrpc_int_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>clk_delay__SYNTHESIZED_WIRE_9_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__SYNTHESIZED_WIRE_12_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__DFFE_intr_ff3_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__x1_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>resets__SYNTHESIZED_WIRE_9_reg<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[15]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[14]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[13]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[10]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[11]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[0]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[7]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[2]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[6]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[4]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[1]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[8]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[9]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[12]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[3]<BR></TD>
    <TR>
    <TD>CLK<BR></TD>
    <TD>address_latch__Q_reg[5]<BR></TD>
    <TR>
    <TD>A[15]<BR></TD>
    <TD>address_pins__g2<BR></TD>
    <TR>
    <TD>A[14]<BR></TD>
    <TD>address_pins__g3<BR></TD>
    <TR>
    <TD>A[13]<BR></TD>
    <TD>address_pins__g4<BR></TD>
    <TR>
    <TD>A[12]<BR></TD>
    <TD>address_pins__g5<BR></TD>
    <TR>
    <TD>A[11]<BR></TD>
    <TD>address_pins__g6<BR></TD>
    <TR>
    <TD>A[10]<BR></TD>
    <TD>address_pins__g7<BR></TD>
    <TR>
    <TD>A[9]<BR></TD>
    <TD>address_pins__g8<BR></TD>
    <TR>
    <TD>A[8]<BR></TD>
    <TD>address_pins__g9<BR></TD>
    <TR>
    <TD>A[7]<BR></TD>
    <TD>address_pins__g10<BR></TD>
    <TR>
    <TD>A[6]<BR></TD>
    <TD>address_pins__g11<BR></TD>
    <TR>
    <TD>A[5]<BR></TD>
    <TD>address_pins__g12<BR></TD>
    <TR>
    <TD>A[4]<BR></TD>
    <TD>address_pins__g13<BR></TD>
    <TR>
    <TD>A[3]<BR></TD>
    <TD>address_pins__g14<BR></TD>
    <TR>
    <TD>A[2]<BR></TD>
    <TD>address_pins__g15<BR></TD>
    <TR>
    <TD>A[1]<BR></TD>
    <TD>address_pins__g16<BR></TD>
    <TR>
    <TD>A[0]<BR></TD>
    <TD>address_pins__g17<BR></TD>
    <TR>
    <TD>D[7]<BR></TD>
    <TD>g5603<BR></TD>
    <TR>
    <TD>D[7]<BR></TD>
    <TD>data_pins__g14<BR></TD>
    <TR>
    <TD>D[6]<BR></TD>
    <TD>g5604<BR></TD>
    <TR>
    <TD>D[6]<BR></TD>
    <TD>data_pins__g15<BR></TD>
    <TR>
    <TD>D[5]<BR></TD>
    <TD>g5605<BR></TD>
    <TR>
    <TD>D[5]<BR></TD>
    <TD>data_pins__g16<BR></TD>
    <TR>
    <TD>D[4]<BR></TD>
    <TD>g5606<BR></TD>
    <TR>
    <TD>D[4]<BR></TD>
    <TD>data_pins__g17<BR></TD>
    <TR>
    <TD>D[3]<BR></TD>
    <TD>g5607<BR></TD>
    <TR>
    <TD>D[3]<BR></TD>
    <TD>data_pins__g18<BR></TD>
    <TR>
    <TD>D[2]<BR></TD>
    <TD>g5608<BR></TD>
    <TR>
    <TD>D[2]<BR></TD>
    <TD>data_pins__g19<BR></TD>
    <TR>
    <TD>D[1]<BR></TD>
    <TD>g5609<BR></TD>
    <TR>
    <TD>D[1]<BR></TD>
    <TD>data_pins__g20<BR></TD>
    <TR>
    <TD>D[0]<BR></TD>
    <TD>g5610<BR></TD>
    <TR>
    <TD>D[0]<BR></TD>
    <TD>data_pins__g21<BR></TD>
</TABLE>

</BODY>
</HTML>
