Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Mar 26 07:57:26 2020
| Host         : oceanbalcony running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file ./report/mmult_hw_timing_synth.rpt
| Design       : mmult_hw
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 sel_tmp9_reg_28497_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_39_reg_28626_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 2.771ns (38.063%)  route 4.509ns (61.937%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6772, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  sel_tmp9_reg_28497_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 r  sel_tmp9_reg_28497_reg[0]/Q
                         net (fo=49, unplaced)        0.823     2.158    sel_tmp9_reg_28497
                         LUT4 (Prop_lut4_I1_O)        0.295     2.453 f  out_tmp_9_V_6_fu_2372[2]_i_1/O
                         net (fo=6, unplaced)         0.481     2.934    out_tmp_9_V_21_fu_17682_p3[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     3.058 r  tmp_35_reg_28609[0]_i_32/O
                         net (fo=1, unplaced)         0.639     3.697    tmp_35_reg_28609[0]_i_32_n_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.217 r  tmp_35_reg_28609_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     4.226    tmp_35_reg_28609_reg[0]_i_21_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.343 r  tmp_35_reg_28609_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.343    tmp_35_reg_28609_reg[0]_i_11_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.460 r  tmp_35_reg_28609_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.460    tmp_35_reg_28609_reg[0]_i_2_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.577 r  tmp_35_reg_28609_reg[0]_i_1/CO[3]
                         net (fo=65, unplaced)        1.007     5.584    tmp_35_reg_28609_reg[0]_i_1_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     5.708 f  tmp_39_reg_28626[0]_i_91/O
                         net (fo=1, unplaced)         0.902     6.610    tmp_39_reg_28626[0]_i_91_n_5
                         LUT6 (Prop_lut6_I0_O)        0.124     6.734 r  tmp_39_reg_28626[0]_i_63/O
                         net (fo=1, unplaced)         0.639     7.373    tmp_39_reg_28626[0]_i_63_n_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.893 r  tmp_39_reg_28626_reg[0]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     7.902    tmp_39_reg_28626_reg[0]_i_36_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.019 r  tmp_39_reg_28626_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.019    tmp_39_reg_28626_reg[0]_i_11_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.136 r  tmp_39_reg_28626_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.136    tmp_39_reg_28626_reg[0]_i_2_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  tmp_39_reg_28626_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.253    tmp_39_fu_17746_p2
                         FDRE                                         r  tmp_39_reg_28626_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6772, unset)         0.924    10.924    ap_clk
                         FDRE                                         r  tmp_39_reg_28626_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.276    10.613    tmp_39_reg_28626_reg[0]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  2.360    




