{"vcs1":{"timestamp_begin":1712715532.374978548, "rt":0.85, "ut":0.45, "st":0.31}}
{"vcselab":{"timestamp_begin":1712715533.416098809, "rt":0.90, "ut":0.58, "st":0.28}}
{"link":{"timestamp_begin":1712715534.483270323, "rt":0.47, "ut":0.17, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712715531.500317301}
{"VCS_COMP_START_TIME": 1712715531.500317301}
{"VCS_COMP_END_TIME": 1712715535.137764032}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338704}}
{"stitch_vcselab": {"peak_mem": 238992}}
