module top_module (
    input clk,
    input d,
    output q
);

    // Two registers: pos_d updated at positive clock edge, neg_d on negative clock edge.
    reg pos_d;
    reg neg_d;

    // Update pos_d on the positive edge of the clock
    always @(posedge clk) begin
        pos_d <= d;
    end

    // Update neg_d on the negative edge of the clock
    always @(negedge clk) begin
        neg_d <= d;
    end

    // Select between the two registers based on the clock level
    // When clk is high, the last update occurred on the posedge,
    // when clk is low, the last update occurred on the negedge.
    assign q = (clk) ? pos_d : neg_d;

endmodule