#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May  5 16:00:38 2024
# Process ID: 8220
# Current directory: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9668 C:\Dan_Agalakotuwa\ECE383_Dan\Final_Project\Code\v1\final_project_v1.xpr
# Log file: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/vivado.log
# Journal file: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.xpr
INFO: [Project 1-313] Project file moved from 'C:/ECE383_Dan/Final_Project/Code/v1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 882.230 ; gain = 134.371
update_compile_order -fileset sources_1
open_bd_design {C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:user:my_graphics_ip:1.0 - my_graphics_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.457 ; gain = 107.137
ipx::edit_ip_in_project -upgrade true -name my_graphics_ip_v1_0_project -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/dan_agalakotuwa/ece383_dan/final_project/code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/src {C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_top_level.vhd C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_fsm.vhd C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/IR_SENSOR_TEST_v1/ir_sensor_test.srcs/sources_1/new/ir_dp.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
upgrade_ip -vlnv xilinx.com:user:my_graphics_ip:1.0 [get_ips  design_1_my_graphics_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_my_graphics_ip_0_0 (my_graphics_ip_v1.0 1.0) from revision 11 to revision 12
WARNING: [IP_Flow 19-4698] Upgrade has added port 'JA_Port'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_my_graphics_ip_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_my_graphics_ip_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_my_graphics_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/my_graphics_ip_0/JA_Port
/my_graphics_ip_0/ac_adc_sdata

Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/zynq/zybo/1.0/board_part.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/zynq/zybo/1.0/board_part.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.2/data/boards/board_parts/zynq/zybo/1.0/board_part.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_graphics_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1554.363 ; gain = 453.359
export_ip_user_files -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files -ipstatic_source_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/modelsim} {questa=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/questa} {riviera=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/riviera} {activehdl=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins my_graphics_ip_0/JA_Port]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins my_graphics_ip_0/ac_adc_sdata]
endgroup
save_bd_design
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.953 ; gain = 0.000
make_wrapper -files [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_graphics_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 16:51:21 2024] Launched synth_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/synth_1/runme.log
[Sun May  5 16:51:21 2024] Launched impl_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.684 ; gain = 114.375
ipx::edit_ip_in_project -upgrade true -name my_graphics_ip_v1_0_project -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/dan_agalakotuwa/ece383_dan/final_project/code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:my_graphics_ip:1.0 [get_ips  design_1_my_graphics_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_my_graphics_ip_0_0 (my_graphics_ip_v1.0 1.0) from revision 12 to revision 13
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_my_graphics_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_graphics_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1835.598 ; gain = 96.430
export_ip_user_files -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files -ipstatic_source_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/modelsim} {questa=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/questa} {riviera=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/riviera} {activehdl=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May  5 16:56:45 2024] Launched synth_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/synth_1/runme.log
[Sun May  5 16:56:45 2024] Launched impl_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May  5 17:16:20 2024] Launched synth_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/synth_1/runme.log
[Sun May  5 17:16:20 2024] Launched impl_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/runme.log
file copy -force C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/design_1_wrapper.sysdef C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk
file copy -force C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/design_1_wrapper.sysdef C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/design_1_wrapper.sysdef C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk
file copy -force C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/design_1_wrapper.sysdef C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name my_graphics_ip_v1_0_project -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/dan_agalakotuwa/ece383_dan/final_project/code/v1/final_project_v1.tmp/my_graphics_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_1 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys_video:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/ip_repo/my_graphics_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:my_graphics_ip:1.0 [get_ips  design_1_my_graphics_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_my_graphics_ip_0_0 (my_graphics_ip_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_my_graphics_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x9FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x9FFFFFFF.
Wrote  : <C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_graphics_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2110.914 ; gain = 114.066
export_ip_user_files -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files -ipstatic_source_dir C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/modelsim} {questa=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/questa} {riviera=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/riviera} {activehdl=C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May  6 00:46:19 2024] Launched synth_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/synth_1/runme.log
[Mon May  6 00:46:19 2024] Launched impl_1...
Run output will be captured here: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/runme.log
file copy -force C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.runs/impl_1/design_1_wrapper.sysdef C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk -hwspec C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Code/v1/final_project_v1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  6 01:26:07 2024...
