-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Tue May 17 14:38:04 2022  page 1  

Analog  Functional     Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Fri May 13 09:02:55 2022

Number of test runs (in config.bdg): 10
Number of tests: 45

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

u1_6,VOUT1            N/A   3.04   3.56   3.37  7.59m   8.68   11.6    0  C  ...
u1_6,VOUT2            N/A   4.75   5.25   5.11  16.7m   2.82   4.99    0  C  ...
u1_91_5,VOLT_OUT      N/A   788m   963m   953m   720u   4.50   40.5    0 MC  ...
u1_91_rtv1,VOLT_OUT
                      N/A   900m   1.10   1.05   694u   25.1   48.0    0     ...
u1_91_rtv2,VOLT_OUT
                      N/A   900m   1.10   1.01   284u    105    117    0     ...
u1_92_5,VOLT_OUT      N/A   788m   963m   953m   787u   4.11   37.1    0 MC  ...
u1_93_5,VOLT_OUT      N/A   788m   963m   953m   739u   4.45   39.5    0 MC  ...
u1_94_5,VOLT_OUT      N/A   788m   963m   953m   749u   4.29   38.9    0 MC  ...
u1_95_5,VOLT_OUT      N/A   788m   963m   953m   737u   4.42   39.6    0 MC  ...
u1_96_5,VOLT_OUT      N/A   788m   963m   953m   684u   4.72   42.6    0 MC  ...
u1_98_5,VOLT_OUT      N/A   810m   990m   911m   191u    138    157    0     ...
u1_98_rtv1,VOLT_OUT
                      N/A   900m   1.10   1.05   886u   19.7   37.6    0     ...
u1_98_rtv2,VOLT_OUT
                      N/A   900m   1.10   1.05   759u   20.7   43.9    0     ...
u1_a,VOUT1            N/A   2.30   2.70   2.54   906u   59.0   73.6    0     ...
u1_a,VOUT2            N/A   990m   1.21   1.15   870u   22.0   42.2    0     ...
u1_pm,VOUT            N/A   1.52   1.78   1.67   778u   48.5   56.5    0     ...
u3_a,VOUT             N/A   3.04   3.56   3.36   677u   99.7    130    0     ...
u11,VOUT              N/A   2.30   2.70   2.56  3.58m   12.7   18.6    0     ...
u114,VOUT             N/A   2.30   2.70   2.56  3.61m   12.5   18.5    0     ...
u87,VOUT              N/A   1.66   1.94   1.86  3.70m   7.89   13.0    0  C  ...
u3,VOUT               N/A   1.66   1.94   1.83   330u    116    145    0     ...
u1_1v2s%analog,VOUT
                      N/A   1.10   1.30   1.25  3.62m   4.59   8.85    0  C  ...
u1_sf0%analog,VOUT    N/A   3.04   3.56   3.32  4.31m   18.5   20.4    0     ...
u1_sf1%analog,VOUT    N/A   3.04   3.56   3.33  4.13m   18.6   21.3    0     ...
u15_5v%analog,VOUT    N/A   4.75   5.25   5.05  4.21m   15.9   19.8    0     ...
u16_3v3%analog,VOUT
                      N/A   3.04   3.56   3.34  4.03m   18.3   21.8    0     ...
u1_q0,OUT1_Enable     N/A   3.04   3.56   3.30   895u   97.1   98.4    0     ...
u1_q0,OUT2_Enable     N/A   3.04   3.56   3.30  1.17m   74.1   75.0    0     ...
u1_q0,OUT1_Disable    N/A  -200m   600m   200m   760u    175    175    0     ...
u1_q0,OUT2_Disable    N/A  -200m   600m   189m   721u    180    185    0     ...
u1_q1,OUT1_Enable     N/A   3.04   3.56   3.30  1.41m   61.7   62.5    0     ...
u1_q1,OUT2_Enable     N/A   3.04   3.56   3.30  1.06m   81.8   82.8    0     ...
u1_q1,OUT1_Disable    N/A  -200m   600m   212m   848u    153    157    0     ...
u1_q1,OUT2_Disable    N/A  -200m   600m   201m   833u    160    160    0     ...
u1_q2,OUT1_Enable     N/A   3.04   3.56   3.30  1.14m   76.1   77.1    0     ...
u1_q2,OUT2_Enable     N/A   3.04   3.56   3.30   947u   91.7   92.9    0     ...
u1_q2,OUT1_Disable    N/A  -200m   600m   202m   845u    157    158    0     ...
u1_q2,OUT2_Disable    N/A  -200m   600m   195m   854u    154    156    0     ...
u51                   N/A  12.6M  13.9M  13.3M   5.16  40.8k  42.8k    0     ...
u2                    N/A  13.5M  15.0M  14.3M   6.32  35.7k  37.6k    0     ...
u44                   N/A  14.8M  16.4M  15.6M   6.99  37.2k  37.2k    0     ...
u56%freq              N/A  6.12M  6.76M  6e+99  5e+99   387m  2e-95    6 MCF ...

Designator                                                        Num  Num Com
                                                                 Pass Fail Ref

u1_q0                                                              10    0 ...
u1_q1                                                              10    0 ...
u1_q2                                                              10    0 ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: ana_fun_qua.dat
