// Seed: 4237089011
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  logic id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    inout  logic id_2,
    input  wor   id_3
);
  initial
  fork
    if (1) begin : LABEL_0
      id_2 <= id_2;
    end else begin : LABEL_1
      id_2 <= id_3;
    end
    id_2 <= 1'b0;
  join_none : SymbolIdentifier
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.SymbolIdentifier.id_0 = 0;
  wire [-1 'b0 : 1 'b0] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output tri id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output tri0 id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = -1;
  assign id_3 = -1;
endmodule
