Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jun 12 16:48:21 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.530        0.000                      0                  693        0.087        0.000                      0                  693       -0.247       -0.247                       1                   435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
CLK100MHZ         {0.000 5.000}        10.000          100.000         
  CLKFBIN         {0.000 5.000}        10.000          100.000         
  CLKFBIN_1       {0.000 20.000}       40.000          25.000          
  I               {0.000 31.220}       62.439          16.016          
  clk_spi         {0.000 1.463}        2.927           341.667         
    clk           {0.000 1.463}        2.927           341.667         
    clk_div       {0.000 5.854}        11.707          85.417          
  mmcm_clock_out  {0.000 1.347}        2.694           371.250         
    pixel_clk     {0.000 5.387}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                           3.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                           8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                        38.751        0.000                       0                     2  
  I                    53.166        0.000                      0                  363        0.087        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_spi               0.620        0.000                      0                   30        0.130        0.000                      0                   30       -0.247       -0.247                       1                    28  
    clk                                                                                                                                                             1.260        0.000                       0                     2  
    clk_div                                                                                                                                                        10.040        0.000                       0                     2  
  mmcm_clock_out                                                                                                                                                    0.538        0.000                       0                    11  
    pixel_clk           4.257        0.000                      0                  294        0.154        0.000                      0                  294        4.407        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_spi       clk_div             0.530        0.000                      0                    6        0.229        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       53.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.166ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 1.517ns (17.168%)  route 7.319ns (82.832%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.712ns = ( 68.151 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          2.574    13.871    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X22Y15         LUT3 (Prop_lut3_I0_O)        0.153    14.024 r  FPGA1_inst/QLINK1/DECODE/data32[3]_i_2/O
                         net (fo=1, routed)           0.998    15.023    FPGA1_inst/QLINK1/DECODE_n_46
    SLICE_X22Y18         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.434    68.151    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y18         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[3]/C
                         clock pessimism              0.369    68.520    
                         clock uncertainty           -0.096    68.424    
    SLICE_X22Y18         FDRE (Setup_fdre_C_D)       -0.235    68.189    FPGA1_inst/QLINK1/data32_reg[3]
  -------------------------------------------------------------------
                         required time                         68.189    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 53.166    

Slack (MET) :             53.648ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 1.516ns (18.209%)  route 6.809ns (81.791%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.717ns = ( 68.156 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          2.402    13.699    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.152    13.851 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_2/O
                         net (fo=1, routed)           0.660    14.512    FPGA1_inst/QLINK1/DECODE_n_26
    SLICE_X23Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.439    68.156    FPGA1_inst/QLINK1/CLK
    SLICE_X23Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/C
                         clock pessimism              0.369    68.525    
                         clock uncertainty           -0.096    68.429    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)       -0.269    68.160    FPGA1_inst/QLINK1/data32_reg[23]
  -------------------------------------------------------------------
                         required time                         68.160    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                 53.648    

Slack (MET) :             54.370ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 1.488ns (19.315%)  route 6.216ns (80.685%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.717ns = ( 68.156 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.369    12.666    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.790 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           1.101    13.890    FPGA1_inst/QLINK1/DECODE_n_53
    SLICE_X22Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.439    68.156    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/C
                         clock pessimism              0.369    68.525    
                         clock uncertainty           -0.096    68.429    
    SLICE_X22Y14         FDRE (Setup_fdre_C_CE)      -0.169    68.260    FPGA1_inst/QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         68.260    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                 54.370    

Slack (MET) :             54.406ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.488ns (19.408%)  route 6.179ns (80.592%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 68.155 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    12.721    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.845 r  FPGA1_inst/QLINK1/DECODE/data32[15]_i_1/O
                         net (fo=4, routed)           1.008    13.853    FPGA1_inst/QLINK1/DECODE_n_54
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.438    68.155    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[12]/C
                         clock pessimism              0.369    68.524    
                         clock uncertainty           -0.096    68.428    
    SLICE_X22Y15         FDRE (Setup_fdre_C_CE)      -0.169    68.259    FPGA1_inst/QLINK1/data32_reg[12]
  -------------------------------------------------------------------
                         required time                         68.259    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                 54.406    

Slack (MET) :             54.406ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.488ns (19.408%)  route 6.179ns (80.592%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 68.155 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    12.721    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.845 r  FPGA1_inst/QLINK1/DECODE/data32[15]_i_1/O
                         net (fo=4, routed)           1.008    13.853    FPGA1_inst/QLINK1/DECODE_n_54
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.438    68.155    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[14]/C
                         clock pessimism              0.369    68.524    
                         clock uncertainty           -0.096    68.428    
    SLICE_X22Y15         FDRE (Setup_fdre_C_CE)      -0.169    68.259    FPGA1_inst/QLINK1/data32_reg[14]
  -------------------------------------------------------------------
                         required time                         68.259    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                 54.406    

Slack (MET) :             54.406ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.488ns (19.408%)  route 6.179ns (80.592%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 68.155 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.424    12.721    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.845 r  FPGA1_inst/QLINK1/DECODE/data32[15]_i_1/O
                         net (fo=4, routed)           1.008    13.853    FPGA1_inst/QLINK1/DECODE_n_54
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.438    68.155    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y15         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[15]/C
                         clock pessimism              0.369    68.524    
                         clock uncertainty           -0.096    68.428    
    SLICE_X22Y15         FDRE (Setup_fdre_C_CE)      -0.169    68.259    FPGA1_inst/QLINK1/data32_reg[15]
  -------------------------------------------------------------------
                         required time                         68.259    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                 54.406    

Slack (MET) :             54.411ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.514ns (20.400%)  route 5.908ns (79.600%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 68.153 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.534    12.831    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I4_O)        0.150    12.981 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.627    13.608    FPGA1_inst/QLINK1/DECODE_n_68
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.436    68.153    FPGA1_inst/QLINK1/CLK
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/C
                         clock pessimism              0.369    68.522    
                         clock uncertainty           -0.096    68.426    
    SLICE_X19Y16         FDRE (Setup_fdre_C_CE)      -0.407    68.019    FPGA1_inst/QLINK1/adr_reg[4]
  -------------------------------------------------------------------
                         required time                         68.019    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 54.411    

Slack (MET) :             54.411ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.514ns (20.400%)  route 5.908ns (79.600%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 68.153 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.534    12.831    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I4_O)        0.150    12.981 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.627    13.608    FPGA1_inst/QLINK1/DECODE_n_68
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.436    68.153    FPGA1_inst/QLINK1/CLK
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/C
                         clock pessimism              0.369    68.522    
                         clock uncertainty           -0.096    68.426    
    SLICE_X19Y16         FDRE (Setup_fdre_C_CE)      -0.407    68.019    FPGA1_inst/QLINK1/adr_reg[5]
  -------------------------------------------------------------------
                         required time                         68.019    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 54.411    

Slack (MET) :             54.411ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.514ns (20.400%)  route 5.908ns (79.600%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 68.153 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.534    12.831    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I4_O)        0.150    12.981 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.627    13.608    FPGA1_inst/QLINK1/DECODE_n_68
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.436    68.153    FPGA1_inst/QLINK1/CLK
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/C
                         clock pessimism              0.369    68.522    
                         clock uncertainty           -0.096    68.426    
    SLICE_X19Y16         FDRE (Setup_fdre_C_CE)      -0.407    68.019    FPGA1_inst/QLINK1/adr_reg[6]
  -------------------------------------------------------------------
                         required time                         68.019    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 54.411    

Slack (MET) :             54.411ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (I rise@62.439ns - I rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.514ns (20.400%)  route 5.908ns (79.600%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 68.153 - 62.439 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X12Y21         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     6.704 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[4]/Q
                         net (fo=14, routed)          1.108     7.813    FPGA1_inst/QLINK1/DECODE/dec_data[4]
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.146     7.959 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           0.581     8.540    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.328     8.868 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.573     9.441    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.811    10.376    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.500 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          0.673    11.173    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.297 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.534    12.831    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I4_O)        0.150    12.981 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.627    13.608    FPGA1_inst/QLINK1/DECODE_n_68
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.436    68.153    FPGA1_inst/QLINK1/CLK
    SLICE_X19Y16         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[7]/C
                         clock pessimism              0.369    68.522    
                         clock uncertainty           -0.096    68.426    
    SLICE_X19Y16         FDRE (Setup_fdre_C_CE)      -0.407    68.019    FPGA1_inst/QLINK1/adr_reg[7]
  -------------------------------------------------------------------
                         required time                         68.019    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 54.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.752%)  route 0.318ns (69.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.558     1.848    FPGA1_inst/QLINK1/CLK
    SLICE_X23Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  FPGA1_inst/QLINK1/data32_reg[23]/Q
                         net (fo=6, routed)           0.318     2.307    FPGA1_inst/RAM_inst0/data32_reg[31]_0[23]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.220    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.588%)  route 0.277ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.558     1.848    FPGA1_inst/QLINK1/CLK
    SLICE_X23Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.128     1.976 r  FPGA1_inst/QLINK1/data32_reg[20]/Q
                         net (fo=4, routed)           0.277     2.254    FPGA1_inst/RAM_inst0/data32_reg[31]_0[20]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.242     2.166    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.649%)  route 0.338ns (67.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.556     1.846    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y17         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.164     2.010 r  FPGA1_inst/QLINK1/data32_reg[13]/Q
                         net (fo=5, routed)           0.338     2.349    FPGA1_inst/RAM_inst0/data32_reg[31]_0[13]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.220    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.558     1.848    FPGA1_inst/QLINK1/CLK
    SLICE_X23Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  FPGA1_inst/QLINK1/data32_reg[21]/Q
                         net (fo=6, routed)           0.365     2.354    FPGA1_inst/RAM_inst0/data32_reg[31]_0[21]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     2.220    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.534%)  route 0.371ns (72.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.558     1.848    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y14         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  FPGA1_inst/QLINK1/data32_reg[29]/Q
                         net (fo=6, routed)           0.371     2.360    FPGA1_inst/RAM_inst0/data32_reg[31]_0[29]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     2.220    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.919%)  route 0.366ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.557     1.847    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y16         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     2.011 r  FPGA1_inst/QLINK1/data32_reg[31]/Q
                         net (fo=6, routed)           0.366     2.378    FPGA1_inst/RAM_inst0/data32_reg[31]_0[31]
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.867     2.494    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y3          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.924    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296     2.220    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.558     1.848    FPGA1_inst/QLINK1/CLK
    SLICE_X25Y17         FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/Q
                         net (fo=1, routed)           0.112     2.101    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][2]
    SLICE_X24Y18         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.825     2.452    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X24Y18         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/C
                         clock pessimism             -0.590     1.861    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.070     1.931    FPGA1_inst/QLINK1/ENCODE/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.557     1.847    FPGA1_inst/QLINK1/CLK
    SLICE_X25Y18         FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[5]/Q
                         net (fo=1, routed)           0.112     2.100    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][5]
    SLICE_X24Y19         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.824     2.451    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X24Y19         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[5]/C
                         clock pessimism             -0.590     1.860    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.070     1.930    FPGA1_inst/QLINK1/ENCODE/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.090%)  route 0.115ns (44.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.557     1.847    FPGA1_inst/QLINK1/CLK
    SLICE_X25Y18         FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/Q
                         net (fo=1, routed)           0.115     2.103    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][6]
    SLICE_X24Y19         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.824     2.451    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X24Y19         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/C
                         clock pessimism             -0.590     1.860    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.072     1.932    FPGA1_inst/QLINK1/ENCODE/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.537%)  route 0.122ns (46.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/CLK
    SLICE_X27Y14         FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.122     2.114    FPGA1_inst/QLINK1/clk_cnt_reg[10]
    SLICE_X26Y15         FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.828     2.455    FPGA1_inst/QLINK1/CLK
    SLICE_X26Y15         FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[10]/C
                         clock pessimism             -0.590     1.864    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.076     1.940    FPGA1_inst/QLINK1/timestamp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y2      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y3      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X18Y16     FPGA1_inst/QLINK1/adr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X27Y12     FPGA1_inst/QLINK1/clk_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y16     FPGA1_inst/QLINK1/adr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X19Y16     FPGA1_inst/QLINK1/adr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y17     FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y17     FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y17     FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y17     FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y17     FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y14     FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y14     FPGA1_inst/QLINK1/clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X20Y18     FPGA1_inst/QLINK1/nxt_char_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y18     FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y18     FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y18     FPGA1_inst/QLINK1/clk_cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y18     FPGA1_inst/QLINK1/clk_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y13     FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y13     FPGA1_inst/QLINK1/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X27Y13     FPGA1_inst/QLINK1/clk_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi
  To Clock:  clk_spi

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.247ns,  Total Violation       -0.247ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.671ns (34.318%)  route 1.284ns (65.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.706 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.518     6.773 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/Q
                         net (fo=5, routed)           0.669     7.443    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[0]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.153     7.596 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1/O
                         net (fo=2, routed)           0.615     8.211    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1_n_0
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.501     8.706    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                         clock pessimism              0.454     9.160    
                         clock uncertainty           -0.061     9.099    
    SLICE_X41Y26         FDSE (Setup_fdse_C_D)       -0.268     8.831    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.642ns (33.152%)  route 1.295ns (66.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.706 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.518     6.773 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/Q
                         net (fo=5, routed)           0.669     7.443    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.567 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1/O
                         net (fo=2, routed)           0.625     8.192    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1_n_0
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.501     8.706    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[1]/C
                         clock pessimism              0.454     9.160    
                         clock uncertainty           -0.061     9.099    
    SLICE_X41Y26         FDSE (Setup_fdse_C_D)       -0.081     9.018    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[1]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.671ns (43.328%)  route 0.878ns (56.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.706 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.518     6.773 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/Q
                         net (fo=5, routed)           0.669     7.443    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[0]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.153     7.596 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1/O
                         net (fo=2, routed)           0.209     7.804    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1_n_0
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.501     8.706    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
                         clock pessimism              0.454     9.160    
                         clock uncertainty           -0.061     9.099    
    SLICE_X41Y26         FDSE (Setup_fdse_C_D)       -0.274     8.825    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.222%)  route 0.830ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.707 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.478     6.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.499     7.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.295     7.528 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=6, routed)           0.331     7.858    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.502     8.707    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                         clock pessimism              0.454     9.161    
                         clock uncertainty           -0.061     9.100    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.169     8.931    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_spi rise@2.927ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.720%)  route 1.060ns (62.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.706 - 2.927 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.616     6.255    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.518     6.773 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/Q
                         net (fo=5, routed)           0.669     7.443    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.567 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1/O
                         net (fo=2, routed)           0.391     7.957    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1_n_0
    SLICE_X40Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    2.927     2.927 r  
    L5                                                0.000     2.927 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.927    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369     4.296 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157     5.452    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.535 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     7.113    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.204 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.501     8.706    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
                         clock pessimism              0.476     9.182    
                         clock uncertainty           -0.061     9.121    
    SLICE_X40Y26         FDSE (Setup_fdse_C_D)       -0.030     9.091    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  1.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.581     1.871    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/Q
                         net (fo=15, routed)          0.078     2.091    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[0]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]_i_1/O
                         net (fo=1, routed)           0.000     2.136    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.849     2.476    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
                         clock pessimism             -0.591     1.884    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.121     2.005    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.217%)  route 0.156ns (42.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/Q
                         net (fo=2, routed)           0.156     2.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[10]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.045     2.239 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000     2.239    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.851     2.478    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism             -0.591     1.886    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.121     2.007    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.188ns (48.923%)  route 0.196ns (51.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X39Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/Q
                         net (fo=2, routed)           0.196     2.211    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[21]
    SLICE_X40Y27         LUT3 (Prop_lut3_I1_O)        0.047     2.258 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000     2.258    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.851     2.478    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism             -0.591     1.886    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.131     2.017    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X39Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/Q
                         net (fo=2, routed)           0.168     2.183    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[21]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.228 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]_i_1/O
                         net (fo=1, routed)           0.000     2.228    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.851     2.478    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X39Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                         clock pessimism             -0.604     1.873    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/Q
                         net (fo=2, routed)           0.175     2.213    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[10]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.258 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[10]_i_1/O
                         net (fo=1, routed)           0.000     2.258    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[10]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.852     2.479    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                         clock pessimism             -0.605     1.873    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.120     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FPGA1_inst/ram_clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/ram_clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.560     1.850    FPGA1_inst/CLK_SPI_O
    SLICE_X16Y46         FDRE                                         r  FPGA1_inst/ram_clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.128     1.978 r  FPGA1_inst/ram_clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.160     2.139    FPGA1_inst/ram_clk_cnt[1]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.102     2.241 r  FPGA1_inst/ram_clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.241    FPGA1_inst/ram_clk_cnt[1]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  FPGA1_inst/ram_clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.831     2.458    FPGA1_inst/CLK_SPI_O
    SLICE_X16Y46         FDRE                                         r  FPGA1_inst/ram_clk_cnt_reg[1]/C
                         clock pessimism             -0.607     1.850    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.107     1.957    FPGA1_inst/ram_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.508%)  route 0.245ns (56.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.581     1.871    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/Q
                         net (fo=15, routed)          0.245     2.258    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[0]
    SLICE_X40Y28         LUT3 (Prop_lut3_I2_O)        0.048     2.306 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[9]_i_1/O
                         net (fo=1, routed)           0.000     2.306    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[9]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.852     2.479    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/C
                         clock pessimism             -0.591     1.887    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.131     2.018    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.111%)  route 0.249ns (56.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.581     1.871    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X41Y26         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/Q
                         net (fo=15, routed)          0.249     2.262    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[0]
    SLICE_X40Y28         LUT3 (Prop_lut3_I2_O)        0.048     2.310 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[14]_i_1/O
                         net (fo=1, routed)           0.000     2.310    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[14]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.852     2.479    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C
                         clock pessimism             -0.591     1.887    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.131     2.018    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.207ns (47.339%)  route 0.230ns (52.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y28         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/Q
                         net (fo=2, routed)           0.230     2.268    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[12]
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.043     2.311 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000     2.311    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.851     2.478    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism             -0.591     1.886    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.131     2.017    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.570%)  route 0.176ns (41.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.581     1.871    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.148     2.019 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/Q
                         net (fo=4, routed)           0.176     2.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.101     2.297 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.297    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter[1]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.849     2.476    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y26         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
                         clock pessimism             -0.604     1.871    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.131     2.002    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi
Waveform(ns):       { 0.000 1.463 }
Period(ns):         2.927
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         2.927       -0.247     BUFR_X1Y3        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clk_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         2.927       0.772      BUFGCTRL_X0Y2    FPGA1_inst/clocking_1_inst/BUFG_spi_inst/I
Min Period        n/a     BUFR/I              n/a            1.666         2.927       1.261      BUFR_X1Y0        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.927       1.678      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.927       1.927      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.927       210.433    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X39Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X39Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.463       0.963      SLICE_X41Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.463       0.963      SLICE_X41Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.463       0.963      SLICE_X41Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.463       0.963      SLICE_X40Y26     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.463       0.963      SLICE_X40Y27     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.463 }
Period(ns):         2.927
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clk_inst/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.927       1.260      OLOGIC_X1Y27  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.927       1.260      OLOGIC_X1Y29  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 5.854 }
Period(ns):         11.707
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         11.707      10.040     OLOGIC_X1Y27  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         11.707      10.040     OLOGIC_X1Y29  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clock_out
  To Clock:  mmcm_clock_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clock_out
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     BUFR/I              n/a            1.666         2.694       1.028      BUFR_X0Y1        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 4.404ns (48.510%)  route 4.675ns (51.490%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.719    15.795    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.919 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.919    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[4]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X2Y7           FDSE (Setup_fdse_C_D)        0.079    20.176    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 4.404ns (48.660%)  route 4.647ns (51.340%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.691    15.767    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.891 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.891    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X2Y7           FDSE (Setup_fdse_C_D)        0.077    20.174    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -15.891    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 4.404ns (49.436%)  route 4.505ns (50.564%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.549    15.625    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.749 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.749    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[1]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X2Y7           FDSE (Setup_fdse_C_D)        0.081    20.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.404ns (49.732%)  route 4.451ns (50.268%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.496    15.572    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.696 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.696    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[7]_i_1_n_0
    SLICE_X3Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[7]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X3Y7           FDSE (Setup_fdse_C_D)        0.031    20.128    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.128    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 4.404ns (49.744%)  route 4.449ns (50.256%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.494    15.570    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.694 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.694    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[6]_i_1_n_0
    SLICE_X3Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X3Y7           FDSE (Setup_fdse_C_D)        0.029    20.126    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                         -15.694    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 4.404ns (50.740%)  route 4.275ns (49.260%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 19.632 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.320    15.396    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.124    15.520 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.520    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1_n_0
    SLICE_X4Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.707    19.632    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/C
                         clock pessimism              0.563    20.195    
                         clock uncertainty           -0.099    20.096    
    SLICE_X4Y12          FDSE (Setup_fdse_C_D)        0.029    20.125    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.520    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 4.404ns (50.814%)  route 4.263ns (49.186%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 19.635 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.307    15.383    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.507 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.507    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1_n_0
    SLICE_X4Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.710    19.635    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/C
                         clock pessimism              0.563    20.198    
                         clock uncertainty           -0.099    20.099    
    SLICE_X4Y7           FDSE (Setup_fdse_C_D)        0.029    20.128    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.128    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.404ns (50.589%)  route 4.301ns (49.411%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 19.633 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.346    15.422    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.546 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[2]_i_1/O
                         net (fo=1, routed)           0.000    15.546    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[2]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.708    19.633    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X2Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[2]/C
                         clock pessimism              0.563    20.196    
                         clock uncertainty           -0.099    20.097    
    SLICE_X2Y7           FDSE (Setup_fdse_C_D)        0.079    20.176    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 4.404ns (50.880%)  route 4.252ns (49.120%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 19.635 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.296    15.372    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.124    15.496 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.496    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[5]_i_1_n_0
    SLICE_X4Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.710    19.635    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/C
                         clock pessimism              0.563    20.198    
                         clock uncertainty           -0.099    20.099    
    SLICE_X4Y7           FDSE (Setup_fdse_C_D)        0.031    20.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 4.404ns (51.543%)  route 4.140ns (48.457%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 19.631 - 13.468 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.003 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.841    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.295 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.141    10.435    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.559 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.559    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.091 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.091    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.425 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.815    12.240    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.303    12.543 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.543    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.076 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.185    15.261    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.124    15.385 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.385    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1_n_0
    SLICE_X3Y11          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.925 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    19.631    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y11          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/C
                         clock pessimism              0.563    20.194    
                         clock uncertainty           -0.099    20.095    
    SLICE_X3Y11          FDSE (Setup_fdse_C_D)        0.029    20.124    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -15.385    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.258     2.244    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/pixel_clk
    SLICE_X3Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     2.385 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[7]/Q
                         net (fo=1, routed)           0.099     2.485    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_9
    SLICE_X1Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.293     2.830    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[7]/C
                         clock pessimism             -0.571     2.258    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.072     2.330    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.260     2.246    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X2Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     2.410 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[22]/Q
                         net (fo=3, routed)           0.062     2.473    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[22]
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.045     2.518 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/p_0_out/O
                         net (fo=1, routed)           0.000     2.518    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/p_0_out_n_0
    SLICE_X3Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.833    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X3Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[0]/C
                         clock pessimism             -0.573     2.259    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     2.351    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.247    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.112     2.500    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_16
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.835    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.571     2.263    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.070     2.333    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.263%)  route 0.127ns (43.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.282     2.268    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X10Y13         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     2.432 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/Q
                         net (fo=7, routed)           0.127     2.560    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]
    SLICE_X8Y13          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.318     2.855    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X8Y13          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/CLK
                         clock pessimism             -0.565     2.289    
    SLICE_X8Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.391    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.248    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     2.389 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.113     2.502    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_7
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.836    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.574     2.261    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.072     2.333    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.247    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[2]/Q
                         net (fo=1, routed)           0.112     2.500    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_14
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.835    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[2]/C
                         clock pessimism             -0.571     2.263    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.066     2.329    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.247    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.121     2.510    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_13
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.833    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.571     2.261    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.075     2.336    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.247    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/Q
                         net (fo=1, routed)           0.114     2.502    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_11
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.833    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/C
                         clock pessimism             -0.571     2.261    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.066     2.327    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.683%)  route 0.141ns (46.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.284     2.270    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X10Y11         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     2.434 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=7, routed)           0.141     2.576    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X8Y12          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.319     2.856    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X8Y12          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
                         clock pessimism             -0.565     2.290    
    SLICE_X8Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.398    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.851%)  route 0.159ns (49.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.986 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.283     2.269    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X10Y12         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     2.433 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/Q
                         net (fo=8, routed)           0.159     2.592    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]
    SLICE_X8Y12          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.537 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.319     2.856    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X8Y12          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
                         clock pessimism             -0.565     2.290    
    SLICE_X8Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.407    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y2   FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y12  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y11  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y16  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y15  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X4Y4    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/dc_bias_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y13   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y13   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y13   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y13   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][9]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y14  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y11   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        3.257ns  (logic 0.478ns (14.677%)  route 2.779ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.478    15.515 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           2.779    18.294    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.796    18.823    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.823    
                         arrival time                         -18.294    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        3.338ns  (logic 0.518ns (15.518%)  route 2.820ns (84.482%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518    15.555 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           2.820    18.375    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    18.994    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        3.056ns  (logic 0.478ns (15.642%)  route 2.578ns (84.358%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.478    15.515 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           2.578    18.093    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.802    18.817    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                         -18.093    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        3.145ns  (logic 0.518ns (16.470%)  route 2.627ns (83.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518    15.555 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           2.627    18.182    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    18.994    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        2.942ns  (logic 0.478ns (16.249%)  route 2.464ns (83.751%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.478    15.515 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           2.464    17.979    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.797    18.822    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.927ns  (clk_div rise@11.707ns - clk_spi rise@8.780ns)
  Data Path Delay:        2.772ns  (logic 0.518ns (18.687%)  route 2.254ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 19.319 - 11.707 ) 
    Source Clock Delay      (SCD):    6.256ns = ( 15.037 - 8.780 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    8.780     8.780 r  
    L5                                                0.000     8.780 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     8.780    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    10.220 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360    11.579    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.667 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656    13.324    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.420 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.617    15.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518    15.555 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           2.254    17.809    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   11.707    11.707 r  
    L5                                                0.000    11.707 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    11.707    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    13.076 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    14.233    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.316 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.894    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.985 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          1.649    17.634    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    18.552 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    19.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.361    19.681    
                         clock uncertainty           -0.061    19.619    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    18.994    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                  1.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.148ns (11.646%)  route 1.123ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.148     2.021 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           1.123     3.144    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.915    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.164ns (12.059%)  route 1.196ns (87.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           1.196     3.233    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.968    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.148ns (10.916%)  route 1.208ns (89.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.148     2.021 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           1.208     3.229    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.914    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.428%)  route 1.271ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           1.271     3.308    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.968    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.148ns (10.236%)  route 1.298ns (89.764%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.148     2.021 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           1.298     3.319    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.915    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@1.463ns period=2.927ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@5.854ns period=11.707ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.164ns (10.295%)  route 1.429ns (89.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.583     1.873    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    SLICE_X40Y27         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           1.429     3.466    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=26, routed)          0.918     2.545    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_spi_b
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     2.976 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     3.285    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.336     2.949    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.968    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.498    





