{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79924,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79971,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000764212,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000452545,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00012931,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000452545,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 86.3328,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 429.162,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 165.158,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 51.2992,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 90.0864,
	"finish__design__instance__count__class:sequential_cell": 152,
	"finish__design__instance__area__class:sequential_cell": 4481.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 146,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1941.86,
	"finish__design__instance__count": 381,
	"finish__design__instance__area": 7245.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.76507,
	"finish__clock__skew__setup": 0.00665684,
	"finish__clock__skew__hold": 0.00665684,
	"finish__timing__drv__max_slew_limit": 0.692207,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.89939,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00303834,
	"finish__power__switching__total": 0.00156026,
	"finish__power__leakage__total": 2.63042e-09,
	"finish__power__total": 0.0045986,
	"finish__design__io": 29,
	"finish__design__die__area": 11772.2,
	"finish__design__core__area": 10935.5,
	"finish__design__instance__count": 521,
	"finish__design__instance__area": 7420.87,
	"finish__design__instance__count__stdcell": 521,
	"finish__design__instance__area__stdcell": 7420.87,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.678604,
	"finish__design__instance__utilization__stdcell": 0.678604,
	"finish__design__rows": 38,
	"finish__design__rows:unithd": 38,
	"finish__design__sites": 8740,
	"finish__design__sites:unithd": 8740,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}