{"top":"global.nlmeans_simple_trunc",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_d_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_d_stencil"
          }
        },
        "connections":[
          ["self.d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_write.0","inner_compute.out_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_d_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read",["Array",6,["Array",16,"BitIn"]]],
          ["d_stencil_op_hcompute_d_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_d_stencil_1"
          }
        },
        "connections":[
          ["self.d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_1_read.0","inner_compute.in0_d_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.d_stencil_op_hcompute_d_stencil_1_write.0","inner_compute.out_d_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_d_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["d_stencil_op_hcompute_d_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["d_stencil_out_op_hcompute_d_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_d_stencil_2"
          }
        },
        "connections":[
          ["self.d_stencil_op_hcompute_d_stencil_2_read.0","inner_compute.in0_d_stencil.0"],
          ["self.d_stencil_out_op_hcompute_d_stencil_2_write.0","inner_compute.out_d_stencil_out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "d_stencil_clkwrk_dsa3_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_d_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_d_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_d_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_d_stencil_write.0","self.op_hcompute_d_stencil_1_read.0"]
        ]
      },
      "d_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_d_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_d_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_d_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_d_stencil_2_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_d_stencil_2_read.0","self.op_hcompute_d_stencil_1_write.0"]
        ]
      },
      "hcompute_blur_d_stencil":{
        "type":["Record",[
          ["out_blur_d_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_d_stencil","const_p0__760.out"]
        ]
      },
      "hcompute_blur_d_stencil_1":{
        "type":["Record",[
          ["out_blur_d_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_blur_d_y_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_blur_d_stencil_1_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_2_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_3_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_d_y_stencil_4_blur_d_y_stencil_5_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_d_stencil.0","add_blur_d_stencil_1_769_770.in0"],
          ["add_blur_d_y_stencil_3_768_769.out","add_blur_d_stencil_1_769_770.in1"],
          ["add_blur_d_y_stencil_2_770_771.in1","add_blur_d_stencil_1_769_770.out"],
          ["self.in1_blur_d_y_stencil.0","add_blur_d_y_stencil_2_770_771.in0"],
          ["self.out_blur_d_stencil","add_blur_d_y_stencil_2_770_771.out"],
          ["self.in1_blur_d_y_stencil.1","add_blur_d_y_stencil_3_768_769.in0"],
          ["add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.out","add_blur_d_y_stencil_3_768_769.in1"],
          ["self.in1_blur_d_y_stencil.2","add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.in0"],
          ["self.in1_blur_d_y_stencil.3","add_blur_d_y_stencil_4_blur_d_y_stencil_5_768.in1"]
        ]
      },
      "hcompute_blur_d_y_stencil":{
        "type":["Record",[
          ["out_blur_d_y_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_d_y_stencil","const_p0__731.out"]
        ]
      },
      "hcompute_blur_d_y_stencil_1":{
        "type":["Record",[
          ["out_blur_d_y_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_y_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_d_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_blur_d_y_stencil_1_741_742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_2_742_743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_3_740_741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_4_d_stencil_5_740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_d_y_stencil.0","add_blur_d_y_stencil_1_741_742.in0"],
          ["add_d_stencil_3_740_741.out","add_blur_d_y_stencil_1_741_742.in1"],
          ["add_d_stencil_2_742_743.in1","add_blur_d_y_stencil_1_741_742.out"],
          ["self.in1_d_stencil.0","add_d_stencil_2_742_743.in0"],
          ["self.out_blur_d_y_stencil","add_d_stencil_2_742_743.out"],
          ["self.in1_d_stencil.1","add_d_stencil_3_740_741.in0"],
          ["add_d_stencil_4_d_stencil_5_740.out","add_d_stencil_3_740_741.in1"],
          ["self.in1_d_stencil.2","add_d_stencil_4_d_stencil_5_740.in0"],
          ["self.in1_d_stencil.3","add_d_stencil_4_d_stencil_5_740.in1"]
        ]
      },
      "hcompute_d_stencil":{
        "type":["Record",[
          ["out_d_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_d_stencil","const_p0__680.out"]
        ]
      },
      "hcompute_d_stencil_1":{
        "type":["Record",[
          ["out_d_stencil",["Array",16,"Bit"]],
          ["in0_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_696_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_698_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_d_stencil_1_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_695_695_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_697_697_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_699_699_700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_695_695_696.out","add_696_702_703.in0"],
          ["add_d_stencil_1_701_702.out","add_696_702_703.in1"],
          ["self.out_d_stencil","add_696_702_703.out"],
          ["mul_697_697_698.out","add_698_700_701.in0"],
          ["mul_699_699_700.out","add_698_700_701.in1"],
          ["add_d_stencil_1_701_702.in1","add_698_700_701.out"],
          ["self.in0_d_stencil.0","add_d_stencil_1_701_702.in0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.out","mul_695_695_696.in0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.out","mul_695_695_696.in1"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.out","mul_697_697_698.in0"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.out","mul_697_697_698.in1"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.out","mul_699_699_700.in0"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.out","mul_699_699_700.in1"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.in0","self.in1_hw_input_global_wrapper_stencil.0"],
          ["sub_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_695.in1","self.in1_hw_input_global_wrapper_stencil.1"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.in0","self.in1_hw_input_global_wrapper_stencil.2"],
          ["sub_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_4_697.in1","self.in1_hw_input_global_wrapper_stencil.3"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.in0","self.in1_hw_input_global_wrapper_stencil.4"],
          ["sub_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_6_699.in1","self.in1_hw_input_global_wrapper_stencil.5"]
        ]
      },
      "hcompute_d_stencil_2":{
        "type":["Record",[
          ["out_d_stencil_out",["Array",16,"Bit"]],
          ["in0_d_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_d_stencil_out","self.in0_d_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_881_882_883":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_879_880_881":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_881_882_883.in1","const_p0__882.out"],
          ["smin_879_880_881.in1","const_p255__880.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.in1"],
          ["smin_879_880_881.in0","mul_non_local_means_sum_stencil_4_non_local_means_div_stencil_2_879.out"],
          ["smax_881_882_883.out","self.out_hw_output_stencil"],
          ["smin_879_880_881.out","smax_881_882_883.in0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_898_899_900":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_896_897_898":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_898_899_900.in1","const_p0__899.out"],
          ["smin_896_897_898.in1","const_p255__897.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.in1"],
          ["smin_896_897_898.in0","mul_non_local_means_sum_stencil_5_non_local_means_div_stencil_3_896.out"],
          ["smax_898_899_900.out","self.out_hw_output_stencil"],
          ["smin_896_897_898.out","smax_898_899_900.in0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p255__914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "smax_915_916_917":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_913_914_915":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_915_916_917.in1","const_p0__916.out"],
          ["smin_913_914_915.in1","const_p255__914.out"],
          ["self.in1_non_local_means_sum_stencil.0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.in0"],
          ["self.in0_non_local_means_div_stencil.0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.in1"],
          ["smin_913_914_915.in0","mul_non_local_means_sum_stencil_6_non_local_means_div_stencil_4_913.out"],
          ["smax_915_916_917.out","self.out_hw_output_stencil"],
          ["smin_913_914_915.out","smax_915_916_917.in0"]
        ]
      },
      "hcompute_non_local_means_div_stencil":{
        "type":["Record",[
          ["out_non_local_means_div_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_div_stencil","const_p0__787.out"]
        ]
      },
      "hcompute_non_local_means_div_stencil_1":{
        "type":["Record",[
          ["out_non_local_means_div_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_non_local_means_div_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_div_stencil_1_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_2_792_793":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          }
        },
        "connections":[
          ["self.in1_non_local_means_div_stencil.0","add_non_local_means_div_stencil_1_793_794.in0"],
          ["ashr_blur_d_stencil_2_792_793.out","add_non_local_means_div_stencil_1_793_794.in1"],
          ["self.out_non_local_means_div_stencil","add_non_local_means_div_stencil_1_793_794.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_2_792_793.in0"],
          ["const_p4__792.out","ashr_blur_d_stencil_2_792_793.in1"]
        ]
      },
      "hcompute_non_local_means_sum_stencil":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__803.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_1":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__806.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_2":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_non_local_means_sum_stencil","const_p0__809.out"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_3":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_1_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_3_815_816":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_7_816_817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_1_817_818.in0"],
          ["mul_hw_input_global_wrapper_stencil_7_816_817.out","add_non_local_means_sum_stencil_1_817_818.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_1_817_818.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_3_815_816.in0"],
          ["const_p4__815.out","ashr_blur_d_stencil_3_815_816.in1"],
          ["mul_hw_input_global_wrapper_stencil_7_816_817.in1","ashr_blur_d_stencil_3_815_816.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_7_816_817.in0"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_4":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_2_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_4_836_837":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_8_837_838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_2_838_839.in0"],
          ["mul_hw_input_global_wrapper_stencil_8_837_838.out","add_non_local_means_sum_stencil_2_838_839.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_2_838_839.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_4_836_837.in0"],
          ["const_p4__836.out","ashr_blur_d_stencil_4_836_837.in1"],
          ["mul_hw_input_global_wrapper_stencil_8_837_838.in1","ashr_blur_d_stencil_4_836_837.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_8_837_838.in0"]
        ]
      },
      "hcompute_non_local_means_sum_stencil_5":{
        "type":["Record",[
          ["out_non_local_means_sum_stencil",["Array",16,"Bit"]],
          ["in0_blur_d_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_non_local_means_sum_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_non_local_means_sum_stencil_3_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_blur_d_stencil_5_857_858":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_9_858_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_non_local_means_sum_stencil.0","add_non_local_means_sum_stencil_3_859_860.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_858_859.out","add_non_local_means_sum_stencil_3_859_860.in1"],
          ["self.out_non_local_means_sum_stencil","add_non_local_means_sum_stencil_3_859_860.out"],
          ["self.in0_blur_d_stencil.0","ashr_blur_d_stencil_5_857_858.in0"],
          ["const_p4__857.out","ashr_blur_d_stencil_5_857_858.in1"],
          ["mul_hw_input_global_wrapper_stencil_9_858_859.in1","ashr_blur_d_stencil_5_857_858.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_9_858_859.in0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_d_stencil_1_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_d_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2062],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,35],"read_data_starting_addr":[20],"read_data_stride":[1,10],"write_data_starting_addr":[20],"write_data_stride":[1,2]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[82],"read_data_stride":[0,0,1,4,8]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[49],"cycle_stride":[64,640],"dimensionality":2,"extent":[10,40],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,10]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2092],"cycle_stride":[2,4,16,64,640],"dimensionality":5,"extent":[2,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,10,0,1,10],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,64,640],"dimensionality":5,"extent":[4,4,4,9,35],"read_data_starting_addr":[0],"read_data_stride":[1,8,1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_d_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_d_stencil_1_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_d_stencil_1_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_d_stencil_1_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_d_stencil_1_read.4"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_d_stencil_1_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"]
        ]
      },
      "nlmeans_simple_trunc":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["d_stencil_out_op_hcompute_d_stencil_2_write_valid","Bit"],
          ["d_stencil_out_op_hcompute_d_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_stencil":{
            "modref":"global.d_stencil_ub"
          },
          "d_stencil_clkwrk_dsa3":{
            "modref":"global.d_stencil_clkwrk_dsa3_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_d_stencil":{
            "modref":"global.cu_op_hcompute_d_stencil"
          },
          "op_hcompute_d_stencil_1":{
            "modref":"global.cu_op_hcompute_d_stencil_1"
          },
          "op_hcompute_d_stencil_2":{
            "modref":"global.cu_op_hcompute_d_stencil_2"
          },
          "op_hcompute_d_stencil_2_exe_start":{
            "modref":"global.op_hcompute_d_stencil_2_exe_start_pt__U8"
          },
          "op_hcompute_d_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[2096],"cycle_stride":[1,4,16,640],"dimensionality":4,"extent":[4,4,36,35]}},"mode":"lake"}
          },
          "op_hcompute_d_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_d_stencil_2_read_start":{
            "modref":"global.op_hcompute_d_stencil_2_read_start_pt__U7"
          },
          "op_hcompute_d_stencil_2_write_start":{
            "modref":"global.op_hcompute_d_stencil_2_write_start_pt__U9"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U17"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U16"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U18"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U12"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U11"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U13"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[16,640],"dimensionality":2,"extent":[40,40]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U23"
          }
        },
        "connections":[
          ["self.clk","_U14.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U14.in"],
          ["self.clk","_U19.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U19.in"],
          ["self.clk","_U24.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U24.in"],
          ["self.clk","d_stencil.clk"],
          ["op_hcompute_d_stencil_1.d_stencil_op_hcompute_d_stencil_1_write","d_stencil.op_hcompute_d_stencil_1_write"],
          ["op_hcompute_d_stencil_2.d_stencil_op_hcompute_d_stencil_2_read","d_stencil.op_hcompute_d_stencil_2_read"],
          ["self.reset","d_stencil.reset"],
          ["self.clk","d_stencil_clkwrk_dsa3.clk"],
          ["op_hcompute_d_stencil_1.d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_1_read","d_stencil_clkwrk_dsa3.op_hcompute_d_stencil_1_read"],
          ["op_hcompute_d_stencil.d_stencil_clkwrk_dsa3_op_hcompute_d_stencil_write","d_stencil_clkwrk_dsa3.op_hcompute_d_stencil_write"],
          ["self.reset","d_stencil_clkwrk_dsa3.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_d_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_d_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_d_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_d_stencil.clk"],
          ["self.clk","op_hcompute_d_stencil_1.clk"],
          ["self.clk","op_hcompute_d_stencil_2.clk"],
          ["self.d_stencil_out_op_hcompute_d_stencil_2_write","op_hcompute_d_stencil_2.d_stencil_out_op_hcompute_d_stencil_2_write"],
          ["op_hcompute_d_stencil_2_port_controller.stencil_valid","op_hcompute_d_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_d_stencil_2_port_controller.clk"],
          ["op_hcompute_d_stencil_2_port_controller_clk_en_const.out","op_hcompute_d_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_d_stencil_2_port_controller.flush"],
          ["op_hcompute_d_stencil_2_port_controller_clk_en_const.out","op_hcompute_d_stencil_2_port_controller.rst_n"],
          ["op_hcompute_d_stencil_2_read_start.in","op_hcompute_d_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_d_stencil_2_write_start.in","op_hcompute_d_stencil_2_port_controller.stencil_valid"],
          ["self.d_stencil_out_op_hcompute_d_stencil_2_write_valid","op_hcompute_d_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"]
        ]
      },
      "op_hcompute_d_stencil_2_exe_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_d_stencil_2_read_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_d_stencil_2_write_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U16":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U18":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U11":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
