This subfolder contains the Design VHDL file and the required testbench to run on  modelsim 
