tclmode

# Generated by Genus(TM) Synthesis Solution 19.15-s090_1, revision 1.479a
# Generated on: Thu Nov 30 17:03:23 CST 2023 (Thu Nov 30 23:03:23 UTC 2023)

set_screen_display -noprogress
set_dofile_abort exit

### Alias mapping flow is enabled. ###
# Root attribute 'wlec_rtl_name_mapping_flow' was 'false'.
# Root attribute 'alias_flow'                 was 'true'.

set lec_version [regsub {(-)[A-Za-z]} $env(LEC_VERSION) ""]

# Turns on the flowgraph datapath solver.
set wlec_analyze_dp_flowgraph true
# Indicates that resource sharing datapath optimization is present.
set share_dp_analysis         false

# The flowgraph solver is recommended for datapath analysis in LEC 19.1 or newer.
set lec_version_required "19.10100"
if {$lec_version >= $lec_version_required &&
    $wlec_analyze_dp_flowgraph} {
    set DATAPATH_SOLVER_OPTION "-flowgraph"
} elseif {$share_dp_analysis} {
    set DATAPATH_SOLVER_OPTION "-share"
} else {
    set DATAPATH_SOLVER_OPTION ""
}

tcl_set_command_name_echo on

set_log_file fv/FULLCHIP/rtl_to_fv_map.log -replace

usage -auto -elapse

set_verification_information rtl_fv_map_db

read_implementation_information fv/FULLCHIP -revised fv_map

# Root attribute 'wlec_multithread_license_list' can be used to specify a license list
# for multithreaded processing. The default list is used otherwise.
set_parallel_option -threads 1,4 -norelease_license
set_compare_options -threads 1,4

set env(RC_VERSION)     "19.15-s090_1"
set env(CDN_SYNTH_ROOT) "/apps/cadence/genus_19.1/tools.lnx86"
set CDN_SYNTH_ROOT      "/apps/cadence/genus_19.1/tools.lnx86"
set env(CW_DIR) "/apps/cadence/genus_19.1/tools.lnx86/lib/chipware"
set CW_DIR      "/apps/cadence/genus_19.1/tools.lnx86/lib/chipware"

# default is to error out when module definitions are missing
set_undefined_cell black_box -noascend -both

add_notranslate_modules -library -both TS1N28HPCPSVTB1024X32M4SW

add_search_path . /apps/cadence/genus_19.1/tools.lnx86/lib/tech -library -both
read_library -liberty -both /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a/tphn28hpcpgv18tt0p9v1p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v0p9v25c.lib /project/chriskim01/chipfab/rare23/SRAM/ts1n28hpcpsvtb1024x32m4sw_180a/NLDM/ts1n28hpcpsvtb1024x32m4sw_180a_tt0p9v25c.lib /project/chriskim01/chipfab/rare23/SRAM/ts1n28hpcpsvtb2048x32m4sw_180a/NLDM/ts1n28hpcpsvtb2048x32m4sw_180a_tt0p9v25c.lib /project/chriskim01/chipfab/rare23/LIBERATE/lib/rare_riscv_test_w_mem.lib

set_undriven_signal 0 -golden
set lec_version_required "16.20100"
if {$lec_version >= $lec_version_required} {
    set_naming_style genus -golden
} else {
    set_naming_style rc -golden
}
set_naming_rule "%s\[%d\]" -instance_array -golden
set_naming_rule "%s_reg" -register -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
set lec_version_required "17.10200"
if {$lec_version >= $lec_version_required} {
    set_naming_rule -ungroup_separator {_} -golden
}

# Align LEC's treatment of mismatched port widths with constant
# connections with Genus's. Genus message CDFG-467 and LEC message
# HRC3.6 may indicate the presence of this issue.
# This option is only available with LEC 17.20-d301 or later.
set lec_version_required "17.20301"
if {$lec_version >= $lec_version_required} {
    set_hdl_options -const_port_extend
}

set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
add_search_path . -design -golden
read_design -enumconstraint -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -sv09  /project/chriskim01/chipfab/rare23/Genus/fullchip/FULLCHIP/FULLCHIP.v /project/chriskim01/chipfab/rare23/Genus/fullchip/io/io_conn.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/RARECHIP.v /project/chriskim01/chipfab/rare23/Genus/fullchip/axi/rare_heater_control_s_axi.v /project/chriskim01/chipfab/rare23/Genus/fullchip/axi/buffered_rare_heater_control_s_axi.v /project/chriskim01/chipfab/rare23/Genus/fullchip/axi/skid_buffer.v /project/chriskim01/chipfab/rare23/Genus/fullchip/axi/sync_fifo.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/ddls/ddls_decoder.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/ddls/ddls_delayed_resetb.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/ddls/ddls.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/top_RARE_phy.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/rare_sram_mux.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/riscv_clk_control.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/fullchip_out_mux.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/riscv/rare_core/rare_clk_mux.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/VCO_full.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/ROSC101_SEL_INV.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/buff_block_vco.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/freq_div_12b.v /project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/freq_div_3b.v /project/chriskim01/chipfab/rare23/Innovus/fullchip/core/dco/DCO_TOP_GATE.v
elaborate_design -golden -root {FULLCHIP} -rootonly -rootonly  

read_design -verilog95   -revised -lastmod -noelab fv/FULLCHIP/fv_map.v.gz
elaborate_design -revised -root {FULLCHIP}

uniquify -all -nolib -golden

report_design_data
report_black_box

set_flatten_model -seq_constant
set_flatten_model -seq_constant_x_to 0
set_flatten_model -nodff_to_dlat_zero
set_flatten_model -nodff_to_dlat_feedback
set_flatten_model -hier_seq_merge

set_flatten_model -balanced_modeling

#add_name_alias fv/FULLCHIP/fv_map.singlebit.original_name.alias.json.gz -revised
#set_mapping_method -alias -revised
#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff dlat -both

# modules were tagged with 'unresolved' attribute during synthesis
#   can cause non-equivalences if ports in Golden and Revised do not match
# attribute write_vlog_empty_module_for_black_box is set to false in synthesis
#   can cause non-equivalences since port directions will be inferred
add_black_box rare_riscv_test_w_mem_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_NUM_HEATER_DUT84_NUM_TEMP_SENSOR_DUT18_NUM_ODOMETER_LOG25_NUM_ODOMETER21 rare_riscv_test_w_mem_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_NUM_HEATER_DUT84_NUM_TEMP_SENSOR_DUT18_NUM_ODOMETER_LOG25_NUM_ODOMETER21_1 -golden

# Reports the quality of the implementation information.
# This command is only available with LEC 20.10-p100 or later.
set lec_version_required "20.10100"
if {$lec_version >= $lec_version_required} {
    check_verification_information
}

set_analyze_option -auto -report_map

write_hier_compare_dofile hier_tmp1.lec.do -verbose -noexact_pin_match -constraint -usage \
-replace -balanced_extraction -input_output_pin_equivalence \
-prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
run_hier_compare hier_tmp1.lec.do -dynamic_hierarchy

report_hier_compare_result -dynamicflattened

report_verification -hier -verbose

write_verification_information
report_verification_information

# Reports how effective the implementation information was.
# This command is only available with LEC 18.20-d330 or later.
set lec_version_required "18.20330"
if {$lec_version >= $lec_version_required} {
    report_implementation_information
}

set_system_mode lec

puts "No of compare points = [get_compare_points -count]"
puts "No of diff points    = [get_compare_points -NONequivalent -count]"
puts "No of abort points   = [get_compare_points -abort -count]"
puts "No of unknown points = [get_compare_points -unknown -count]"
if {[get_compare_points -count] == 0} {
    puts "---------------------------------"
    puts "ERROR: No compare points detected"
    puts "---------------------------------"
}
if {[get_compare_points -NONequivalent -count] > 0} {
    puts "------------------------------------"
    puts "ERROR: Different Key Points detected"
    puts "------------------------------------"
}
if {[get_compare_points -abort -count] > 0} {
    puts "-----------------------------"
    puts "ERROR: Abort Points detected "
    puts "-----------------------------"
}
if {[get_compare_points -unknown -count] > 0} {
    puts "----------------------------------"
    puts "ERROR: Unknown Key Points detected"
    puts "----------------------------------"
}

# Generate a detailed summary of the run.
# This command is available with LEC 19.10-p100 or later.
set lec_version_required "19.10100"
if {$lec_version >= $lec_version_required} {
analyze_results -logfiles fv/FULLCHIP/rtl_to_fv_map.log
}

vpxmode

exit -f
