// Generated by CIRCT firtool-1.114.1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module PC(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
                io_reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
  input  [31:0] io_exALUResult,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
  input         io_branchStall,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
                io_loadStall,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
  output [31:0] io_pc	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
);

  reg [31:0] pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:13:19
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
    if (reset)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      pc <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:13:19
    else if (io_reset)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
      pc <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:13:19
    else if (io_branchStall)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
      pc <= io_exALUResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:13:19
    else if (io_loadStall) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
    end
    else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:4:14
      pc <= pc + 32'h4;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:13:19, :20:14
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      automatic logic [31:0] _RANDOM[0:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
        pc = _RANDOM[/*Zero width*/ 1'b0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7, :13:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pc = pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/PC.scala:3:7, :13:19
endmodule

module Regfile(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
  input  [4:0]  io_rdIndex0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_rdIndex1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_wdIndex,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
  input         io_wdEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
  input  [31:0] io_wdData,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
  output [31:0] io_rd0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_rd1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_3,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_4,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_5,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_6,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_7,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_8,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_9,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_10,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_11,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_12,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_13,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_14,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_15,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_16,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_17,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_18,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_19,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_20,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_21,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_22,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_23,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_24,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_25,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_26,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_27,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_28,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_29,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_30,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
                io_debugRegs_31	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:4:14
);

  reg  [31:0]       regs_1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_3;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_4;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_5;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_6;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_7;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_8;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_9;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_10;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_11;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_12;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_13;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_14;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_15;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_16;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_17;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_18;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_19;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_20;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_21;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_22;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_23;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_24;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_25;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_26;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_27;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_28;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_29;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_30;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  reg  [31:0]       regs_31;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {32'h0}};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21, :25:10
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      regs_1 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_2 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_3 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_4 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_5 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_6 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_7 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_8 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_9 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_10 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_11 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_12 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_13 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_14 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_15 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_16 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_17 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_18 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_19 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_20 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_21 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_22 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_23 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_24 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_25 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_26 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_27 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_28 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_29 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_30 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      regs_31 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
    end
    else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_1 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h2)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_2 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h3)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_3 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h4)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_4 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h5)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_5 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h6)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_6 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h7)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_7 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h8)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_8 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h9)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_9 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hA)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_10 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hB)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_11 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hC)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_12 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hD)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_13 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hE)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_14 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'hF)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_15 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h10)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_16 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h11)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_17 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h12)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_18 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h13)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_19 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h14)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_20 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h15)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_21 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h16)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_22 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h17)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_23 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h18)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_24 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h19)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_25 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1A)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_26 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1B)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_27 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1C)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_28 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1D)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_29 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & io_wdIndex == 5'h1E)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21, :19:18, :20:{22,31}, :21:24
        regs_30 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
      if (io_wdEn & (|io_wdIndex) & (&io_wdIndex))	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21, :19:18, :20:{22,31}, :21:24
        regs_31 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:17:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      automatic logic [31:0] _RANDOM[0:31];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
        end	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
        regs_1 = _RANDOM[5'h1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_2 = _RANDOM[5'h2];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_3 = _RANDOM[5'h3];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_4 = _RANDOM[5'h4];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_5 = _RANDOM[5'h5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_6 = _RANDOM[5'h6];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_7 = _RANDOM[5'h7];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_8 = _RANDOM[5'h8];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_9 = _RANDOM[5'h9];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_10 = _RANDOM[5'hA];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_11 = _RANDOM[5'hB];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_12 = _RANDOM[5'hC];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_13 = _RANDOM[5'hD];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_14 = _RANDOM[5'hE];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_15 = _RANDOM[5'hF];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_16 = _RANDOM[5'h10];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_17 = _RANDOM[5'h11];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_18 = _RANDOM[5'h12];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_19 = _RANDOM[5'h13];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_20 = _RANDOM[5'h14];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_21 = _RANDOM[5'h15];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_22 = _RANDOM[5'h16];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_23 = _RANDOM[5'h17];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_24 = _RANDOM[5'h18];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_25 = _RANDOM[5'h19];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_26 = _RANDOM[5'h1A];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_27 = _RANDOM[5'h1B];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_28 = _RANDOM[5'h1C];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_29 = _RANDOM[5'h1D];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_30 = _RANDOM[5'h1E];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
        regs_31 = _RANDOM[5'h1F];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rd0 = _GEN[io_rdIndex0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :25:10
  assign io_rd1 = _GEN[io_rdIndex1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :25:10, :26:10
  assign io_debugRegs_0 = 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7
  assign io_debugRegs_1 = regs_1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_2 = regs_2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_3 = regs_3;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_4 = regs_4;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_5 = regs_5;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_6 = regs_6;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_7 = regs_7;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_8 = regs_8;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_9 = regs_9;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_10 = regs_10;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_11 = regs_11;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_12 = regs_12;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_13 = regs_13;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_14 = regs_14;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_15 = regs_15;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_16 = regs_16;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_17 = regs_17;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_18 = regs_18;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_19 = regs_19;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_20 = regs_20;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_21 = regs_21;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_22 = regs_22;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_23 = regs_23;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_24 = regs_24;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_25 = regs_25;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_26 = regs_26;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_27 = regs_27;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_28 = regs_28;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_29 = regs_29;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_30 = regs_30;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
  assign io_debugRegs_31 = regs_31;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Regfile.scala:3:7, :17:21
endmodule

module ImmGen(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ImmGen.scala:4:7
  input  [31:0] io_instruction,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ImmGen.scala:5:14
  output [31:0] io_out	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ImmGen.scala:5:14
);

  wire [31:0] _iTypeImmediate_T_3 = {{20{io_instruction[31]}}, io_instruction[31:20]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ImmGen.scala:10:{27,32,51,72}
  assign io_out =
    io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h1B
    | io_instruction[6:0] == 7'h3
      ? _iTypeImmediate_T_3
      : io_instruction[6:0] == 7'h23
          ? {{20{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7]}
          : io_instruction[6:0] == 7'h63
              ? {{20{io_instruction[31]}},
                 io_instruction[7],
                 io_instruction[30:25],
                 io_instruction[11:8],
                 1'h0}
              : io_instruction[6:0] == 7'h37 | io_instruction[6:0] == 7'h17
                  ? {io_instruction[31:12], 12'h0}
                  : io_instruction[6:0] == 7'h6F
                      ? {{12{io_instruction[31]}},
                         io_instruction[19:12],
                         io_instruction[20],
                         io_instruction[30:21],
                         1'h0}
                      : io_instruction[6:0] == 7'h67
                          ? _iTypeImmediate_T_3
                          : io_instruction[6:0] == 7'h73
                              ? {{7{io_instruction[19]}},
                                 io_instruction[19:15],
                                 {2{{2{io_instruction[19:15]}}}}}
                              : 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ImmGen.scala:4:7, :10:{27,51}, :11:{27,32,72,96}, :12:{72,91,115}, :13:{27,42}, :14:{72,96,116}, :15:{34,52}, :18:30, :20:13, :21:19, :24:17, :28:17, :32:17, :36:17, :40:17, :44:17, :48:17, :52:17, :56:17, :60:17
endmodule

module BranchComparator(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:3:7
  input  [31:0] io_in0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:4:14
                io_in1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:4:14
  input  [2:0]  io_cmpMode,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:4:14
  output        io_branchTaken	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:4:14
);

  wire       _GEN = (&io_cmpMode) & io_in0 >= io_in1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:12:18, :13:23, :35:{22,32}
  wire [7:0] _GEN_0 =
    {{_GEN},
     {io_in0 < io_in1},
     {$signed(io_in0) >= $signed(io_in1)},
     {$signed(io_in0) < $signed(io_in1)},
     {_GEN},
     {_GEN},
     {io_in0 != io_in1},
     {io_in0 == io_in1}};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:12:18, :13:23, :15:{22,32}, :19:{22,32}, :23:{22,39}, :27:{22,32}, :31:{22,39}, :35:22
  assign io_branchTaken = _GEN_0[io_cmpMode];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchComparator.scala:3:7, :13:23, :15:22, :19:22, :23:22, :27:22, :31:22
endmodule

module ALU(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:6:7
  input  [31:0] io_in0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
                io_in1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
  input  [3:0]  io_aluSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
  input         io_signed,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
                io_isWide,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
  output [31:0] io_out	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:7:14
);

  wire [62:0] _GEN = {31'h0, io_in0};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:29:28
  wire [62:0] _GEN_0 = {58'h0, io_in1[4:0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:29:{28,37}
  wire [62:0] _sll_T_1 = _GEN << _GEN_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:29:28
  wire [62:0] _sll_T_3 = _GEN << _GEN_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:29:28, :30:28
  wire [31:0] _GEN_1 = {27'h0, io_in1[4:0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:29:37, :33:28
  assign io_out =
    io_aluSel == 4'h0
      ? (io_signed ? io_in0 - io_in1 : io_in0 + io_in1)
      : io_aluSel == 4'h1
          ? (io_isWide ? _sll_T_3[31:0] : _sll_T_1[31:0])
          : io_aluSel == 4'h2
              ? {31'h0, $signed(io_in0) < $signed(io_in1)}
              : io_aluSel == 4'h3
                  ? {31'h0, io_in0 < io_in1}
                  : io_aluSel == 4'h4
                      ? io_in0 ^ io_in1
                      : io_aluSel == 4'h5
                          ? (io_signed
                               ? (io_isWide
                                    ? $signed($signed(io_in0) >>> _GEN_1)
                                    : $signed($signed(io_in0) >>> _GEN_1))
                               : io_isWide ? io_in0 >> _GEN_1 : io_in0 >> _GEN_1)
                          : io_aluSel == 4'h6
                              ? io_in0 | io_in1
                              : io_aluSel == 4'h7
                                  ? io_in0 & io_in1
                                  : io_aluSel == 4'h8 ? io_in1 : 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ALU.scala:6:7, :16:10, :20:28, :24:28, :29:28, :30:{28,44}, :33:28, :34:28, :37:36, :38:35, :42:28, :43:21, :44:19, :45:20, :46:20, :49:28, :51:24, :52:16, :54:16, :59:14, :63:14, :67:14, :71:14, :75:24, :76:16, :78:16, :83:14, :87:14, :91:14, src/main/scala/chisel3/util/Mux.scala:130:16
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module imem_4096x32(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:4095];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
  `ifdef ENABLE_INITIAL_MEM_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
    reg [31:0] _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
      `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
      `ifdef RANDOMIZE_MEM_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
        for (logic [12:0] i = 13'h0; i < 13'h1000; i += 13'h1) begin
          _RANDOM_MEM = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
          Memory[i[11:0]] = _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
endmodule

module IMEM(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:4:7
  input  [31:0] io_addr,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:5:14
  output [31:0] io_instruction	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:5:14
);

  imem_4096x32 imem_ext (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
    .R0_addr (io_addr[13:2]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:12:25
    .R0_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:4:7
    .R0_clk  (clock),
    .R0_data (io_instruction)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
endmodule

// VCS coverage exclude_file
module dmem_4096x8(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [11:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [7:0]  R1_data,
  input  [11:0] R2_addr,
  input         R2_en,
                R2_clk,
  output [7:0]  R2_data,
  input  [11:0] R3_addr,
  input         R3_en,
                R3_clk,
  output [7:0]  R3_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data,
  input  [11:0] W1_addr,
  input         W1_en,
                W1_clk,
  input  [7:0]  W1_data,
  input  [11:0] W2_addr,
  input         W2_en,
                W2_clk,
  input  [7:0]  W2_data,
  input  [11:0] W3_addr,
  input         W3_en,
                W3_clk,
  input  [7:0]  W3_data
);

  reg [7:0] Memory[0:4095];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  always @(posedge W0_clk) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    if (W0_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      Memory[W0_addr] <= W0_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    if (W1_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      Memory[W1_addr] <= W1_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    if (W2_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      Memory[W2_addr] <= W2_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    if (W3_en & 1'h1)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      Memory[W3_addr] <= W3_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    reg [31:0] _RANDOM_MEM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
      `ifdef RANDOMIZE_MEM_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
        for (logic [12:0] i = 13'h0; i < 13'h1000; i += 13'h1) begin
          _RANDOM_MEM = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
          Memory[i[11:0]] = _RANDOM_MEM[7:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  assign R2_data = R2_en ? Memory[R2_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  assign R3_data = R3_en ? Memory[R3_addr] : 8'bx;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
endmodule

module DMEM(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
  input  [31:0] io_wdData,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
  input         io_wdEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
  input  [31:0] io_addr,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
  input  [2:0]  io_length,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
  input         io_rdMode,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
  output [31:0] io_rdData	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:6:14
);

  wire [7:0] _dmem_ext_R0_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  wire [7:0] _dmem_ext_R1_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  wire [7:0] _dmem_ext_R2_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  wire [7:0] _dmem_ext_R3_data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  wire       _GEN = io_wdEn & io_length[2];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17, :17:18, :23:{21,29}
  dmem_4096x8 dmem_ext (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
    .R0_addr (io_addr[11:0] + 12'h3),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :40:30
    .R0_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
    .R0_clk  (clock),
    .R0_data (_dmem_ext_R0_data),
    .R1_addr (io_addr[11:0] + 12'h2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :40:30
    .R1_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
    .R1_clk  (clock),
    .R1_data (_dmem_ext_R1_data),
    .R2_addr (io_addr[11:0] + 12'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :40:30
    .R2_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
    .R2_clk  (clock),
    .R2_data (_dmem_ext_R2_data),
    .R3_addr (io_addr[11:0]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:40:21
    .R3_en   (1'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7
    .R3_clk  (clock),
    .R3_data (_dmem_ext_R3_data),
    .W0_addr (io_addr[11:0] + 12'h3),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :25:20
    .W0_en   (_GEN),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17, :17:18, :23:29
    .W0_clk  (clock),
    .W0_data (io_wdData[31:24]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:25:41
    .W1_addr (io_addr[11:0] + 12'h2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :24:20
    .W1_en   (_GEN),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17, :17:18, :23:29
    .W1_clk  (clock),
    .W1_data (io_wdData[23:16]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:24:{41,48}
    .W2_addr (io_addr[11:0] + 12'h1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9, :20:20
    .W2_en   (io_wdEn & (|(io_length[2:1]))),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17, :17:18, :19:{21,29}
    .W2_clk  (clock),
    .W2_data (io_wdData[15:8]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:20:{41,47}
    .W3_addr (io_addr[11:0]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:9
    .W3_en   (io_wdEn),
    .W3_clk  (clock),
    .W3_data (io_wdData[7:0])	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:18:32
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:15:17
  assign io_rdData =
    io_length == 3'h1
      ? {io_rdMode ? {24{_dmem_ext_R3_data[7]}} : 24'h0, _dmem_ext_R3_data}
      : io_length == 3'h2
          ? {io_rdMode ? {16{_dmem_ext_R2_data[7]}} : 16'h0,
             _dmem_ext_R2_data,
             _dmem_ext_R3_data}
          : io_length == 3'h4
              ? {_dmem_ext_R0_data,
                 _dmem_ext_R1_data,
                 _dmem_ext_R2_data,
                 _dmem_ext_R3_data}
              : 32'hDEADBEEF;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/DMEM.scala:5:7, :15:17, :44:{23,40}, :47:{16,31,58}, :48:{16,31,62}, :49:16, src/main/scala/chisel3/util/Mux.scala:130:16
endmodule

module CSRFile(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
                io_wdEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:5:14
  input  [31:0] io_wdData,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:5:14
  output [31:0] io_rdOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:5:14
                io_debugCsr	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:5:14
);

  reg [31:0] reg_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:14:20
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
    if (reset)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      reg_0 <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:14:20
    else if (io_wdEn)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:5:14
      reg_0 <= io_wdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:14:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      automatic logic [31:0] _RANDOM[0:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
        reg_0 = _RANDOM[/*Zero width*/ 1'b0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7, :14:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdOut = reg_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7, :14:20
  assign io_debugCsr = reg_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/CSRFile.scala:4:7, :14:20
endmodule

module IDControlLogic(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7
  input  [31:0] io_instructionIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_pcIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output [31:0] io_pc,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output [4:0]  io_rs1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_rs2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_rd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output [3:0]  io_aluSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output        io_aluSigned,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_isWide,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_aSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_bSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_isBranch,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output [2:0]  io_brCmpMode,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output        io_isJump,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_regfileWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output [2:0]  io_wbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
  output        io_csrWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
                io_csrImm	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:8:14
);

  wire _GEN = io_instructionIn[6:0] == 7'h13;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_0 = io_instructionIn[6:0] == 7'h1B;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_1 = io_instructionIn[6:0] == 7'h33;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_2 = io_instructionIn[6:0] == 7'h3;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_3 = io_instructionIn[6:0] == 7'h23;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_4 = io_instructionIn[6:0] == 7'h63;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_5 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:46:15, :61:19
  wire _GEN_6 = io_instructionIn[6:0] == 7'h6F;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_7 = io_instructionIn[6:0] == 7'h67;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_8 = _GEN_3 | _GEN_4;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:48:13, :61:19
  wire _GEN_9 = io_instructionIn[6:0] == 7'h37;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_10 = io_instructionIn[6:0] == 7'h17;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_11 = io_instructionIn[6:0] == 7'h73;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:58:39, :61:19
  wire _GEN_12 = _GEN_4 | _GEN_6 | _GEN_7;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:61:19, :105:17, :113:17, :121:17
  wire _GEN_13 = _GEN_9 | _GEN_10;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:61:19, :131:15, :138:15
  wire _GEN_14 = _GEN_6 | _GEN_7 | _GEN_13;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:61:19, :115:15, :123:15, :131:15, :138:15
  wire _GEN_15 = _GEN_2 | _GEN_3 | _GEN_4 | _GEN_14;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:61:19, :90:15, :99:15, :107:15, :115:15, :123:15, :131:15, :138:15
  assign io_pc = io_pcIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7
  assign io_rs1 = io_instructionIn[19:15];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :38:29
  assign io_rs2 = io_instructionIn[24:20];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :39:29
  assign io_rd = io_instructionIn[11:7];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :40:28
  assign io_aluSel =
    _GEN | _GEN_0 | _GEN_1
      ? {1'h0, io_instructionIn[14:12]}
      : _GEN_2 | _GEN_3 | _GEN_12 ? 4'h0 : {_GEN_9, 3'h0};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :59:32, :61:19, :63:17, :71:17, :88:17, :97:17, :105:17, :113:17, :121:17, :129:17
  assign io_aluSigned =
    _GEN
      ? io_instructionIn[30]
      : _GEN_0 ? io_instructionIn[30] : _GEN_1 & io_instructionIn[30];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :42:16, :61:19, :64:{20,39}, :72:{20,39}, :81:{20,39}
  assign io_isWide = ~_GEN & _GEN_0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :43:13, :61:19
  assign io_aSel = ~_GEN_5 & (_GEN_4 | _GEN_6 | ~(_GEN_7 | _GEN_9) & _GEN_10);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :46:15, :61:19, :65:15, :74:15, :82:15, :89:15, :98:15, :106:15, :114:15, :122:15, :130:15
  assign io_bSel = _GEN | _GEN_0 | ~_GEN_1 & (_GEN_15 | _GEN_11);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :61:19, :66:15, :75:15, :83:15, :90:15, :99:15, :107:15, :115:15, :123:15, :131:15, :138:15
  assign io_isBranch = ~_GEN_5 & _GEN_4;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :46:15, :61:19
  assign io_brCmpMode = _GEN_5 | ~_GEN_4 ? 3'h0 : io_instructionIn[14:12];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :46:15, :47:16, :59:32, :61:19
  assign io_isJump = ~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8) & (_GEN_6 | _GEN_7);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :48:13, :61:19, :116:17
  assign io_regfileWEn = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_8 & (_GEN_14 | _GEN_11);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :48:13, :49:17, :61:19, :68:21, :77:21, :85:21, :92:21, :115:15, :118:21, :123:15, :126:21, :131:15, :133:21, :138:15, :140:21
  assign io_wbSel =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? 3'h1
      : _GEN_3 ? 3'h0 : _GEN_12 ? 3'h2 : _GEN_13 ? 3'h1 : _GEN_11 ? 3'h3 : 3'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :51:12, :61:19, :67:16, :76:16, :84:16, :91:16, :100:16, :105:17, :110:16, :113:17, :117:16, :121:17, :124:16, :131:15, :132:16, :138:15, :139:16, :146:16
  assign io_csrWEn = ~(_GEN | _GEN_0 | _GEN_1 | _GEN_15) & _GEN_11;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :55:13, :61:19, :90:15, :99:15, :107:15, :115:15, :123:15, :131:15, :138:15
  assign io_csrImm = io_instructionIn[14];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDControlLogic.scala:6:7, :56:32
endmodule

module BranchHazardUnit(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:3:7
  input  io_branchTaken,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:4:14
         io_IDEXIsBranch,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:4:14
         io_IDEXIsJump,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:4:14
  output io_branchStall	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:4:14
);

  assign io_branchStall = io_IDEXIsBranch & io_branchTaken | io_IDEXIsJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/BranchHazardUnit.scala:3:7, :11:{38,56}
endmodule

module ForwardingUnit(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:4:7
  input  [4:0]  io_exMemRd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [1:0]  io_exMemWbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [31:0] io_exMemALUOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [4:0]  io_memWbRd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [1:0]  io_memWbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [31:0] io_memWbOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [4:0]  io_idExRs1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
                io_idExRs2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  input  [31:0] io_idExRs1Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
                io_idExRs2Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
  output [31:0] io_rs1DataOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
                io_rs2DataOut	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:6:14
);

  wire _GEN = io_exMemWbSel == 2'h1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:25:55
  wire _GEN_0 = io_memWbSel == 2'h1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:27:60
  assign io_rs1DataOut =
    io_exMemRd == io_idExRs1 & _GEN
      ? io_exMemALUOut
      : io_memWbRd == io_idExRs1 & _GEN_0 ? io_memWbOut : io_idExRs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:4:7, :25:{21,37,55,65}, :26:19, :27:{28,44,60,70}, :28:19, :30:19
  assign io_rs2DataOut =
    io_exMemRd == io_idExRs2 & _GEN
      ? io_exMemALUOut
      : io_memWbRd == io_idExRs2 & _GEN_0 ? io_memWbOut : io_idExRs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ForwardingUnit.scala:4:7, :25:55, :27:60, :33:{21,37,65}, :34:19, :35:{28,44,70}, :36:19, :38:19
endmodule

module LoadHazardUnit(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:4:7
  input  [4:0] io_exMemRd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
  input        io_exMemRegfileWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
  input  [1:0] io_exMemWbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
  input  [4:0] io_IDExRs1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
               io_IDExRs2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
  output       io_loadStall	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:7:14
);

  assign io_loadStall =
    (io_exMemRd == io_IDExRs1 | io_exMemRd == io_IDExRs2) & io_exMemRegfileWEn
    & io_exMemWbSel == 2'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/LoadHazardUnit.scala:4:7, :17:{21,36,49,65,86,102}
endmodule

module IFIDRegister(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
  input  [31:0] io_instructionIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
                io_pcIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
  output [31:0] io_instruction,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
                io_pc,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
  input         io_regWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
                io_flush	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
);

  reg [31:0] instruction;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:14:28
  reg [31:0] pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:15:19
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      instruction <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:14:28
      pc <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:15:19
    end
    else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      if (io_flush)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
        instruction <= 32'h13;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:14:28
      else if (io_regWEn)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:3:14
        instruction <= io_instructionIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:14:28
      if (io_flush | ~io_regWEn) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:15:19, :16:19, :18:26
      end
      else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:15:19, :16:19, :18:26
        pc <= io_pcIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:15:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      automatic logic [31:0] _RANDOM[0:1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
        end	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
        instruction = _RANDOM[1'h0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7, :14:28
        pc = _RANDOM[1'h1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7, :15:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_instruction = instruction;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7, :14:28
  assign io_pc = pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:2:7, :15:19
endmodule

module IDExRegister(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
                io_flush,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_regWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [31:0] io_pcIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [4:0]  io_rs1In,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_rs2In,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [31:0] io_rs1DataIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_rs2DataIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_immIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [4:0]  io_rdIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input         io_regfileWEnIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [3:0]  io_aluSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input         io_aluSignedIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_isWideIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_aSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_bSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_isBranchIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [2:0]  io_brCmpModeIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input         io_isJumpIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input  [1:0]  io_wbSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  input         io_csrWEnIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_csrImmIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [31:0] io_pc,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [4:0]  io_rs1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_rs2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [31:0] io_rs1Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_rs2Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_imm,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [4:0]  io_rd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [3:0]  io_aluSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output        io_aluSigned,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_isWide,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_aSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_bSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_isBranch,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [2:0]  io_brCmpMode,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output        io_isJump,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output [1:0]  io_wbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
  output        io_regfileWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_csrWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
                io_csrImm	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:6:14
);

  reg [31:0] pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19
  reg [4:0]  rs1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:59:20
  reg [4:0]  rs2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:60:20
  reg [31:0] rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:61:24
  reg [31:0] rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:62:24
  reg [31:0] imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:63:20
  reg [4:0]  rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:64:19
  reg        regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:65:27
  reg [3:0]  aluSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:66:23
  reg        aluSigned;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:67:26
  reg        isWide;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:68:23
  reg        aSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:69:21
  reg        bSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:70:21
  reg        isBranch;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:71:25
  reg [2:0]  brCmpMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:72:26
  reg        isJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:73:23
  reg [2:0]  wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:75:22
  reg        csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:77:23
  reg        csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:78:23
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      pc <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19
      rs1 <= 5'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:59:20
      rs2 <= 5'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:60:20
      rs1Data <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:61:24
      rs2Data <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:62:24
      imm <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:63:20
      rd <= 5'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:64:19
      regfileWEn <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:65:27
      aluSel <= 4'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:66:23
      aluSigned <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:67:26
      isWide <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:68:23
      aSel <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:69:21
      bSel <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:70:21
      isBranch <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:71:25
      brCmpMode <= 3'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :72:26
      isJump <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:73:23
      wbSel <= 3'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :75:22
      csrWEn <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:77:23
      csrImm <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:78:23
    end
    else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      automatic logic _GEN = io_flush | ~io_regWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :81:19, :87:27
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :64:19, :81:19, :87:27
      end
      else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:64:19, :81:19, :87:27
        pc <= io_pcIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19
        rs1 <= io_rs1In;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:59:20
        rs2 <= io_rs2In;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:60:20
        rs1Data <= io_rs1DataIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:61:24
        rs2Data <= io_rs2DataIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:62:24
        imm <= io_immIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:63:20
        rd <= io_rdIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:64:19
      end
      regfileWEn <= ~io_flush & (io_regWEn ? io_regfileWEnIn : regfileWEn);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:65:27, :81:19, :82:16, :87:27, :95:16
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :70:21, :81:19, :87:27
      end
      else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:70:21, :81:19, :87:27
        aluSel <= io_aluSelIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:66:23
        aluSigned <= io_aluSignedIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:67:26
        isWide <= io_isWideIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:68:23
        aSel <= io_aSelIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:69:21
        bSel <= io_bSelIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:70:21
      end
      isBranch <= ~io_flush & (io_regWEn ? io_isBranchIn : isBranch);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:71:25, :81:19, :82:16, :85:14, :87:27, :101:14
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :72:26, :81:19, :87:27
      end
      else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:72:26, :81:19, :87:27
        brCmpMode <= io_brCmpModeIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:72:26
      isJump <= ~io_flush & (io_regWEn ? io_isJumpIn : isJump);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:73:23, :81:19, :82:16, :86:12, :87:27, :103:12
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :75:22, :81:19, :87:27
      end
      else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:75:22, :81:19, :87:27
        wbSel <= {1'h0, io_wbSelIn};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:75:22, :105:11
      csrWEn <= ~io_flush & (io_regWEn ? io_csrWEnIn : csrWEn);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:77:23, :81:19, :82:16, :83:12, :87:27, :107:12
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:58:19, :78:23, :81:19, :87:27
      end
      else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:78:23, :81:19, :87:27
        csrImm <= io_csrImmIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:78:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      automatic logic [31:0] _RANDOM[0:5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
        end	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
        pc = _RANDOM[3'h0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :58:19
        rs1 = _RANDOM[3'h1][4:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :59:20
        rs2 = _RANDOM[3'h1][9:5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :59:20, :60:20
        rs1Data = {_RANDOM[3'h1][31:10], _RANDOM[3'h2][9:0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :59:20, :61:24
        rs2Data = {_RANDOM[3'h2][31:10], _RANDOM[3'h3][9:0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :61:24, :62:24
        imm = {_RANDOM[3'h3][31:10], _RANDOM[3'h4][9:0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :62:24, :63:20
        rd = _RANDOM[3'h4][14:10];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :64:19
        regfileWEn = _RANDOM[3'h4][15];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :65:27
        aluSel = _RANDOM[3'h4][19:16];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :66:23
        aluSigned = _RANDOM[3'h4][20];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :67:26
        isWide = _RANDOM[3'h4][21];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :68:23
        aSel = _RANDOM[3'h4][22];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :69:21
        bSel = _RANDOM[3'h4][23];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :70:21
        isBranch = _RANDOM[3'h4][24];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :71:25
        brCmpMode = _RANDOM[3'h4][27:25];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :72:26
        isJump = _RANDOM[3'h4][28];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :73:23
        wbSel = {_RANDOM[3'h4][31:30], _RANDOM[3'h5][0]};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20, :75:22
        csrWEn = _RANDOM[3'h5][13];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :75:22, :77:23
        csrImm = _RANDOM[3'h5][14];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :75:22, :78:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pc = pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :58:19
  assign io_rs1 = rs1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :59:20
  assign io_rs2 = rs2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :60:20
  assign io_rs1Data = rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :61:24
  assign io_rs2Data = rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :62:24
  assign io_imm = imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :63:20
  assign io_rd = rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :64:19
  assign io_aluSel = aluSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :66:23
  assign io_aluSigned = aluSigned;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :67:26
  assign io_isWide = isWide;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :68:23
  assign io_aSel = aSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :69:21
  assign io_bSel = bSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :70:21
  assign io_isBranch = isBranch;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :71:25
  assign io_brCmpMode = brCmpMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :72:26
  assign io_isJump = isJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :73:23
  assign io_wbSel = wbSel[1:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :75:22, :128:12
  assign io_regfileWEn = regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :65:27
  assign io_csrWEn = csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :77:23
  assign io_csrImm = csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:4:7, :78:23
endmodule

module ExMemRegister(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
  input  [31:0] io_rs1DataIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_rs2DataIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_immIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_aluResultIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  input  [4:0]  io_rdIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  input         io_regfileWEnIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  input  [1:0]  io_wbSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  input         io_csrWEnIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_csrImmIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output [31:0] io_rs1Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_rs2Data,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_imm,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_aluResult,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output [4:0]  io_rd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output        io_regfileWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output [1:0]  io_wbSel,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output [2:0]  io_memAccessLength,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  output        io_memRdMode,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_csrWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_csrImm,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
  input         io_regWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
                io_flush	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
);

  reg [31:0] rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24
  reg [31:0] rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:43:24
  reg [31:0] imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:44:20
  reg [31:0] aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:45:26
  reg [4:0]  rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:46:19
  reg        regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:47:27
  reg [1:0]  wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:49:22
  reg [2:0]  memAccessLength;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:50:32
  reg        memRdMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:51:26
  reg        csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:53:23
  reg        csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:54:23
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      rs1Data <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24
      rs2Data <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:43:24
      imm <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:44:20
      aluResult <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:45:26
      rd <= 5'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:46:19
      regfileWEn <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:47:27
      wbSel <= 2'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:49:22
      memAccessLength <= 3'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :50:32
      memRdMode <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:51:26
      csrWEn <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:53:23
      csrImm <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:54:23
    end
    else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      automatic logic _GEN = io_flush | ~io_regWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24, :57:19, :61:27
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24, :46:19, :57:19, :61:27
      end
      else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:46:19, :57:19, :61:27
        rs1Data <= io_rs1DataIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24
        rs2Data <= io_rs2DataIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:43:24
        imm <= io_immIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:44:20
        aluResult <= io_aluResultIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:45:26
        rd <= io_rdIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:46:19
      end
      regfileWEn <= ~io_flush & (io_regWEn ? io_regfileWEnIn : regfileWEn);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:47:27, :57:19, :58:16, :61:27, :68:16
      if (io_flush)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
        wbSel <= 2'h1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:49:22
      else if (io_regWEn)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:6:14
        wbSel <= io_wbSelIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:49:22
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24, :50:32, :57:19, :61:27
      end
      else	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:50:32, :57:19, :61:27
        memAccessLength <= 3'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :50:32
      memRdMode <= _GEN & memRdMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24, :51:26, :57:19, :61:27
      if (_GEN) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:42:24, :54:23, :57:19, :61:27
      end
      else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:54:23, :57:19, :61:27
        csrWEn <= io_csrWEnIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:53:23
        csrImm <= io_csrImmIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:54:23
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      automatic logic [31:0] _RANDOM[0:5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
        end	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
        rs1Data = _RANDOM[3'h1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :42:24
        rs2Data = _RANDOM[3'h2];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :43:24
        imm = _RANDOM[3'h3];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :44:20
        aluResult = _RANDOM[3'h4];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :45:26
        rd = _RANDOM[3'h5][4:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19
        regfileWEn = _RANDOM[3'h5][5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :47:27
        wbSel = _RANDOM[3'h5][8:7];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :49:22
        memAccessLength = _RANDOM[3'h5][11:9];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :50:32
        memRdMode = _RANDOM[3'h5][12];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :51:26
        csrWEn = _RANDOM[3'h5][25];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :53:23
        csrImm = _RANDOM[3'h5][26];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19, :54:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1Data = rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :42:24
  assign io_rs2Data = rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :43:24
  assign io_imm = imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :44:20
  assign io_aluResult = aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :45:26
  assign io_rd = rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :46:19
  assign io_regfileWEn = regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :47:27
  assign io_wbSel = wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :49:22
  assign io_memAccessLength = memAccessLength;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :50:32
  assign io_memRdMode = memRdMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :51:26
  assign io_csrWEn = csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :53:23
  assign io_csrImm = csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:4:7, :54:23
endmodule

module MemWbRegister(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
  input  [31:0] io_aluResultIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
                io_memRdDataIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  input  [4:0]  io_rdIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  input         io_regfileWEnIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  input  [1:0]  io_wbSelIn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  output [31:0] io_aluResult,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
                io_memRdData,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  output [4:0]  io_rd,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  output        io_regfileWEn,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
  output [1:0]  io_wbSel	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:6:14
);

  reg [31:0] aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:23:26
  reg [31:0] memRdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:24:26
  reg [4:0]  rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:25:19
  reg        regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:26:27
  reg [1:0]  wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:27:22
  always @(posedge clock) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
    if (reset) begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      aluResult <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:23:26
      memRdData <= 32'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:24:26
      rd <= 5'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:25:19
      regfileWEn <= 1'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:26:27
      wbSel <= 2'h0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :27:22
    end
    else begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      aluResult <= io_aluResultIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:23:26
      memRdData <= io_memRdDataIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:24:26
      rd <= io_rdIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:25:19
      regfileWEn <= io_regfileWEnIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:26:27
      wbSel <= io_wbSelIn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:27:22
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
    `ifdef FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      `FIRRTL_BEFORE_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      automatic logic [31:0] _RANDOM[0:3];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      `ifdef INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
        `INIT_RANDOM_PROLOG_	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
        end	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
        aluResult = _RANDOM[2'h1];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :23:26
        memRdData = _RANDOM[2'h2];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :24:26
        rd = _RANDOM[2'h3][4:0];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :25:19
        regfileWEn = _RANDOM[2'h3][5];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :25:19, :26:27
        wbSel = _RANDOM[2'h3][7:6];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :25:19, :27:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
      `FIRRTL_AFTER_INITIAL	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_aluResult = aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :23:26
  assign io_memRdData = memRdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :24:26
  assign io_rd = rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :25:19
  assign io_regfileWEn = regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :26:27
  assign io_wbSel = wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/MemWbRegister.scala:4:7, :27:22
endmodule

module Pipeline(	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7
  input         clock,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7
                reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7
                io_reset,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
  output [31:0] io_pcOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugAluResult,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_0,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_1,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_2,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_3,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_4,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_5,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_6,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_7,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_8,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_9,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_10,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_11,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_12,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_13,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_14,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_15,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_16,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_17,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_18,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_19,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_20,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_21,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_22,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_23,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_24,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_25,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_26,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_27,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_28,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_29,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_30,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugRegs_31,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugCsr,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
  output        io_debugIsBranch,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugIsJump,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugBranchStallOut,	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
                io_debugLoadStallOut	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:5:14
);

  wire [31:0]      _memWbRegister_io_aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  wire [31:0]      _memWbRegister_io_memRdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  wire [4:0]       _memWbRegister_io_rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  wire             _memWbRegister_io_regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  wire [1:0]       _memWbRegister_io_wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  wire [31:0]      _exMemRegister_io_rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [31:0]      _exMemRegister_io_rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [31:0]      _exMemRegister_io_imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [31:0]      _exMemRegister_io_aluResult;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [4:0]       _exMemRegister_io_rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire             _exMemRegister_io_regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [1:0]       _exMemRegister_io_wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [2:0]       _exMemRegister_io_memAccessLength;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire             _exMemRegister_io_memRdMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire             _exMemRegister_io_csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire             _exMemRegister_io_csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  wire [31:0]      _IDExRegister_io_pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [4:0]       _IDExRegister_io_rs1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [4:0]       _IDExRegister_io_rs2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [31:0]      _IDExRegister_io_rs1Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [31:0]      _IDExRegister_io_rs2Data;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [31:0]      _IDExRegister_io_imm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [4:0]       _IDExRegister_io_rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [3:0]       _IDExRegister_io_aluSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_aluSigned;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_isWide;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_aSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_bSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_isBranch;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [2:0]       _IDExRegister_io_brCmpMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_isJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [1:0]       _IDExRegister_io_wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire             _IDExRegister_io_csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  wire [31:0]      _IFIDRegister_io_instruction;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
  wire [31:0]      _IFIDRegister_io_pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
  wire             _loadHazardUnit_io_loadStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30
  wire [31:0]      _forwardingUnit_io_rs1DataOut;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
  wire [31:0]      _forwardingUnit_io_rs2DataOut;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
  wire             _branchHazardUnit_io_branchStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
  wire [31:0]      _idLogic_io_pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [4:0]       _idLogic_io_rs1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [4:0]       _idLogic_io_rs2;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [4:0]       _idLogic_io_rd;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [3:0]       _idLogic_io_aluSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_aluSigned;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_isWide;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_aSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_bSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_isBranch;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [2:0]       _idLogic_io_brCmpMode;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_isJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [2:0]       _idLogic_io_wbSel;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_csrWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire             _idLogic_io_csrImm;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  wire [31:0]      _CSRFile_io_rdOut;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:24:23
  wire [31:0]      _DMEM_io_rdData;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:23:20
  wire [31:0]      _IMEM_io_instruction;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:22:20
  wire [31:0]      _alu_io_out;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:21:19
  wire             _branchComparator_io_branchTaken;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:20:32
  wire [31:0]      _immGen_io_out;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:19:22
  wire [31:0]      _regfile_io_rd0;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23
  wire [31:0]      _regfile_io_rd1;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23
  wire [31:0]      _pc_io_pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:17:18
  wire             IDExRegister_io_regWEn =
    ~_branchHazardUnit_io_branchStall & ~_loadHazardUnit_io_loadStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:29:15, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32, :28:30, :46:42, :49:45, :51:28, :54:28
  wire             _GEN = _branchHazardUnit_io_branchStall | _loadHazardUnit_io_loadStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32, :28:30, :46:42, :49:45, :55:35
  wire             memWbRegister_io_regfileWEnIn =
    ~_loadHazardUnit_io_loadStall & _IDExRegister_io_regfileWEn;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:103:21, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :164:35
  wire [3:0][31:0] _GEN_0 =
    {{_CSRFile_io_rdOut},
     {32'h4},
     {_memWbRegister_io_aluResult},
     {_memWbRegister_io_memRdData}};	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:24:23, :32:29, :203:29, :204:29, :205:{29,62}, :206:29, src/main/scala/chisel3/util/Mux.scala:130:16
  wire [31:0]      writeBackResult = _GEN_0[_memWbRegister_io_wbSel];	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29, :203:29, :204:29, :205:29, :206:29, src/main/scala/chisel3/util/Mux.scala:130:16
  PC pc (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:17:18
    .clock          (clock),
    .reset          (reset),
    .io_reset       (io_reset),
    .io_exALUResult (_alu_io_out),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:21:19
    .io_branchStall (_branchHazardUnit_io_branchStall),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
    .io_loadStall   (_loadHazardUnit_io_loadStall),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30
    .io_pc          (_pc_io_pc)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:17:18
  Regfile regfile (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23
    .clock           (clock),
    .reset           (reset),
    .io_rdIndex0     (_idLogic_io_rs1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
    .io_rdIndex1     (_idLogic_io_rs2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
    .io_wdIndex      (_memWbRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
    .io_wdEn         (_memWbRegister_io_regfileWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
    .io_wdData       (writeBackResult),	// src/main/scala/chisel3/util/Mux.scala:130:16
    .io_rd0          (_regfile_io_rd0),
    .io_rd1          (_regfile_io_rd1),
    .io_debugRegs_0  (io_debugRegs_0),
    .io_debugRegs_1  (io_debugRegs_1),
    .io_debugRegs_2  (io_debugRegs_2),
    .io_debugRegs_3  (io_debugRegs_3),
    .io_debugRegs_4  (io_debugRegs_4),
    .io_debugRegs_5  (io_debugRegs_5),
    .io_debugRegs_6  (io_debugRegs_6),
    .io_debugRegs_7  (io_debugRegs_7),
    .io_debugRegs_8  (io_debugRegs_8),
    .io_debugRegs_9  (io_debugRegs_9),
    .io_debugRegs_10 (io_debugRegs_10),
    .io_debugRegs_11 (io_debugRegs_11),
    .io_debugRegs_12 (io_debugRegs_12),
    .io_debugRegs_13 (io_debugRegs_13),
    .io_debugRegs_14 (io_debugRegs_14),
    .io_debugRegs_15 (io_debugRegs_15),
    .io_debugRegs_16 (io_debugRegs_16),
    .io_debugRegs_17 (io_debugRegs_17),
    .io_debugRegs_18 (io_debugRegs_18),
    .io_debugRegs_19 (io_debugRegs_19),
    .io_debugRegs_20 (io_debugRegs_20),
    .io_debugRegs_21 (io_debugRegs_21),
    .io_debugRegs_22 (io_debugRegs_22),
    .io_debugRegs_23 (io_debugRegs_23),
    .io_debugRegs_24 (io_debugRegs_24),
    .io_debugRegs_25 (io_debugRegs_25),
    .io_debugRegs_26 (io_debugRegs_26),
    .io_debugRegs_27 (io_debugRegs_27),
    .io_debugRegs_28 (io_debugRegs_28),
    .io_debugRegs_29 (io_debugRegs_29),
    .io_debugRegs_30 (io_debugRegs_30),
    .io_debugRegs_31 (io_debugRegs_31)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23
  ImmGen immGen (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:19:22
    .io_instruction (_IFIDRegister_io_instruction),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
    .io_out         (_immGen_io_out)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:19:22
  BranchComparator branchComparator (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:20:32
    .io_in0         (_forwardingUnit_io_rs1DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
    .io_in1         (_forwardingUnit_io_rs2DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
    .io_cmpMode     (_IDExRegister_io_brCmpMode),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_branchTaken (_branchComparator_io_branchTaken)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:20:32
  ALU alu (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:21:19
    .io_in0
      (_IDExRegister_io_aSel ? _IDExRegister_io_pc : _forwardingUnit_io_rs1DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30, :30:28, src/main/scala/chisel3/util/Mux.scala:130:16
    .io_in1
      (_IDExRegister_io_bSel ? _IDExRegister_io_imm : _forwardingUnit_io_rs2DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30, :30:28, src/main/scala/chisel3/util/Mux.scala:130:16
    .io_aluSel (_IDExRegister_io_aluSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_signed (_IDExRegister_io_aluSigned),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_isWide (_IDExRegister_io_isWide),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_out    (_alu_io_out)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:21:19
  IMEM IMEM (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:22:20
    .clock          (clock),
    .io_addr        (_pc_io_pc),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:17:18
    .io_instruction (_IMEM_io_instruction)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:22:20
  DMEM DMEM (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:23:20
    .clock     (clock),
    .io_wdData (_exMemRegister_io_rs2Data),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_wdEn   (1'h0),
    .io_addr   (_exMemRegister_io_aluResult),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_length (_exMemRegister_io_memAccessLength),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_rdMode (_exMemRegister_io_memRdMode),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_rdData (_DMEM_io_rdData)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:23:20
  CSRFile CSRFile (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:24:23
    .clock       (clock),
    .reset       (reset),
    .io_wdEn     (_exMemRegister_io_csrWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_wdData
      (_exMemRegister_io_csrImm ? _exMemRegister_io_imm : _exMemRegister_io_rs1Data),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29, src/main/scala/chisel3/util/Mux.scala:130:16
    .io_rdOut    (_CSRFile_io_rdOut),
    .io_debugCsr (io_debugCsr)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:24:23
  IDControlLogic idLogic (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
    .io_instructionIn (_IFIDRegister_io_instruction),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
    .io_pcIn          (_IFIDRegister_io_pc),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
    .io_pc            (_idLogic_io_pc),
    .io_rs1           (_idLogic_io_rs1),
    .io_rs2           (_idLogic_io_rs2),
    .io_rd            (_idLogic_io_rd),
    .io_aluSel        (_idLogic_io_aluSel),
    .io_aluSigned     (_idLogic_io_aluSigned),
    .io_isWide        (_idLogic_io_isWide),
    .io_aSel          (_idLogic_io_aSel),
    .io_bSel          (_idLogic_io_bSel),
    .io_isBranch      (_idLogic_io_isBranch),
    .io_brCmpMode     (_idLogic_io_brCmpMode),
    .io_isJump        (_idLogic_io_isJump),
    .io_regfileWEn    (_idLogic_io_regfileWEn),
    .io_wbSel         (_idLogic_io_wbSel),
    .io_csrWEn        (_idLogic_io_csrWEn),
    .io_csrImm        (_idLogic_io_csrImm)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23
  BranchHazardUnit branchHazardUnit (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
    .io_branchTaken  (_branchComparator_io_branchTaken),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:20:32
    .io_IDEXIsBranch (_IDExRegister_io_isBranch),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_IDEXIsJump   (_IDExRegister_io_isJump),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_branchStall  (_branchHazardUnit_io_branchStall)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
  ForwardingUnit forwardingUnit (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
    .io_exMemRd     (_exMemRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_exMemWbSel  (_exMemRegister_io_wbSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_exMemALUOut (_exMemRegister_io_aluResult),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_memWbRd     (_memWbRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
    .io_memWbSel    (_memWbRegister_io_wbSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
    .io_memWbOut    (writeBackResult),	// src/main/scala/chisel3/util/Mux.scala:130:16
    .io_idExRs1     (_IDExRegister_io_rs1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_idExRs2     (_IDExRegister_io_rs2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_idExRs1Data (_IDExRegister_io_rs1Data),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_idExRs2Data (_IDExRegister_io_rs2Data),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_rs1DataOut  (_forwardingUnit_io_rs1DataOut),
    .io_rs2DataOut  (_forwardingUnit_io_rs2DataOut)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30
  LoadHazardUnit loadHazardUnit (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30
    .io_exMemRd         (_exMemRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_exMemRegfileWEn (_exMemRegister_io_regfileWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_exMemWbSel      (_exMemRegister_io_wbSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_IDExRs1         (_IDExRegister_io_rs1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_IDExRs2         (_IDExRegister_io_rs2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .io_loadStall       (_loadHazardUnit_io_loadStall)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30
  IFIDRegister IFIDRegister (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
    .clock            (clock),
    .reset            (reset),
    .io_instructionIn (_GEN ? 32'h0 : _IMEM_io_instruction),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:22:20, :46:42, :49:45, :55:35
    .io_pcIn          (_GEN ? 32'h0 : _pc_io_pc),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, :28:13, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:17:18, :46:42, :49:45, :55:35, :56:26
    .io_instruction   (_IFIDRegister_io_instruction),
    .io_pc            (_IFIDRegister_io_pc),
    .io_regWEn        (IDExRegister_io_regWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:29:15, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:46:42, :49:45
    .io_flush         (_branchHazardUnit_io_branchStall)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:29:28
  IDExRegister IDExRegister (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
    .clock           (clock),
    .reset           (reset),
    .io_flush        (_branchHazardUnit_io_branchStall),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:26:32
    .io_regWEn       (IDExRegister_io_regWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:29:15, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:46:42, :49:45
    .io_pcIn         (_GEN ? 32'h0 : _idLogic_io_pc),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:138:13, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :82:26
    .io_rs1In        (_GEN ? 5'h0 : _idLogic_io_rs1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:139:14, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :83:27
    .io_rs2In        (_GEN ? 5'h0 : _idLogic_io_rs2),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:140:14, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :84:27
    .io_rs1DataIn    (_GEN ? 32'h0 : _regfile_io_rd0),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:141:18, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23, :46:42, :49:45, :55:35, :73:42, :76:45, :85:31
    .io_rs2DataIn    (_GEN ? 32'h0 : _regfile_io_rd1),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:142:18, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:18:23, :46:42, :49:45, :55:35, :73:42, :76:45, :86:31
    .io_immIn        (_GEN ? 32'h0 : _immGen_io_out),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:143:14, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:19:22, :46:42, :49:45, :55:35, :73:42, :76:45, :87:27
    .io_rdIn         (_GEN ? 5'h0 : _idLogic_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:144:13, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :88:26
    .io_regfileWEnIn (~_GEN & _idLogic_io_regfileWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34
    .io_aluSelIn     (_GEN ? 4'h0 : _idLogic_io_aluSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:146:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :90:30
    .io_aluSignedIn  (~_GEN & _idLogic_io_aluSigned),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :147:20, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :91:33
    .io_isWideIn     (~_GEN & _idLogic_io_isWide),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :148:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :92:30
    .io_aSelIn       (~_GEN & _idLogic_io_aSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :149:15, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :93:28
    .io_bSelIn       (~_GEN & _idLogic_io_bSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :150:15, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :94:28
    .io_isBranchIn   (~_GEN & _idLogic_io_isBranch),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :151:19, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :95:32
    .io_brCmpModeIn  (_GEN ? 3'h0 : _idLogic_io_brCmpMode),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:152:20, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :96:33
    .io_isJumpIn     (~_GEN & _idLogic_io_isJump),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :153:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :97:30
    .io_wbSelIn      (_GEN ? 2'h0 : _idLogic_io_wbSel[1:0]),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:155:16, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :99:29
    .io_csrWEnIn     (~_GEN & _idLogic_io_csrWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :157:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :101:30
    .io_csrImmIn     (~_GEN & _idLogic_io_csrImm),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IDExRegister.scala:145:21, :158:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:25:23, :46:42, :49:45, :55:35, :73:42, :76:45, :89:34, :102:30
    .io_pc           (_IDExRegister_io_pc),
    .io_rs1          (_IDExRegister_io_rs1),
    .io_rs2          (_IDExRegister_io_rs2),
    .io_rs1Data      (_IDExRegister_io_rs1Data),
    .io_rs2Data      (_IDExRegister_io_rs2Data),
    .io_imm          (_IDExRegister_io_imm),
    .io_rd           (_IDExRegister_io_rd),
    .io_aluSel       (_IDExRegister_io_aluSel),
    .io_aluSigned    (_IDExRegister_io_aluSigned),
    .io_isWide       (_IDExRegister_io_isWide),
    .io_aSel         (_IDExRegister_io_aSel),
    .io_bSel         (_IDExRegister_io_bSel),
    .io_isBranch     (_IDExRegister_io_isBranch),
    .io_brCmpMode    (_IDExRegister_io_brCmpMode),
    .io_isJump       (_IDExRegister_io_isJump),
    .io_wbSel        (_IDExRegister_io_wbSel),
    .io_regfileWEn   (_IDExRegister_io_regfileWEn),
    .io_csrWEn       (_IDExRegister_io_csrWEn),
    .io_csrImm       (_IDExRegister_io_csrImm)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:30:28
  ExMemRegister exMemRegister (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .clock              (clock),
    .reset              (reset),
    .io_rs1DataIn
      (_loadHazardUnit_io_loadStall ? 32'h0 : _forwardingUnit_io_rs1DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:98:18, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30, :28:30, :153:38, :159:32
    .io_rs2DataIn
      (_loadHazardUnit_io_loadStall ? 32'h0 : _forwardingUnit_io_rs2DataOut),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:99:18, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:27:30, :28:30, :153:38, :160:32
    .io_immIn           (_loadHazardUnit_io_loadStall ? 32'h0 : _IDExRegister_io_imm),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:100:14, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :161:28
    .io_aluResultIn     (_loadHazardUnit_io_loadStall ? 32'h0 : _alu_io_out),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:101:20, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IFIDRegister.scala:27:22, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:21:19, :28:30, :153:38, :162:34
    .io_rdIn            (_loadHazardUnit_io_loadStall ? 5'h0 : _IDExRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:102:13, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :163:27
    .io_regfileWEnIn    (memWbRegister_io_regfileWEnIn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:103:21, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:153:38, :164:35
    .io_wbSelIn         (_loadHazardUnit_io_loadStall ? 2'h0 : _IDExRegister_io_wbSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:105:16, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :166:30
    .io_csrWEnIn        (~_loadHazardUnit_io_loadStall & _IDExRegister_io_csrWEn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:103:21, :109:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :164:35, :168:31
    .io_csrImmIn        (~_loadHazardUnit_io_loadStall & _IDExRegister_io_csrImm),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:103:21, :110:17, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :30:28, :153:38, :164:35, :169:31
    .io_rs1Data         (_exMemRegister_io_rs1Data),
    .io_rs2Data         (_exMemRegister_io_rs2Data),
    .io_imm             (_exMemRegister_io_imm),
    .io_aluResult       (_exMemRegister_io_aluResult),
    .io_rd              (_exMemRegister_io_rd),
    .io_regfileWEn      (_exMemRegister_io_regfileWEn),
    .io_wbSel           (_exMemRegister_io_wbSel),
    .io_memAccessLength (_exMemRegister_io_memAccessLength),
    .io_memRdMode       (_exMemRegister_io_memRdMode),
    .io_csrWEn          (_exMemRegister_io_csrWEn),
    .io_csrImm          (_exMemRegister_io_csrImm),
    .io_regWEn          (~_loadHazardUnit_io_loadStall),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30, :49:45, :51:28, :54:28
    .io_flush           (_loadHazardUnit_io_loadStall)	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:28:30
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
  MemWbRegister memWbRegister (	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
    .clock           (clock),
    .reset           (reset),
    .io_aluResultIn  (_exMemRegister_io_aluResult),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_memRdDataIn  (_DMEM_io_rdData),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:23:20
    .io_rdIn         (_exMemRegister_io_rd),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_regfileWEnIn (memWbRegister_io_regfileWEnIn),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/ExMemRegister.scala:103:21, Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:153:38, :164:35
    .io_wbSelIn      (_exMemRegister_io_wbSel),	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:31:29
    .io_aluResult    (_memWbRegister_io_aluResult),
    .io_memRdData    (_memWbRegister_io_memRdData),
    .io_rd           (_memWbRegister_io_rd),
    .io_regfileWEn   (_memWbRegister_io_regfileWEn),
    .io_wbSel        (_memWbRegister_io_wbSel)
  );	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:32:29
  assign io_pcOut = _pc_io_pc;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :17:18
  assign io_debugAluResult = _alu_io_out;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :21:19
  assign io_debugIsBranch = _IDExRegister_io_isBranch;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :30:28
  assign io_debugIsJump = _IDExRegister_io_isJump;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :30:28
  assign io_debugBranchStallOut = _branchHazardUnit_io_branchStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :26:32
  assign io_debugLoadStallOut = _loadHazardUnit_io_loadStall;	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/Pipeline.scala:4:7, :28:30
endmodule


// ----- 8< ----- FILE "verification/cover/layers-Pipeline-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Pipeline_Verification_Cover
`define layers_Pipeline_Verification_Cover	// <stdin>:99:5
`endif // layers_Pipeline_Verification_Cover	// <stdin>:99:5

// ----- 8< ----- FILE "verification/assume/layers-Pipeline-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Pipeline_Verification_Assume
`define layers_Pipeline_Verification_Assume	// <stdin>:98:5
`endif // layers_Pipeline_Verification_Assume	// <stdin>:98:5

// ----- 8< ----- FILE "verification/assert/layers-Pipeline-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Pipeline_Verification_Assert
`define layers_Pipeline_Verification_Assert	// <stdin>:97:5
`endif // layers_Pipeline_Verification_Assert	// <stdin>:97:5

// ----- 8< ----- FILE "verification/layers-Pipeline-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Pipeline_Verification
`define layers_Pipeline_Verification	// <stdin>:96:3
`endif // layers_Pipeline_Verification	// <stdin>:96:3

// ----- 8< ----- FILE "imem_4096x32_init.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
module imem_4096x32_init();	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
  initial	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
    $readmemh("test.hex", imem_4096x32.Memory);	// Users/amaroo/Desktop/chisel/rv-five-stage/src/main/scala/IMEM.scala:10:17
endmodule

bind imem_4096x32 imem_4096x32_init imem_4096x32_init ();
