v 20130925 2
C 61500 39800 1 0 0 EMBEDDEDz80.sym
[
P 61900 47500 61600 47500 1 0 1
{
T 61800 47550 5 8 1 1 0 6 1
pinnumber=14
T 61800 47450 5 8 0 1 0 8 1
pinseq=1
T 61950 47500 9 8 1 1 0 0 1
pinlabel=D0
T 61950 47500 5 8 0 1 0 2 1
pintype=io
}
P 61900 47100 61600 47100 1 0 1
{
T 61800 47150 5 8 1 1 0 6 1
pinnumber=15
T 61800 47050 5 8 0 1 0 8 1
pinseq=2
T 61950 47100 9 8 1 1 0 0 1
pinlabel=D1
T 61950 47100 5 8 0 1 0 2 1
pintype=io
}
P 61900 46700 61600 46700 1 0 1
{
T 61800 46750 5 8 1 1 0 6 1
pinnumber=12
T 61800 46650 5 8 0 1 0 8 1
pinseq=3
T 61950 46700 9 8 1 1 0 0 1
pinlabel=D2
T 61950 46700 5 8 0 1 0 2 1
pintype=io
}
P 61900 46300 61600 46300 1 0 1
{
T 61800 46350 5 8 1 1 0 6 1
pinnumber=8
T 61800 46250 5 8 0 1 0 8 1
pinseq=4
T 61950 46300 9 8 1 1 0 0 1
pinlabel=D3
T 61950 46300 5 8 0 1 0 2 1
pintype=io
}
P 61900 45900 61600 45900 1 0 1
{
T 61800 45950 5 8 1 1 0 6 1
pinnumber=7
T 61800 45850 5 8 0 1 0 8 1
pinseq=5
T 61950 45900 9 8 1 1 0 0 1
pinlabel=D4
T 61950 45900 5 8 0 1 0 2 1
pintype=io
}
P 61900 45500 61600 45500 1 0 1
{
T 61800 45550 5 8 1 1 0 6 1
pinnumber=9
T 61800 45450 5 8 0 1 0 8 1
pinseq=6
T 61950 45500 9 8 1 1 0 0 1
pinlabel=D5
T 61950 45500 5 8 0 1 0 2 1
pintype=io
}
P 61900 45100 61600 45100 1 0 1
{
T 61800 45150 5 8 1 1 0 6 1
pinnumber=10
T 61800 45050 5 8 0 1 0 8 1
pinseq=7
T 61950 45100 9 8 1 1 0 0 1
pinlabel=D6
T 61950 45100 5 8 0 1 0 2 1
pintype=io
}
P 61900 44700 61600 44700 1 0 1
{
T 61800 44750 5 8 1 1 0 6 1
pinnumber=13
T 61800 44650 5 8 0 1 0 8 1
pinseq=8
T 61950 44700 9 8 1 1 0 0 1
pinlabel=D7
T 61950 44700 5 8 0 1 0 2 1
pintype=io
}
P 61800 43900 61600 43900 1 0 1
{
T 61800 43950 5 8 1 1 0 6 1
pinnumber=18
T 61800 43850 5 8 0 1 0 8 1
pinseq=9
T 61950 43900 9 8 1 1 0 0 1
pinlabel=HALT
T 61950 43900 5 8 0 1 0 2 1
pintype=in
}
P 61800 41500 61600 41500 1 0 1
{
T 61800 41550 5 8 1 1 0 6 1
pinnumber=17
T 61800 41450 5 8 0 1 0 8 1
pinseq=10
T 61950 41500 9 8 1 1 0 0 1
pinlabel=NMI
T 61950 41500 5 8 0 1 0 2 1
pintype=in
}
P 61800 43500 61600 43500 1 0 1
{
T 61800 43550 5 8 1 1 0 6 1
pinnumber=23
T 61800 43450 5 8 0 1 0 8 1
pinseq=16
T 61950 43500 9 8 1 1 0 0 1
pinlabel=BUSACK
T 61950 43500 5 8 0 1 0 2 1
pintype=out
}
P 61800 41100 61600 41100 1 0 1
{
T 61800 41150 5 8 1 1 0 6 1
pinnumber=19
T 61800 41050 5 8 0 1 0 8 1
pinseq=17
T 61950 41100 9 8 1 1 0 0 1
pinlabel=MREQ
T 61950 41100 5 8 0 1 0 2 1
pintype=out
}
P 61900 40200 61600 40200 1 0 1
{
T 61800 40250 5 8 1 1 0 6 1
pinnumber=6
T 61800 40150 5 8 0 1 0 8 1
pinseq=18
T 61950 40200 9 8 1 1 0 0 1
pinlabel=CLOCK
T 61950 40200 5 8 0 1 0 2 1
pintype=in
}
P 64900 47500 65200 47500 1 0 1
{
T 65000 47550 5 8 1 1 0 0 1
pinnumber=30
T 65000 47450 5 8 0 1 0 2 1
pinseq=19
T 64850 47500 9 8 1 1 0 6 1
pinlabel=A0
T 64850 47500 5 8 0 1 0 8 1
pintype=out
}
P 64900 47100 65200 47100 1 0 1
{
T 65000 47150 5 8 1 1 0 0 1
pinnumber=31
T 65000 47050 5 8 0 1 0 2 1
pinseq=20
T 64850 47100 9 8 1 1 0 6 1
pinlabel=A1
T 64850 47100 5 8 0 1 0 8 1
pintype=out
}
P 64900 46700 65200 46700 1 0 1
{
T 65000 46750 5 8 1 1 0 0 1
pinnumber=32
T 65000 46650 5 8 0 1 0 2 1
pinseq=21
T 64850 46700 9 8 1 1 0 6 1
pinlabel=A2
T 64850 46700 5 8 0 1 0 8 1
pintype=out
}
P 64900 46300 65200 46300 1 0 1
{
T 65000 46350 5 8 1 1 0 0 1
pinnumber=33
T 65000 46250 5 8 0 1 0 2 1
pinseq=22
T 64850 46300 9 8 1 1 0 6 1
pinlabel=A3
T 64850 46300 5 8 0 1 0 8 1
pintype=out
}
P 64900 45900 65200 45900 1 0 1
{
T 65000 45950 5 8 1 1 0 0 1
pinnumber=34
T 65000 45850 5 8 0 1 0 2 1
pinseq=23
T 64850 45900 9 8 1 1 0 6 1
pinlabel=A4
T 64850 45900 5 8 0 1 0 8 1
pintype=out
}
P 64900 45500 65200 45500 1 0 1
{
T 65000 45550 5 8 1 1 0 0 1
pinnumber=35
T 65000 45450 5 8 0 1 0 2 1
pinseq=24
T 64850 45500 9 8 1 1 0 6 1
pinlabel=A5
T 64850 45500 5 8 0 1 0 8 1
pintype=out
}
P 64900 45100 65200 45100 1 0 1
{
T 65000 45150 5 8 1 1 0 0 1
pinnumber=36
T 65000 45050 5 8 0 1 0 2 1
pinseq=25
T 64850 45100 9 8 1 1 0 6 1
pinlabel=A6
T 64850 45100 5 8 0 1 0 8 1
pintype=out
}
P 64900 44700 65200 44700 1 0 1
{
T 65000 44750 5 8 1 1 0 0 1
pinnumber=37
T 65000 44650 5 8 0 1 0 2 1
pinseq=26
T 64850 44700 9 8 1 1 0 6 1
pinlabel=A7
T 64850 44700 5 8 0 1 0 8 1
pintype=out
}
P 64900 44300 65200 44300 1 0 1
{
T 65000 44350 5 8 1 1 0 0 1
pinnumber=38
T 65000 44250 5 8 0 1 0 2 1
pinseq=27
T 64850 44300 9 8 1 1 0 6 1
pinlabel=A8
T 64850 44300 5 8 0 1 0 8 1
pintype=out
}
P 64900 43500 65200 43500 1 0 1
{
T 65000 43550 5 8 1 1 0 0 1
pinnumber=40
T 65000 43450 5 8 0 1 0 2 1
pinseq=29
T 64850 43500 9 8 1 1 0 6 1
pinlabel=A10
T 64850 43500 5 8 0 1 0 8 1
pintype=out
}
P 64900 43100 65200 43100 1 0 1
{
T 65000 43150 5 8 1 1 0 0 1
pinnumber=1
T 65000 43050 5 8 0 1 0 2 1
pinseq=30
T 64850 43100 9 8 1 1 0 6 1
pinlabel=A11
T 64850 43100 5 8 0 1 0 8 1
pintype=out
}
P 64900 42700 65200 42700 1 0 1
{
T 65000 42750 5 8 1 1 0 0 1
pinnumber=2
T 65000 42650 5 8 0 1 0 2 1
pinseq=31
T 64850 42700 9 8 1 1 0 6 1
pinlabel=A12
T 64850 42700 5 8 0 1 0 8 1
pintype=out
}
P 64900 42300 65200 42300 1 0 1
{
T 65000 42350 5 8 1 1 0 0 1
pinnumber=3
T 65000 42250 5 8 0 1 0 2 1
pinseq=32
T 64850 42300 9 8 1 1 0 6 1
pinlabel=A13
T 64850 42300 5 8 0 1 0 8 1
pintype=out
}
P 64900 41900 65200 41900 1 0 1
{
T 65000 41950 5 8 1 1 0 0 1
pinnumber=4
T 65000 41850 5 8 0 1 0 2 1
pinseq=33
T 64850 41900 9 8 1 1 0 6 1
pinlabel=A14
T 64850 41900 5 8 0 1 0 8 1
pintype=out
}
P 64900 41500 65200 41500 1 0 1
{
T 65000 41550 5 8 1 1 0 0 1
pinnumber=5
T 65000 41450 5 8 0 1 0 2 1
pinseq=34
T 64850 41500 9 8 1 1 0 6 1
pinlabel=A15
T 64850 41500 5 8 0 1 0 8 1
pintype=out
}
P 65000 41100 65200 41100 1 0 1
{
T 65000 41150 5 8 1 1 0 0 1
pinnumber=26
T 65000 41050 5 8 0 1 0 2 1
pinseq=35
T 64850 41100 9 8 1 1 0 6 1
pinlabel=RESET
T 64850 41100 5 8 0 1 0 8 1
pintype=in
}
P 65000 40700 65200 40700 1 0 1
{
T 65000 40750 5 8 1 1 0 0 1
pinnumber=28
T 65000 40650 5 8 0 1 0 2 1
pinseq=36
T 64850 40700 9 8 1 1 0 6 1
pinlabel=RFSH
T 64850 40700 5 8 0 1 0 8 1
pintype=out
}
P 65000 40300 65200 40300 1 0 1
{
T 65000 40350 5 8 1 1 0 0 1
pinnumber=24
T 65000 40250 5 8 0 1 0 2 1
pinseq=37
T 64850 40300 9 8 1 1 0 6 1
pinlabel=WAIT
T 64850 40300 5 8 0 1 0 8 1
pintype=in
}
B 61900 39800 3000 7900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 61900 48050 5 10 0 0 0 0 1
device=Z80
P 61600 43100 61800 43100 1 0 0
{
T 61800 43150 5 8 1 1 0 6 1
pinnumber=25
T 61800 43050 5 8 0 1 0 8 1
pinseq=11
T 61950 43100 9 8 1 1 0 0 1
pinlabel=BUSREQ
T 61950 43100 5 8 0 1 0 2 1
pintype=in
}
V 61850 43100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61600 42700 61800 42700 1 0 0
{
T 61800 42750 5 8 1 1 0 6 1
pinnumber=22
T 61800 42650 5 8 0 1 0 8 1
pinseq=12
T 61950 42700 9 8 1 1 0 0 1
pinlabel=WR
T 61950 42700 5 8 0 1 0 2 1
pintype=out
}
V 61850 42700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61600 42300 61800 42300 1 0 0
{
T 61800 42350 5 8 1 1 0 6 1
pinnumber=21
T 61800 42250 5 8 0 1 0 8 1
pinseq=14
T 61950 42300 9 8 1 1 0 0 1
pinlabel=RD
T 61950 42300 5 8 0 1 0 2 1
pintype=out
}
V 61850 42300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61600 41900 61800 41900 1 0 0
{
T 61800 41950 5 8 1 1 0 6 1
pinnumber=16
T 61800 41850 5 8 0 1 0 8 1
pinseq=15
T 61950 41900 9 8 1 1 0 0 1
pinlabel=INT
T 61950 41900 5 8 0 1 0 2 1
pintype=in
}
V 61850 41900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 44300 61600 44300 1 0 1
{
T 61800 44350 5 8 1 1 0 6 1
pinnumber=27
T 61800 44250 5 8 0 1 0 8 1
pinseq=38
T 61950 44300 9 8 1 1 0 0 1
pinlabel=M1
T 61950 44300 5 8 0 1 0 2 1
pintype=out
}
V 61850 44300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 64900 43900 65200 43900 1 0 1
{
T 65000 43950 5 8 1 1 0 0 1
pinnumber=39
T 65000 43850 5 8 0 1 0 2 1
pinseq=28
T 64850 43900 9 8 1 1 0 6 1
pinlabel=A9
T 64850 43900 5 8 0 1 0 8 1
pintype=out
}
T 64900 47800 8 10 0 1 0 6 1
refdes=U44
T 61900 48450 5 10 0 0 0 0 1
footprint=DIP40
T 61900 48650 5 10 0 0 0 0 1
description=Z80 Central Processing Unit
T 61900 48250 5 10 0 0 0 0 1
numslots=0
T 61900 48850 5 10 0 0 0 0 1
net=Vcc:11
T 61900 49050 5 10 0 0 0 0 1
net=GND:29
T 61900 47750 9 10 1 0 0 0 1
Z80
P 61600 40700 61800 40700 1 0 0
{
T 61800 40750 5 8 1 1 0 6 1
pinnumber=20
T 61800 40650 5 8 0 1 0 8 1
pinseq=13
T 61950 40700 9 8 1 1 0 0 1
pinlabel=IORQ
T 61950 40700 5 8 0 1 0 2 1
pintype=out
}
V 61850 40700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 61950 44025 62350 44025 3 0 0 0 -1 -1
L 61950 41625 62225 41625 3 0 0 0 -1 -1
L 61950 43225 62600 43225 3 0 0 0 -1 -1
L 61950 42825 62175 42825 3 0 0 0 -1 -1
L 61950 40825 62300 40825 3 0 0 0 -1 -1
L 61950 42425 62150 42425 3 0 0 0 -1 -1
L 61950 42025 62175 42025 3 0 0 0 -1 -1
L 61950 44425 62125 44425 3 0 0 0 -1 -1
V 64950 40300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 64825 40425 64450 40425 3 0 0 0 -1 -1
L 64825 40825 64425 40825 3 0 0 0 -1 -1
L 64825 41225 64325 41225 3 0 0 0 -1 -1
V 64950 40700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 64950 41100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 61950 43625 62600 43625 3 0 0 0 -1 -1
V 61850 43500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61850 41500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61850 43900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61850 41100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 61950 41225 62400 41225 3 0 0 0 -1 -1
T 65100 39800 8 10 0 0 0 0 1
author=Willy De la Court wdlATlinux-lovers.be
T 61500 39800 8 10 0 0 0 0 1
dist-license=GPL
T 63100 39800 8 10 0 0 0 0 1
use-license=unlimited
T 61500 40000 8 10 0 0 0 0 1
comment=Suggested library: unknown
]
{
T 61900 48050 5 10 0 0 0 0 1
device=Z80
T 64900 47800 5 10 1 1 0 6 1
refdes=U1
T 61900 48450 5 10 0 0 0 0 1
footprint=DIP40
}
U 66300 47700 66300 41200 10 -1
N 65200 47500 66100 47500 4
{
T 65200 47500 5 10 1 1 0 0 1
netname=A0
}
C 66100 47500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 47500 5 8 0 0 270 0 1
device=none
P 66100 47500 66200 47400 1 0 0
{
T 66600 47500 5 8 0 0 270 0 1
pinseq=1
T 66700 47500 5 8 0 0 270 0 1
pinnumber=1
T 66800 47500 5 8 0 0 270 0 1
pintype=pas
T 66900 47500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 47500 5 8 0 0 270 0 1
graphical=1
L 66300 47300 66200 47400 10 30 0 0 -1 -1
]
{
T 66500 47500 5 8 0 0 270 0 1
device=none
}
N 65200 47100 66100 47100 4
{
T 65200 47100 5 10 1 1 0 0 1
netname=A1
}
C 66100 47100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 47100 5 8 0 0 270 0 1
device=none
P 66100 47100 66200 47000 1 0 0
{
T 66600 47100 5 8 0 0 270 0 1
pinseq=1
T 66700 47100 5 8 0 0 270 0 1
pinnumber=1
T 66800 47100 5 8 0 0 270 0 1
pintype=pas
T 66900 47100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 47100 5 8 0 0 270 0 1
graphical=1
L 66300 46900 66200 47000 10 30 0 0 -1 -1
]
{
T 66500 47100 5 8 0 0 270 0 1
device=none
}
N 65200 46700 66100 46700 4
{
T 65200 46700 5 10 1 1 0 0 1
netname=A2
}
C 66100 46700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 46700 5 8 0 0 270 0 1
device=none
P 66100 46700 66200 46600 1 0 0
{
T 66600 46700 5 8 0 0 270 0 1
pinseq=1
T 66700 46700 5 8 0 0 270 0 1
pinnumber=1
T 66800 46700 5 8 0 0 270 0 1
pintype=pas
T 66900 46700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 46700 5 8 0 0 270 0 1
graphical=1
L 66300 46500 66200 46600 10 30 0 0 -1 -1
]
{
T 66500 46700 5 8 0 0 270 0 1
device=none
}
N 65200 46300 66100 46300 4
{
T 65200 46300 5 10 1 1 0 0 1
netname=A3
}
C 66100 46300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 46300 5 8 0 0 270 0 1
device=none
P 66100 46300 66200 46200 1 0 0
{
T 66600 46300 5 8 0 0 270 0 1
pinseq=1
T 66700 46300 5 8 0 0 270 0 1
pinnumber=1
T 66800 46300 5 8 0 0 270 0 1
pintype=pas
T 66900 46300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 46300 5 8 0 0 270 0 1
graphical=1
L 66300 46100 66200 46200 10 30 0 0 -1 -1
]
{
T 66500 46300 5 8 0 0 270 0 1
device=none
}
N 65200 45900 66100 45900 4
{
T 65200 45900 5 10 1 1 0 0 1
netname=A4
}
C 66100 45900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 45900 5 8 0 0 270 0 1
device=none
P 66100 45900 66200 45800 1 0 0
{
T 66600 45900 5 8 0 0 270 0 1
pinseq=1
T 66700 45900 5 8 0 0 270 0 1
pinnumber=1
T 66800 45900 5 8 0 0 270 0 1
pintype=pas
T 66900 45900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 45900 5 8 0 0 270 0 1
graphical=1
L 66300 45700 66200 45800 10 30 0 0 -1 -1
]
{
T 66500 45900 5 8 0 0 270 0 1
device=none
}
N 65200 45500 66100 45500 4
{
T 65200 45500 5 10 1 1 0 0 1
netname=A5
}
C 66100 45500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 45500 5 8 0 0 270 0 1
device=none
P 66100 45500 66200 45400 1 0 0
{
T 66600 45500 5 8 0 0 270 0 1
pinseq=1
T 66700 45500 5 8 0 0 270 0 1
pinnumber=1
T 66800 45500 5 8 0 0 270 0 1
pintype=pas
T 66900 45500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 45500 5 8 0 0 270 0 1
graphical=1
L 66300 45300 66200 45400 10 30 0 0 -1 -1
]
{
T 66500 45500 5 8 0 0 270 0 1
device=none
}
N 65200 45100 66100 45100 4
{
T 65200 45100 5 10 1 1 0 0 1
netname=A6
}
C 66100 45100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 45100 5 8 0 0 270 0 1
device=none
P 66100 45100 66200 45000 1 0 0
{
T 66600 45100 5 8 0 0 270 0 1
pinseq=1
T 66700 45100 5 8 0 0 270 0 1
pinnumber=1
T 66800 45100 5 8 0 0 270 0 1
pintype=pas
T 66900 45100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 45100 5 8 0 0 270 0 1
graphical=1
L 66300 44900 66200 45000 10 30 0 0 -1 -1
]
{
T 66500 45100 5 8 0 0 270 0 1
device=none
}
N 65200 44700 66100 44700 4
{
T 65200 44700 5 10 1 1 0 0 1
netname=A7
}
C 66100 44700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 44700 5 8 0 0 270 0 1
device=none
P 66100 44700 66200 44600 1 0 0
{
T 66600 44700 5 8 0 0 270 0 1
pinseq=1
T 66700 44700 5 8 0 0 270 0 1
pinnumber=1
T 66800 44700 5 8 0 0 270 0 1
pintype=pas
T 66900 44700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 44700 5 8 0 0 270 0 1
graphical=1
L 66300 44500 66200 44600 10 30 0 0 -1 -1
]
{
T 66500 44700 5 8 0 0 270 0 1
device=none
}
N 65200 44300 66100 44300 4
{
T 65200 44300 5 10 1 1 0 0 1
netname=A8
}
C 66100 44300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 44300 5 8 0 0 270 0 1
device=none
P 66100 44300 66200 44200 1 0 0
{
T 66600 44300 5 8 0 0 270 0 1
pinseq=1
T 66700 44300 5 8 0 0 270 0 1
pinnumber=1
T 66800 44300 5 8 0 0 270 0 1
pintype=pas
T 66900 44300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 44300 5 8 0 0 270 0 1
graphical=1
L 66300 44100 66200 44200 10 30 0 0 -1 -1
]
{
T 66500 44300 5 8 0 0 270 0 1
device=none
}
N 65200 43900 66100 43900 4
{
T 65200 43900 5 10 1 1 0 0 1
netname=A9
}
C 66100 43900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 43900 5 8 0 0 270 0 1
device=none
P 66100 43900 66200 43800 1 0 0
{
T 66600 43900 5 8 0 0 270 0 1
pinseq=1
T 66700 43900 5 8 0 0 270 0 1
pinnumber=1
T 66800 43900 5 8 0 0 270 0 1
pintype=pas
T 66900 43900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 43900 5 8 0 0 270 0 1
graphical=1
L 66300 43700 66200 43800 10 30 0 0 -1 -1
]
{
T 66500 43900 5 8 0 0 270 0 1
device=none
}
N 65200 43500 66100 43500 4
{
T 65200 43500 5 10 1 1 0 0 1
netname=A10
}
C 66100 43500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 43500 5 8 0 0 270 0 1
device=none
P 66100 43500 66200 43400 1 0 0
{
T 66600 43500 5 8 0 0 270 0 1
pinseq=1
T 66700 43500 5 8 0 0 270 0 1
pinnumber=1
T 66800 43500 5 8 0 0 270 0 1
pintype=pas
T 66900 43500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 43500 5 8 0 0 270 0 1
graphical=1
L 66300 43300 66200 43400 10 30 0 0 -1 -1
]
{
T 66500 43500 5 8 0 0 270 0 1
device=none
}
N 65200 43100 66100 43100 4
{
T 65200 43100 5 10 1 1 0 0 1
netname=A11
}
C 66100 43100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 43100 5 8 0 0 270 0 1
device=none
P 66100 43100 66200 43000 1 0 0
{
T 66600 43100 5 8 0 0 270 0 1
pinseq=1
T 66700 43100 5 8 0 0 270 0 1
pinnumber=1
T 66800 43100 5 8 0 0 270 0 1
pintype=pas
T 66900 43100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 43100 5 8 0 0 270 0 1
graphical=1
L 66300 42900 66200 43000 10 30 0 0 -1 -1
]
{
T 66500 43100 5 8 0 0 270 0 1
device=none
}
N 65200 42700 66100 42700 4
{
T 65200 42700 5 10 1 1 0 0 1
netname=A12
}
C 66100 42700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 42700 5 8 0 0 270 0 1
device=none
P 66100 42700 66200 42600 1 0 0
{
T 66600 42700 5 8 0 0 270 0 1
pinseq=1
T 66700 42700 5 8 0 0 270 0 1
pinnumber=1
T 66800 42700 5 8 0 0 270 0 1
pintype=pas
T 66900 42700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 42700 5 8 0 0 270 0 1
graphical=1
L 66300 42500 66200 42600 10 30 0 0 -1 -1
]
{
T 66500 42700 5 8 0 0 270 0 1
device=none
}
N 65200 42300 66100 42300 4
{
T 65200 42300 5 10 1 1 0 0 1
netname=A13
}
C 66100 42300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 42300 5 8 0 0 270 0 1
device=none
P 66100 42300 66200 42200 1 0 0
{
T 66600 42300 5 8 0 0 270 0 1
pinseq=1
T 66700 42300 5 8 0 0 270 0 1
pinnumber=1
T 66800 42300 5 8 0 0 270 0 1
pintype=pas
T 66900 42300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 42300 5 8 0 0 270 0 1
graphical=1
L 66300 42100 66200 42200 10 30 0 0 -1 -1
]
{
T 66500 42300 5 8 0 0 270 0 1
device=none
}
N 65200 41900 66100 41900 4
{
T 65200 41900 5 10 1 1 0 0 1
netname=A14
}
C 66100 41900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 41900 5 8 0 0 270 0 1
device=none
P 66100 41900 66200 41800 1 0 0
{
T 66600 41900 5 8 0 0 270 0 1
pinseq=1
T 66700 41900 5 8 0 0 270 0 1
pinnumber=1
T 66800 41900 5 8 0 0 270 0 1
pintype=pas
T 66900 41900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 41900 5 8 0 0 270 0 1
graphical=1
L 66300 41700 66200 41800 10 30 0 0 -1 -1
]
{
T 66500 41900 5 8 0 0 270 0 1
device=none
}
N 65200 41500 66100 41500 4
{
T 65200 41500 5 10 1 1 0 0 1
netname=A15
}
C 66100 41500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 41500 5 8 0 0 270 0 1
device=none
P 66100 41500 66200 41400 1 0 0
{
T 66600 41500 5 8 0 0 270 0 1
pinseq=1
T 66700 41500 5 8 0 0 270 0 1
pinnumber=1
T 66800 41500 5 8 0 0 270 0 1
pintype=pas
T 66900 41500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 41500 5 8 0 0 270 0 1
graphical=1
L 66300 41300 66200 41400 10 30 0 0 -1 -1
]
{
T 66500 41500 5 8 0 0 270 0 1
device=none
}
U 60000 47800 60000 43900 10 -1
U 60000 43900 58400 43900 10 0
N 61600 47500 60200 47500 4
{
T 60900 47500 5 10 1 1 0 0 1
netname=D0
}
C 60200 47500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 47100 5 8 0 0 180 0 1
device=none
P 60200 47500 60100 47400 1 0 0
{
T 60200 47000 5 8 0 0 180 0 1
pinseq=1
T 60200 46900 5 8 0 0 180 0 1
pinnumber=1
T 60200 46800 5 8 0 0 180 0 1
pintype=pas
T 60200 46700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 47200 5 8 0 0 180 0 1
graphical=1
L 60000 47300 60100 47400 10 30 0 0 -1 -1
]
{
T 60200 47100 5 8 0 0 180 0 1
device=none
}
N 61600 47100 60200 47100 4
{
T 60900 47100 5 10 1 1 0 0 1
netname=D1
}
C 60200 47100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 46700 5 8 0 0 180 0 1
device=none
P 60200 47100 60100 47000 1 0 0
{
T 60200 46600 5 8 0 0 180 0 1
pinseq=1
T 60200 46500 5 8 0 0 180 0 1
pinnumber=1
T 60200 46400 5 8 0 0 180 0 1
pintype=pas
T 60200 46300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 46800 5 8 0 0 180 0 1
graphical=1
L 60000 46900 60100 47000 10 30 0 0 -1 -1
]
{
T 60200 46700 5 8 0 0 180 0 1
device=none
}
N 61600 46700 60200 46700 4
{
T 60900 46700 5 10 1 1 0 0 1
netname=D2
}
C 60200 46700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 46300 5 8 0 0 180 0 1
device=none
P 60200 46700 60100 46600 1 0 0
{
T 60200 46200 5 8 0 0 180 0 1
pinseq=1
T 60200 46100 5 8 0 0 180 0 1
pinnumber=1
T 60200 46000 5 8 0 0 180 0 1
pintype=pas
T 60200 45900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 46400 5 8 0 0 180 0 1
graphical=1
L 60000 46500 60100 46600 10 30 0 0 -1 -1
]
{
T 60200 46300 5 8 0 0 180 0 1
device=none
}
N 61600 46300 60200 46300 4
{
T 60900 46300 5 10 1 1 0 0 1
netname=D3
}
C 60200 46300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 45900 5 8 0 0 180 0 1
device=none
P 60200 46300 60100 46200 1 0 0
{
T 60200 45800 5 8 0 0 180 0 1
pinseq=1
T 60200 45700 5 8 0 0 180 0 1
pinnumber=1
T 60200 45600 5 8 0 0 180 0 1
pintype=pas
T 60200 45500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 46000 5 8 0 0 180 0 1
graphical=1
L 60000 46100 60100 46200 10 30 0 0 -1 -1
]
{
T 60200 45900 5 8 0 0 180 0 1
device=none
}
N 61600 45900 60200 45900 4
{
T 60900 45900 5 10 1 1 0 0 1
netname=D4
}
C 60200 45900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 45500 5 8 0 0 180 0 1
device=none
P 60200 45900 60100 45800 1 0 0
{
T 60200 45400 5 8 0 0 180 0 1
pinseq=1
T 60200 45300 5 8 0 0 180 0 1
pinnumber=1
T 60200 45200 5 8 0 0 180 0 1
pintype=pas
T 60200 45100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 45600 5 8 0 0 180 0 1
graphical=1
L 60000 45700 60100 45800 10 30 0 0 -1 -1
]
{
T 60200 45500 5 8 0 0 180 0 1
device=none
}
N 61600 45500 60200 45500 4
{
T 60900 45500 5 10 1 1 0 0 1
netname=D5
}
C 60200 45500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 45100 5 8 0 0 180 0 1
device=none
P 60200 45500 60100 45400 1 0 0
{
T 60200 45000 5 8 0 0 180 0 1
pinseq=1
T 60200 44900 5 8 0 0 180 0 1
pinnumber=1
T 60200 44800 5 8 0 0 180 0 1
pintype=pas
T 60200 44700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 45200 5 8 0 0 180 0 1
graphical=1
L 60000 45300 60100 45400 10 30 0 0 -1 -1
]
{
T 60200 45100 5 8 0 0 180 0 1
device=none
}
N 61600 45100 60200 45100 4
{
T 60900 45100 5 10 1 1 0 0 1
netname=D6
}
C 60200 45100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 44700 5 8 0 0 180 0 1
device=none
P 60200 45100 60100 45000 1 0 0
{
T 60200 44600 5 8 0 0 180 0 1
pinseq=1
T 60200 44500 5 8 0 0 180 0 1
pinnumber=1
T 60200 44400 5 8 0 0 180 0 1
pintype=pas
T 60200 44300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 44800 5 8 0 0 180 0 1
graphical=1
L 60000 44900 60100 45000 10 30 0 0 -1 -1
]
{
T 60200 44700 5 8 0 0 180 0 1
device=none
}
N 61600 44700 60200 44700 4
{
T 60900 44700 5 10 1 1 0 0 1
netname=D7
}
C 60200 44700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 44300 5 8 0 0 180 0 1
device=none
P 60200 44700 60100 44600 1 0 0
{
T 60200 44200 5 8 0 0 180 0 1
pinseq=1
T 60200 44100 5 8 0 0 180 0 1
pinnumber=1
T 60200 44000 5 8 0 0 180 0 1
pintype=pas
T 60200 43900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 44400 5 8 0 0 180 0 1
graphical=1
L 60000 44500 60100 44600 10 30 0 0 -1 -1
]
{
T 60200 44300 5 8 0 0 180 0 1
device=none
}
U 58400 43900 58400 39000 10 1
N 52675 39100 58200 39100 4
{
T 56300 39100 5 10 1 1 0 0 1
netname=MAPRQM
}
C 58200 39100 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 39500 5 8 0 0 0 0 1
device=none
P 58200 39100 58300 39200 1 0 0
{
T 58200 39600 5 8 0 0 0 0 1
pinseq=1
T 58200 39700 5 8 0 0 0 0 1
pinnumber=1
T 58200 39800 5 8 0 0 0 0 1
pintype=pas
T 58200 39900 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 39400 5 8 0 0 0 0 1
graphical=1
L 58400 39300 58300 39200 10 30 0 0 -1 -1
]
{
T 58200 39500 5 8 0 0 0 0 1
device=none
}
N 52675 39300 58200 39300 4
{
T 56300 39300 5 10 1 1 0 0 1
netname=MAPRQI
}
C 58200 39300 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 39700 5 8 0 0 0 0 1
device=none
P 58200 39300 58300 39400 1 0 0
{
T 58200 39800 5 8 0 0 0 0 1
pinseq=1
T 58200 39900 5 8 0 0 0 0 1
pinnumber=1
T 58200 40000 5 8 0 0 0 0 1
pintype=pas
T 58200 40100 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 39600 5 8 0 0 0 0 1
graphical=1
L 58400 39500 58300 39400 10 30 0 0 -1 -1
]
{
T 58200 39700 5 8 0 0 0 0 1
device=none
}
N 52675 39500 58200 39500 4
{
T 56300 39500 5 10 1 1 0 0 1
netname=A_CLK
}
C 58200 39500 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 39900 5 8 0 0 0 0 1
device=none
P 58200 39500 58300 39600 1 0 0
{
T 58200 40000 5 8 0 0 0 0 1
pinseq=1
T 58200 40100 5 8 0 0 0 0 1
pinnumber=1
T 58200 40200 5 8 0 0 0 0 1
pintype=pas
T 58200 40300 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 39800 5 8 0 0 0 0 1
graphical=1
L 58400 39700 58300 39600 10 30 0 0 -1 -1
]
{
T 58200 39900 5 8 0 0 0 0 1
device=none
}
N 52675 39700 58200 39700 4
{
T 56300 39700 5 10 1 1 0 0 1
netname=A_RES
}
C 58200 39700 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 40100 5 8 0 0 0 0 1
device=none
P 58200 39700 58300 39800 1 0 0
{
T 58200 40200 5 8 0 0 0 0 1
pinseq=1
T 58200 40300 5 8 0 0 0 0 1
pinnumber=1
T 58200 40400 5 8 0 0 0 0 1
pintype=pas
T 58200 40500 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 40000 5 8 0 0 0 0 1
graphical=1
L 58400 39900 58300 39800 10 30 0 0 -1 -1
]
{
T 58200 40100 5 8 0 0 0 0 1
device=none
}
U 66300 47700 66300 52400 10 1
U 66300 52400 75800 52400 10 -1
N 75025 50475 75000 52200 4
{
T 75000 51200 5 10 1 1 0 0 1
netname=A0
}
C 75000 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 74600 52200 5 8 0 0 90 0 1
device=none
P 75000 52200 74900 52300 1 0 0
{
T 74500 52200 5 8 0 0 90 0 1
pinseq=1
T 74400 52200 5 8 0 0 90 0 1
pinnumber=1
T 74300 52200 5 8 0 0 90 0 1
pintype=pas
T 74200 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 74700 52200 5 8 0 0 90 0 1
graphical=1
L 74800 52400 74900 52300 10 30 0 0 -1 -1
]
{
T 74600 52200 5 8 0 0 90 0 1
device=none
}
N 74650 50475 74625 52200 4
{
T 74625 51200 5 10 1 1 0 0 1
netname=A2
}
C 74625 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 74225 52200 5 8 0 0 90 0 1
device=none
P 74625 52200 74525 52300 1 0 0
{
T 74125 52200 5 8 0 0 90 0 1
pinseq=1
T 74025 52200 5 8 0 0 90 0 1
pinnumber=1
T 73925 52200 5 8 0 0 90 0 1
pintype=pas
T 73825 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 74325 52200 5 8 0 0 90 0 1
graphical=1
L 74425 52400 74525 52300 10 30 0 0 -1 -1
]
{
T 74225 52200 5 8 0 0 90 0 1
device=none
}
N 74275 50475 74250 52200 4
{
T 74250 51200 5 10 1 1 0 0 1
netname=A4
}
C 74250 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 73850 52200 5 8 0 0 90 0 1
device=none
P 74250 52200 74150 52300 1 0 0
{
T 73750 52200 5 8 0 0 90 0 1
pinseq=1
T 73650 52200 5 8 0 0 90 0 1
pinnumber=1
T 73550 52200 5 8 0 0 90 0 1
pintype=pas
T 73450 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 73950 52200 5 8 0 0 90 0 1
graphical=1
L 74050 52400 74150 52300 10 30 0 0 -1 -1
]
{
T 73850 52200 5 8 0 0 90 0 1
device=none
}
N 73900 50475 73875 52200 4
{
T 73875 51200 5 10 1 1 0 0 1
netname=A6
}
C 73875 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 73475 52200 5 8 0 0 90 0 1
device=none
P 73875 52200 73775 52300 1 0 0
{
T 73375 52200 5 8 0 0 90 0 1
pinseq=1
T 73275 52200 5 8 0 0 90 0 1
pinnumber=1
T 73175 52200 5 8 0 0 90 0 1
pintype=pas
T 73075 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 73575 52200 5 8 0 0 90 0 1
graphical=1
L 73675 52400 73775 52300 10 30 0 0 -1 -1
]
{
T 73475 52200 5 8 0 0 90 0 1
device=none
}
U 66300 44700 76300 44700 10 -1
N 75025 46275 75000 44900 4
{
T 74700 45900 5 10 1 1 0 0 1
netname=A1
}
C 75000 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 75000 44500 5 8 0 0 180 0 1
device=none
P 75000 44900 74900 44800 1 0 0
{
T 75000 44400 5 8 0 0 180 0 1
pinseq=1
T 75000 44300 5 8 0 0 180 0 1
pinnumber=1
T 75000 44200 5 8 0 0 180 0 1
pintype=pas
T 75000 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 75000 44600 5 8 0 0 180 0 1
graphical=1
L 74800 44700 74900 44800 10 30 0 0 -1 -1
]
{
T 75000 44500 5 8 0 0 180 0 1
device=none
}
N 74650 46275 74625 44900 4
{
T 74325 45900 5 10 1 1 0 0 1
netname=A3
}
C 74625 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 74625 44500 5 8 0 0 180 0 1
device=none
P 74625 44900 74525 44800 1 0 0
{
T 74625 44400 5 8 0 0 180 0 1
pinseq=1
T 74625 44300 5 8 0 0 180 0 1
pinnumber=1
T 74625 44200 5 8 0 0 180 0 1
pintype=pas
T 74625 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 74625 44600 5 8 0 0 180 0 1
graphical=1
L 74425 44700 74525 44800 10 30 0 0 -1 -1
]
{
T 74625 44500 5 8 0 0 180 0 1
device=none
}
N 74275 46275 74250 44900 4
{
T 73950 45900 5 10 1 1 0 0 1
netname=A5
}
C 74250 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 74250 44500 5 8 0 0 180 0 1
device=none
P 74250 44900 74150 44800 1 0 0
{
T 74250 44400 5 8 0 0 180 0 1
pinseq=1
T 74250 44300 5 8 0 0 180 0 1
pinnumber=1
T 74250 44200 5 8 0 0 180 0 1
pintype=pas
T 74250 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 74250 44600 5 8 0 0 180 0 1
graphical=1
L 74050 44700 74150 44800 10 30 0 0 -1 -1
]
{
T 74250 44500 5 8 0 0 180 0 1
device=none
}
N 73900 46275 73875 44900 4
{
T 73575 45900 5 10 1 1 0 0 1
netname=A7
}
C 73875 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73875 44500 5 8 0 0 180 0 1
device=none
P 73875 44900 73775 44800 1 0 0
{
T 73875 44400 5 8 0 0 180 0 1
pinseq=1
T 73875 44300 5 8 0 0 180 0 1
pinnumber=1
T 73875 44200 5 8 0 0 180 0 1
pintype=pas
T 73875 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 73875 44600 5 8 0 0 180 0 1
graphical=1
L 73675 44700 73775 44800 10 30 0 0 -1 -1
]
{
T 73875 44500 5 8 0 0 180 0 1
device=none
}
C 64600 28700 1 0 1 EMBEDDED29x040-1.sym
[
T 62200 38400 8 10 0 1 0 0 1
refdes=U45
T 64200 38350 9 10 1 0 0 6 1
29x040
T 64200 38550 5 10 0 0 0 6 1
device=29x040
T 64200 38750 5 10 0 0 0 6 1
footprint=PLCC32
T 64200 38950 5 10 0 0 0 6 1
author=Michael Sokolov <msokolov@ivan.Harhan.ORG>
T 64200 39150 5 10 0 0 0 6 1
description=512Kx8 flash memory
T 64200 39350 5 10 0 0 0 6 1
numslots=0
P 63200 38600 63200 38300 1 0 0
{
T 63150 38400 5 8 1 1 0 6 1
pinnumber=32
T 63150 38400 5 8 0 1 0 8 1
pinseq=32
T 63200 38250 9 8 1 1 0 5 1
pinlabel=VCC
T 63200 38100 5 8 0 1 0 5 1
pintype=pwr
}
P 61900 37900 62200 37900 1 0 0
{
T 62100 37950 5 8 1 1 0 6 1
pinnumber=13
T 62100 37850 5 8 0 1 0 8 1
pinseq=13
T 62250 37900 9 8 1 1 0 0 1
pinlabel=DQ0
T 62250 37900 5 8 0 1 0 2 1
pintype=tri
}
P 61900 37500 62200 37500 1 0 0
{
T 62100 37550 5 8 1 1 0 6 1
pinnumber=14
T 62100 37450 5 8 0 1 0 8 1
pinseq=14
T 62250 37500 9 8 1 1 0 0 1
pinlabel=DQ1
T 62250 37500 5 8 0 1 0 2 1
pintype=tri
}
P 61900 37100 62200 37100 1 0 0
{
T 62100 37150 5 8 1 1 0 6 1
pinnumber=15
T 62100 37050 5 8 0 1 0 8 1
pinseq=15
T 62250 37100 9 8 1 1 0 0 1
pinlabel=DQ2
T 62250 37100 5 8 0 1 0 2 1
pintype=tri
}
P 61900 36700 62200 36700 1 0 0
{
T 62100 36750 5 8 1 1 0 6 1
pinnumber=17
T 62100 36650 5 8 0 1 0 8 1
pinseq=17
T 62250 36700 9 8 1 1 0 0 1
pinlabel=DQ3
T 62250 36700 5 8 0 1 0 2 1
pintype=tri
}
P 61900 36300 62200 36300 1 0 0
{
T 62100 36350 5 8 1 1 0 6 1
pinnumber=18
T 62100 36250 5 8 0 1 0 8 1
pinseq=18
T 62250 36300 9 8 1 1 0 0 1
pinlabel=DQ4
T 62250 36300 5 8 0 1 0 2 1
pintype=tri
}
P 61900 35900 62200 35900 1 0 0
{
T 62100 35950 5 8 1 1 0 6 1
pinnumber=19
T 62100 35850 5 8 0 1 0 8 1
pinseq=19
T 62250 35900 9 8 1 1 0 0 1
pinlabel=DQ5
T 62250 35900 5 8 0 1 0 2 1
pintype=tri
}
P 61900 35500 62200 35500 1 0 0
{
T 62100 35550 5 8 1 1 0 6 1
pinnumber=20
T 62100 35450 5 8 0 1 0 8 1
pinseq=20
T 62250 35500 9 8 1 1 0 0 1
pinlabel=DQ6
T 62250 35500 5 8 0 1 0 2 1
pintype=tri
}
P 61900 35100 62200 35100 1 0 0
{
T 62100 35150 5 8 1 1 0 6 1
pinnumber=21
T 62100 35050 5 8 0 1 0 8 1
pinseq=21
T 62250 35100 9 8 1 1 0 0 1
pinlabel=DQ7
T 62250 35100 5 8 0 1 0 2 1
pintype=tri
}
P 64500 37900 64200 37900 1 0 0
{
T 64300 37950 5 8 1 1 0 0 1
pinnumber=12
T 64300 37850 5 8 0 1 0 2 1
pinseq=12
T 64150 37900 9 8 1 1 0 6 1
pinlabel=A0
T 64150 37900 5 8 0 1 0 8 1
pintype=in
}
P 64500 37500 64200 37500 1 0 0
{
T 64300 37550 5 8 1 1 0 0 1
pinnumber=11
T 64300 37450 5 8 0 1 0 2 1
pinseq=11
T 64150 37500 9 8 1 1 0 6 1
pinlabel=A1
T 64150 37500 5 8 0 1 0 8 1
pintype=in
}
P 64500 37100 64200 37100 1 0 0
{
T 64300 37150 5 8 1 1 0 0 1
pinnumber=10
T 64300 37050 5 8 0 1 0 2 1
pinseq=10
T 64150 37100 9 8 1 1 0 6 1
pinlabel=A2
T 64150 37100 5 8 0 1 0 8 1
pintype=in
}
P 64500 36700 64200 36700 1 0 0
{
T 64300 36750 5 8 1 1 0 0 1
pinnumber=9
T 64300 36650 5 8 0 1 0 2 1
pinseq=9
T 64150 36700 9 8 1 1 0 6 1
pinlabel=A3
T 64150 36700 5 8 0 1 0 8 1
pintype=in
}
P 64500 36300 64200 36300 1 0 0
{
T 64300 36350 5 8 1 1 0 0 1
pinnumber=8
T 64300 36250 5 8 0 1 0 2 1
pinseq=8
T 64150 36300 9 8 1 1 0 6 1
pinlabel=A4
T 64150 36300 5 8 0 1 0 8 1
pintype=in
}
P 64500 35900 64200 35900 1 0 0
{
T 64300 35950 5 8 1 1 0 0 1
pinnumber=7
T 64300 35850 5 8 0 1 0 2 1
pinseq=7
T 64150 35900 9 8 1 1 0 6 1
pinlabel=A5
T 64150 35900 5 8 0 1 0 8 1
pintype=in
}
P 64500 35500 64200 35500 1 0 0
{
T 64300 35550 5 8 1 1 0 0 1
pinnumber=6
T 64300 35450 5 8 0 1 0 2 1
pinseq=6
T 64150 35500 9 8 1 1 0 6 1
pinlabel=A6
T 64150 35500 5 8 0 1 0 8 1
pintype=in
}
P 64500 35100 64200 35100 1 0 0
{
T 64300 35150 5 8 1 1 0 0 1
pinnumber=5
T 64300 35050 5 8 0 1 0 2 1
pinseq=5
T 64150 35100 9 8 1 1 0 6 1
pinlabel=A7
T 64150 35100 5 8 0 1 0 8 1
pintype=in
}
P 64500 34700 64200 34700 1 0 0
{
T 64300 34750 5 8 1 1 0 0 1
pinnumber=27
T 64300 34650 5 8 0 1 0 2 1
pinseq=27
T 64150 34700 9 8 1 1 0 6 1
pinlabel=A8
T 64150 34700 5 8 0 1 0 8 1
pintype=in
}
P 64500 34300 64200 34300 1 0 0
{
T 64300 34350 5 8 1 1 0 0 1
pinnumber=26
T 64300 34250 5 8 0 1 0 2 1
pinseq=26
T 64150 34300 9 8 1 1 0 6 1
pinlabel=A9
T 64150 34300 5 8 0 1 0 8 1
pintype=in
}
P 64500 33900 64200 33900 1 0 0
{
T 64300 33950 5 8 1 1 0 0 1
pinnumber=23
T 64300 33850 5 8 0 1 0 2 1
pinseq=23
T 64150 33900 9 8 1 1 0 6 1
pinlabel=A10
T 64150 33900 5 8 0 1 0 8 1
pintype=in
}
P 64500 33500 64200 33500 1 0 0
{
T 64300 33550 5 8 1 1 0 0 1
pinnumber=25
T 64300 33450 5 8 0 1 0 2 1
pinseq=25
T 64150 33500 9 8 1 1 0 6 1
pinlabel=A11
T 64150 33500 5 8 0 1 0 8 1
pintype=in
}
P 64500 33100 64200 33100 1 0 0
{
T 64300 33150 5 8 1 1 0 0 1
pinnumber=4
T 64300 33050 5 8 0 1 0 2 1
pinseq=4
T 64150 33100 9 8 1 1 0 6 1
pinlabel=A12
T 64150 33100 5 8 0 1 0 8 1
pintype=in
}
P 64500 32700 64200 32700 1 0 0
{
T 64300 32750 5 8 1 1 0 0 1
pinnumber=28
T 64300 32650 5 8 0 1 0 2 1
pinseq=28
T 64150 32700 9 8 1 1 0 6 1
pinlabel=A13
T 64150 32700 5 8 0 1 0 8 1
pintype=in
}
P 64500 32300 64200 32300 1 0 0
{
T 64300 32350 5 8 1 1 0 0 1
pinnumber=29
T 64300 32250 5 8 0 1 0 2 1
pinseq=29
T 64150 32300 9 8 1 1 0 6 1
pinlabel=A14
T 64150 32300 5 8 0 1 0 8 1
pintype=in
}
P 64500 31900 64200 31900 1 0 0
{
T 64300 31950 5 8 1 1 0 0 1
pinnumber=3
T 64300 31850 5 8 0 1 0 2 1
pinseq=3
T 64150 31900 9 8 1 1 0 6 1
pinlabel=A15
T 64150 31900 5 8 0 1 0 8 1
pintype=in
}
P 64500 31500 64200 31500 1 0 0
{
T 64300 31550 5 8 1 1 0 0 1
pinnumber=2
T 64300 31450 5 8 0 1 0 2 1
pinseq=2
T 64150 31500 9 8 1 1 0 6 1
pinlabel=A16
T 64150 31500 5 8 0 1 0 8 1
pintype=in
}
P 64500 31100 64200 31100 1 0 0
{
T 64300 31150 5 8 1 1 0 0 1
pinnumber=30
T 64300 31050 5 8 0 1 0 2 1
pinseq=30
T 64150 31100 9 8 1 1 0 6 1
pinlabel=A17
T 64150 31100 5 8 0 1 0 8 1
pintype=in
}
P 64500 30700 64200 30700 1 0 0
{
T 64300 30750 5 8 1 1 0 0 1
pinnumber=1
T 64300 30650 5 8 0 1 0 2 1
pinseq=1
T 64150 30700 9 8 1 1 0 6 1
pinlabel=A18
T 64150 30700 5 8 0 1 0 8 1
pintype=in
}
P 64500 30300 64300 30300 1 0 0
{
T 64300 30350 5 8 1 1 0 0 1
pinnumber=22
T 64300 30250 5 8 0 1 0 2 1
pinseq=22
T 64150 30300 9 8 1 1 0 6 1
pinlabel=CE
T 64150 30300 5 8 0 1 0 8 1
pintype=in
}
V 64250 30300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 64500 29900 64300 29900 1 0 0
{
T 64300 29950 5 8 1 1 0 0 1
pinnumber=24
T 64300 29850 5 8 0 1 0 2 1
pinseq=24
T 64150 29900 9 8 1 1 0 6 1
pinlabel=OE
T 64150 29900 5 8 0 1 0 8 1
pintype=in
}
V 64250 29900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 64500 29500 64300 29500 1 0 0
{
T 64300 29550 5 8 1 1 0 0 1
pinnumber=31
T 64300 29450 5 8 0 1 0 2 1
pinseq=31
T 64150 29500 9 8 1 1 0 6 1
pinlabel=WE
T 64150 29500 5 8 0 1 0 8 1
pintype=in
}
V 64250 29500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 63200 28800 63200 29100 1 0 0
{
T 63150 28900 5 8 1 1 0 6 1
pinnumber=16
T 63150 28900 5 8 0 1 0 8 1
pinseq=16
T 63200 29150 9 8 1 1 0 3 1
pinlabel=GND
T 63200 29300 5 8 0 1 0 3 1
pintype=pwr
}
B 62200 29100 2000 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 62200 38400 5 10 1 1 0 0 1
refdes=U7
T 64200 38550 5 10 0 0 0 6 1
device=29x040
T 64200 38750 5 10 0 0 0 6 1
footprint=PLCC32
}
U 58400 39000 58400 34300 10 -1
N 61900 37900 58600 37900 4
{
T 60200 38000 5 10 1 1 0 0 1
netname=D0
}
C 58600 37900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 37500 5 8 0 0 180 0 1
device=none
P 58600 37900 58500 37800 1 0 0
{
T 58600 37400 5 8 0 0 180 0 1
pinseq=1
T 58600 37300 5 8 0 0 180 0 1
pinnumber=1
T 58600 37200 5 8 0 0 180 0 1
pintype=pas
T 58600 37100 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 37600 5 8 0 0 180 0 1
graphical=1
L 58400 37700 58500 37800 10 30 0 0 -1 -1
]
{
T 58600 37500 5 8 0 0 180 0 1
device=none
}
N 61900 37500 58600 37500 4
{
T 60200 37600 5 10 1 1 0 0 1
netname=D1
}
C 58600 37500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 37100 5 8 0 0 180 0 1
device=none
P 58600 37500 58500 37400 1 0 0
{
T 58600 37000 5 8 0 0 180 0 1
pinseq=1
T 58600 36900 5 8 0 0 180 0 1
pinnumber=1
T 58600 36800 5 8 0 0 180 0 1
pintype=pas
T 58600 36700 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 37200 5 8 0 0 180 0 1
graphical=1
L 58400 37300 58500 37400 10 30 0 0 -1 -1
]
{
T 58600 37100 5 8 0 0 180 0 1
device=none
}
N 61900 37100 58600 37100 4
{
T 60200 37200 5 10 1 1 0 0 1
netname=D2
}
C 58600 37100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 36700 5 8 0 0 180 0 1
device=none
P 58600 37100 58500 37000 1 0 0
{
T 58600 36600 5 8 0 0 180 0 1
pinseq=1
T 58600 36500 5 8 0 0 180 0 1
pinnumber=1
T 58600 36400 5 8 0 0 180 0 1
pintype=pas
T 58600 36300 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 36800 5 8 0 0 180 0 1
graphical=1
L 58400 36900 58500 37000 10 30 0 0 -1 -1
]
{
T 58600 36700 5 8 0 0 180 0 1
device=none
}
N 61900 36700 58600 36700 4
{
T 60200 36800 5 10 1 1 0 0 1
netname=D3
}
C 58600 36700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 36300 5 8 0 0 180 0 1
device=none
P 58600 36700 58500 36600 1 0 0
{
T 58600 36200 5 8 0 0 180 0 1
pinseq=1
T 58600 36100 5 8 0 0 180 0 1
pinnumber=1
T 58600 36000 5 8 0 0 180 0 1
pintype=pas
T 58600 35900 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 36400 5 8 0 0 180 0 1
graphical=1
L 58400 36500 58500 36600 10 30 0 0 -1 -1
]
{
T 58600 36300 5 8 0 0 180 0 1
device=none
}
N 61900 36300 58600 36300 4
{
T 60200 36400 5 10 1 1 0 0 1
netname=D4
}
C 58600 36300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 35900 5 8 0 0 180 0 1
device=none
P 58600 36300 58500 36200 1 0 0
{
T 58600 35800 5 8 0 0 180 0 1
pinseq=1
T 58600 35700 5 8 0 0 180 0 1
pinnumber=1
T 58600 35600 5 8 0 0 180 0 1
pintype=pas
T 58600 35500 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 36000 5 8 0 0 180 0 1
graphical=1
L 58400 36100 58500 36200 10 30 0 0 -1 -1
]
{
T 58600 35900 5 8 0 0 180 0 1
device=none
}
N 61900 35900 58600 35900 4
{
T 60200 36000 5 10 1 1 0 0 1
netname=D5
}
C 58600 35900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 35500 5 8 0 0 180 0 1
device=none
P 58600 35900 58500 35800 1 0 0
{
T 58600 35400 5 8 0 0 180 0 1
pinseq=1
T 58600 35300 5 8 0 0 180 0 1
pinnumber=1
T 58600 35200 5 8 0 0 180 0 1
pintype=pas
T 58600 35100 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 35600 5 8 0 0 180 0 1
graphical=1
L 58400 35700 58500 35800 10 30 0 0 -1 -1
]
{
T 58600 35500 5 8 0 0 180 0 1
device=none
}
N 61900 35500 58600 35500 4
{
T 60200 35600 5 10 1 1 0 0 1
netname=D6
}
C 58600 35500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 35100 5 8 0 0 180 0 1
device=none
P 58600 35500 58500 35400 1 0 0
{
T 58600 35000 5 8 0 0 180 0 1
pinseq=1
T 58600 34900 5 8 0 0 180 0 1
pinnumber=1
T 58600 34800 5 8 0 0 180 0 1
pintype=pas
T 58600 34700 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 35200 5 8 0 0 180 0 1
graphical=1
L 58400 35300 58500 35400 10 30 0 0 -1 -1
]
{
T 58600 35100 5 8 0 0 180 0 1
device=none
}
N 61900 35100 58600 35100 4
{
T 60200 35200 5 10 1 1 0 0 1
netname=D7
}
C 58600 35100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 58600 34700 5 8 0 0 180 0 1
device=none
P 58600 35100 58500 35000 1 0 0
{
T 58600 34600 5 8 0 0 180 0 1
pinseq=1
T 58600 34500 5 8 0 0 180 0 1
pinnumber=1
T 58600 34400 5 8 0 0 180 0 1
pintype=pas
T 58600 34300 5 8 0 0 180 0 1
pinlabel=netside
}
T 58600 34800 5 8 0 0 180 0 1
graphical=1
L 58400 34900 58500 35000 10 30 0 0 -1 -1
]
{
T 58600 34700 5 8 0 0 180 0 1
device=none
}
U 66300 41200 66300 30500 10 -1
N 64500 37900 66100 37900 4
{
T 65300 38000 5 10 1 1 0 0 1
netname=A0
}
C 66100 37900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 37900 5 8 0 0 270 0 1
device=none
P 66100 37900 66200 37800 1 0 0
{
T 66600 37900 5 8 0 0 270 0 1
pinseq=1
T 66700 37900 5 8 0 0 270 0 1
pinnumber=1
T 66800 37900 5 8 0 0 270 0 1
pintype=pas
T 66900 37900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 37900 5 8 0 0 270 0 1
graphical=1
L 66300 37700 66200 37800 10 30 0 0 -1 -1
]
{
T 66500 37900 5 8 0 0 270 0 1
device=none
}
N 64500 37500 66100 37500 4
{
T 65300 37600 5 10 1 1 0 0 1
netname=A1
}
C 66100 37500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 37500 5 8 0 0 270 0 1
device=none
P 66100 37500 66200 37400 1 0 0
{
T 66600 37500 5 8 0 0 270 0 1
pinseq=1
T 66700 37500 5 8 0 0 270 0 1
pinnumber=1
T 66800 37500 5 8 0 0 270 0 1
pintype=pas
T 66900 37500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 37500 5 8 0 0 270 0 1
graphical=1
L 66300 37300 66200 37400 10 30 0 0 -1 -1
]
{
T 66500 37500 5 8 0 0 270 0 1
device=none
}
N 64500 37100 66100 37100 4
{
T 65300 37200 5 10 1 1 0 0 1
netname=A2
}
C 66100 37100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 37100 5 8 0 0 270 0 1
device=none
P 66100 37100 66200 37000 1 0 0
{
T 66600 37100 5 8 0 0 270 0 1
pinseq=1
T 66700 37100 5 8 0 0 270 0 1
pinnumber=1
T 66800 37100 5 8 0 0 270 0 1
pintype=pas
T 66900 37100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 37100 5 8 0 0 270 0 1
graphical=1
L 66300 36900 66200 37000 10 30 0 0 -1 -1
]
{
T 66500 37100 5 8 0 0 270 0 1
device=none
}
N 64500 36700 66100 36700 4
{
T 65300 36800 5 10 1 1 0 0 1
netname=A3
}
C 66100 36700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 36700 5 8 0 0 270 0 1
device=none
P 66100 36700 66200 36600 1 0 0
{
T 66600 36700 5 8 0 0 270 0 1
pinseq=1
T 66700 36700 5 8 0 0 270 0 1
pinnumber=1
T 66800 36700 5 8 0 0 270 0 1
pintype=pas
T 66900 36700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 36700 5 8 0 0 270 0 1
graphical=1
L 66300 36500 66200 36600 10 30 0 0 -1 -1
]
{
T 66500 36700 5 8 0 0 270 0 1
device=none
}
N 64500 36300 66100 36300 4
{
T 65300 36400 5 10 1 1 0 0 1
netname=A4
}
C 66100 36300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 36300 5 8 0 0 270 0 1
device=none
P 66100 36300 66200 36200 1 0 0
{
T 66600 36300 5 8 0 0 270 0 1
pinseq=1
T 66700 36300 5 8 0 0 270 0 1
pinnumber=1
T 66800 36300 5 8 0 0 270 0 1
pintype=pas
T 66900 36300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 36300 5 8 0 0 270 0 1
graphical=1
L 66300 36100 66200 36200 10 30 0 0 -1 -1
]
{
T 66500 36300 5 8 0 0 270 0 1
device=none
}
N 64500 35900 66100 35900 4
{
T 65300 36000 5 10 1 1 0 0 1
netname=A5
}
C 66100 35900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 35900 5 8 0 0 270 0 1
device=none
P 66100 35900 66200 35800 1 0 0
{
T 66600 35900 5 8 0 0 270 0 1
pinseq=1
T 66700 35900 5 8 0 0 270 0 1
pinnumber=1
T 66800 35900 5 8 0 0 270 0 1
pintype=pas
T 66900 35900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 35900 5 8 0 0 270 0 1
graphical=1
L 66300 35700 66200 35800 10 30 0 0 -1 -1
]
{
T 66500 35900 5 8 0 0 270 0 1
device=none
}
N 64500 35500 66100 35500 4
{
T 65300 35600 5 10 1 1 0 0 1
netname=A6
}
C 66100 35500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 35500 5 8 0 0 270 0 1
device=none
P 66100 35500 66200 35400 1 0 0
{
T 66600 35500 5 8 0 0 270 0 1
pinseq=1
T 66700 35500 5 8 0 0 270 0 1
pinnumber=1
T 66800 35500 5 8 0 0 270 0 1
pintype=pas
T 66900 35500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 35500 5 8 0 0 270 0 1
graphical=1
L 66300 35300 66200 35400 10 30 0 0 -1 -1
]
{
T 66500 35500 5 8 0 0 270 0 1
device=none
}
N 64500 35100 66100 35100 4
{
T 65300 35200 5 10 1 1 0 0 1
netname=A7
}
C 66100 35100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 35100 5 8 0 0 270 0 1
device=none
P 66100 35100 66200 35000 1 0 0
{
T 66600 35100 5 8 0 0 270 0 1
pinseq=1
T 66700 35100 5 8 0 0 270 0 1
pinnumber=1
T 66800 35100 5 8 0 0 270 0 1
pintype=pas
T 66900 35100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 35100 5 8 0 0 270 0 1
graphical=1
L 66300 34900 66200 35000 10 30 0 0 -1 -1
]
{
T 66500 35100 5 8 0 0 270 0 1
device=none
}
N 64500 34700 66100 34700 4
{
T 65300 34800 5 10 1 1 0 0 1
netname=A8
}
C 66100 34700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 34700 5 8 0 0 270 0 1
device=none
P 66100 34700 66200 34600 1 0 0
{
T 66600 34700 5 8 0 0 270 0 1
pinseq=1
T 66700 34700 5 8 0 0 270 0 1
pinnumber=1
T 66800 34700 5 8 0 0 270 0 1
pintype=pas
T 66900 34700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 34700 5 8 0 0 270 0 1
graphical=1
L 66300 34500 66200 34600 10 30 0 0 -1 -1
]
{
T 66500 34700 5 8 0 0 270 0 1
device=none
}
N 64500 34300 66100 34300 4
{
T 65300 34400 5 10 1 1 0 0 1
netname=A9
}
C 66100 34300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 34300 5 8 0 0 270 0 1
device=none
P 66100 34300 66200 34200 1 0 0
{
T 66600 34300 5 8 0 0 270 0 1
pinseq=1
T 66700 34300 5 8 0 0 270 0 1
pinnumber=1
T 66800 34300 5 8 0 0 270 0 1
pintype=pas
T 66900 34300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 34300 5 8 0 0 270 0 1
graphical=1
L 66300 34100 66200 34200 10 30 0 0 -1 -1
]
{
T 66500 34300 5 8 0 0 270 0 1
device=none
}
N 64500 33900 66100 33900 4
{
T 65300 34000 5 10 1 1 0 0 1
netname=A10
}
C 66100 33900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 33900 5 8 0 0 270 0 1
device=none
P 66100 33900 66200 33800 1 0 0
{
T 66600 33900 5 8 0 0 270 0 1
pinseq=1
T 66700 33900 5 8 0 0 270 0 1
pinnumber=1
T 66800 33900 5 8 0 0 270 0 1
pintype=pas
T 66900 33900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 33900 5 8 0 0 270 0 1
graphical=1
L 66300 33700 66200 33800 10 30 0 0 -1 -1
]
{
T 66500 33900 5 8 0 0 270 0 1
device=none
}
N 64500 33500 66100 33500 4
{
T 65300 33600 5 10 1 1 0 0 1
netname=A11
}
C 66100 33500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 33500 5 8 0 0 270 0 1
device=none
P 66100 33500 66200 33400 1 0 0
{
T 66600 33500 5 8 0 0 270 0 1
pinseq=1
T 66700 33500 5 8 0 0 270 0 1
pinnumber=1
T 66800 33500 5 8 0 0 270 0 1
pintype=pas
T 66900 33500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 33500 5 8 0 0 270 0 1
graphical=1
L 66300 33300 66200 33400 10 30 0 0 -1 -1
]
{
T 66500 33500 5 8 0 0 270 0 1
device=none
}
N 64500 33100 66100 33100 4
{
T 65300 33200 5 10 1 1 0 0 1
netname=A12
}
C 66100 33100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 33100 5 8 0 0 270 0 1
device=none
P 66100 33100 66200 33000 1 0 0
{
T 66600 33100 5 8 0 0 270 0 1
pinseq=1
T 66700 33100 5 8 0 0 270 0 1
pinnumber=1
T 66800 33100 5 8 0 0 270 0 1
pintype=pas
T 66900 33100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 33100 5 8 0 0 270 0 1
graphical=1
L 66300 32900 66200 33000 10 30 0 0 -1 -1
]
{
T 66500 33100 5 8 0 0 270 0 1
device=none
}
N 64500 32700 66100 32700 4
{
T 65300 32800 5 10 1 1 0 0 1
netname=A13
}
C 66100 32700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 32700 5 8 0 0 270 0 1
device=none
P 66100 32700 66200 32600 1 0 0
{
T 66600 32700 5 8 0 0 270 0 1
pinseq=1
T 66700 32700 5 8 0 0 270 0 1
pinnumber=1
T 66800 32700 5 8 0 0 270 0 1
pintype=pas
T 66900 32700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 32700 5 8 0 0 270 0 1
graphical=1
L 66300 32500 66200 32600 10 30 0 0 -1 -1
]
{
T 66500 32700 5 8 0 0 270 0 1
device=none
}
N 64500 32300 66100 32300 4
{
T 65300 32400 5 10 1 1 0 0 1
netname=A14
}
C 66100 32300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 32300 5 8 0 0 270 0 1
device=none
P 66100 32300 66200 32200 1 0 0
{
T 66600 32300 5 8 0 0 270 0 1
pinseq=1
T 66700 32300 5 8 0 0 270 0 1
pinnumber=1
T 66800 32300 5 8 0 0 270 0 1
pintype=pas
T 66900 32300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 32300 5 8 0 0 270 0 1
graphical=1
L 66300 32100 66200 32200 10 30 0 0 -1 -1
]
{
T 66500 32300 5 8 0 0 270 0 1
device=none
}
N 69400 46275 69375 44900 4
{
T 69200 45575 5 10 1 1 90 0 1
netname=A8
}
C 69375 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 69375 44500 5 8 0 0 180 0 1
device=none
P 69375 44900 69275 44800 1 0 0
{
T 69375 44400 5 8 0 0 180 0 1
pinseq=1
T 69375 44300 5 8 0 0 180 0 1
pinnumber=1
T 69375 44200 5 8 0 0 180 0 1
pintype=pas
T 69375 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 69375 44600 5 8 0 0 180 0 1
graphical=1
L 69175 44700 69275 44800 10 30 0 0 -1 -1
]
{
T 69375 44500 5 8 0 0 180 0 1
device=none
}
N 69775 46275 69750 44900 4
{
T 69600 45550 5 10 1 1 90 0 1
netname=A10
}
C 69750 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 69750 44500 5 8 0 0 180 0 1
device=none
P 69750 44900 69650 44800 1 0 0
{
T 69750 44400 5 8 0 0 180 0 1
pinseq=1
T 69750 44300 5 8 0 0 180 0 1
pinnumber=1
T 69750 44200 5 8 0 0 180 0 1
pintype=pas
T 69750 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 69750 44600 5 8 0 0 180 0 1
graphical=1
L 69550 44700 69650 44800 10 30 0 0 -1 -1
]
{
T 69750 44500 5 8 0 0 180 0 1
device=none
}
N 69400 50475 69375 52200 4
{
T 69200 50775 5 10 1 1 90 0 1
netname=A9
}
C 69375 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 68975 52200 5 8 0 0 90 0 1
device=none
P 69375 52200 69275 52300 1 0 0
{
T 68875 52200 5 8 0 0 90 0 1
pinseq=1
T 68775 52200 5 8 0 0 90 0 1
pinnumber=1
T 68675 52200 5 8 0 0 90 0 1
pintype=pas
T 68575 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 69075 52200 5 8 0 0 90 0 1
graphical=1
L 69175 52400 69275 52300 10 30 0 0 -1 -1
]
{
T 68975 52200 5 8 0 0 90 0 1
device=none
}
N 69775 50475 69750 52200 4
{
T 69700 50750 5 10 1 1 90 0 1
netname=A11
}
C 69750 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 69350 52200 5 8 0 0 90 0 1
device=none
P 69750 52200 69650 52300 1 0 0
{
T 69250 52200 5 8 0 0 90 0 1
pinseq=1
T 69150 52200 5 8 0 0 90 0 1
pinnumber=1
T 69050 52200 5 8 0 0 90 0 1
pintype=pas
T 68950 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 69450 52200 5 8 0 0 90 0 1
graphical=1
L 69550 52400 69650 52300 10 30 0 0 -1 -1
]
{
T 69350 52200 5 8 0 0 90 0 1
device=none
}
N 52675 40700 58200 40700 4
{
T 56300 40700 5 10 1 1 0 0 1
netname=A12
}
C 58200 40700 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 41100 5 8 0 0 0 0 1
device=none
P 58200 40700 58300 40800 1 0 0
{
T 58200 41200 5 8 0 0 0 0 1
pinseq=1
T 58200 41300 5 8 0 0 0 0 1
pinnumber=1
T 58200 41400 5 8 0 0 0 0 1
pintype=pas
T 58200 41500 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 41000 5 8 0 0 0 0 1
graphical=1
L 58400 40900 58300 40800 10 30 0 0 -1 -1
]
{
T 58200 41100 5 8 0 0 0 0 1
device=none
}
N 52675 40900 58200 40900 4
{
T 56300 40900 5 10 1 1 0 0 1
netname=A13
}
C 58200 40900 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 41300 5 8 0 0 0 0 1
device=none
P 58200 40900 58300 41000 1 0 0
{
T 58200 41400 5 8 0 0 0 0 1
pinseq=1
T 58200 41500 5 8 0 0 0 0 1
pinnumber=1
T 58200 41600 5 8 0 0 0 0 1
pintype=pas
T 58200 41700 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 41200 5 8 0 0 0 0 1
graphical=1
L 58400 41100 58300 41000 10 30 0 0 -1 -1
]
{
T 58200 41300 5 8 0 0 0 0 1
device=none
}
N 52675 41100 58200 41100 4
{
T 56300 41100 5 10 1 1 0 0 1
netname=A14
}
C 58200 41100 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 41500 5 8 0 0 0 0 1
device=none
P 58200 41100 58300 41200 1 0 0
{
T 58200 41600 5 8 0 0 0 0 1
pinseq=1
T 58200 41700 5 8 0 0 0 0 1
pinnumber=1
T 58200 41800 5 8 0 0 0 0 1
pintype=pas
T 58200 41900 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 41400 5 8 0 0 0 0 1
graphical=1
L 58400 41300 58300 41200 10 30 0 0 -1 -1
]
{
T 58200 41500 5 8 0 0 0 0 1
device=none
}
N 52675 41300 58200 41300 4
{
T 56300 41300 5 10 1 1 0 0 1
netname=A15
}
C 58200 41300 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 41700 5 8 0 0 0 0 1
device=none
P 58200 41300 58300 41400 1 0 0
{
T 58200 41800 5 8 0 0 0 0 1
pinseq=1
T 58200 41900 5 8 0 0 0 0 1
pinnumber=1
T 58200 42000 5 8 0 0 0 0 1
pintype=pas
T 58200 42100 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 41600 5 8 0 0 0 0 1
graphical=1
L 58400 41500 58300 41400 10 30 0 0 -1 -1
]
{
T 58200 41700 5 8 0 0 0 0 1
device=none
}
C 63100 28500 1 0 0 EMBEDDEDgnd-1.sym
[
P 63200 28600 63200 28800 1 0 1
{
T 63258 28661 5 4 0 1 0 0 1
pinnumber=1
T 63258 28661 5 4 0 0 0 0 1
pinseq=1
T 63258 28661 5 4 0 1 0 0 1
pinlabel=1
T 63258 28661 5 4 0 1 0 0 1
pintype=pwr
}
L 63100 28600 63300 28600 3 0 0 0 -1 -1
L 63155 28550 63245 28550 3 0 0 0 -1 -1
L 63180 28510 63220 28510 3 0 0 0 -1 -1
T 63400 28550 8 10 0 0 0 0 1
net=GND:1
]
C 63000 38600 1 0 0 EMBEDDEDvcc-1.sym
[
P 63200 38600 63200 38800 1 0 0
{
T 63250 38650 5 6 0 1 0 0 1
pinnumber=1
T 63250 38650 5 6 0 0 0 0 1
pinseq=1
T 63250 38650 5 6 0 1 0 0 1
pinlabel=1
T 63250 38650 5 6 0 1 0 0 1
pintype=pwr
}
L 63050 38800 63350 38800 3 0 0 0 -1 -1
T 63075 38850 9 8 1 0 0 0 1
Vcc
T 63450 38800 8 10 0 0 0 0 1
net=Vcc:1
]
C 76400 49200 1 0 0 EMBEDDEDvcc-1.sym
[
P 76600 49200 76600 49400 1 0 0
{
T 76650 49250 5 6 0 1 0 0 1
pinnumber=1
T 76650 49250 5 6 0 0 0 0 1
pinseq=1
T 76650 49250 5 6 0 1 0 0 1
pinlabel=1
T 76650 49250 5 6 0 1 0 0 1
pintype=pwr
}
L 76450 49400 76750 49400 3 0 0 0 -1 -1
T 76475 49450 9 8 1 0 0 0 1
Vcc
T 76850 49400 8 10 0 0 0 0 1
net=Vcc:1
]
C 67400 47000 1 0 0 EMBEDDEDgnd-1.sym
[
P 67500 47100 67500 47300 1 0 1
{
T 67558 47161 5 4 0 1 0 0 1
pinnumber=1
T 67558 47161 5 4 0 0 0 0 1
pinseq=1
T 67558 47161 5 4 0 1 0 0 1
pinlabel=1
T 67558 47161 5 4 0 1 0 0 1
pintype=pwr
}
L 67400 47100 67600 47100 3 0 0 0 -1 -1
L 67455 47050 67545 47050 3 0 0 0 -1 -1
L 67480 47010 67520 47010 3 0 0 0 -1 -1
T 67700 47050 8 10 0 0 0 0 1
net=GND:1
]
N 67500 47300 67500 49000 4
N 67500 49000 68125 48975 4
N 68125 47775 67500 47800 4
C 64700 48900 1 0 1 EMBEDDED62256-2.sym
[
P 64700 50200 64400 50200 1 0 0
{
T 64500 50250 5 8 1 1 0 0 1
pinnumber=1
T 64500 50150 5 8 0 1 0 2 1
pinseq=1
T 64350 50200 9 8 1 1 0 6 1
pinlabel=A14
T 64350 50200 5 8 0 1 0 8 1
pintype=in
}
P 64700 50800 64400 50800 1 0 0
{
T 64500 50850 5 8 1 1 0 0 1
pinnumber=2
T 64500 50750 5 8 0 1 0 2 1
pinseq=2
T 64350 50800 9 8 1 1 0 6 1
pinlabel=A12
T 64350 50800 5 8 0 1 0 8 1
pintype=in
}
P 64700 52300 64400 52300 1 0 0
{
T 64500 52350 5 8 1 1 0 0 1
pinnumber=3
T 64500 52250 5 8 0 1 0 2 1
pinseq=3
T 64350 52300 9 8 1 1 0 6 1
pinlabel=A7
T 64350 52300 5 8 0 1 0 8 1
pintype=in
}
P 64700 52600 64400 52600 1 0 0
{
T 64500 52650 5 8 1 1 0 0 1
pinnumber=4
T 64500 52550 5 8 0 1 0 2 1
pinseq=4
T 64350 52600 9 8 1 1 0 6 1
pinlabel=A6
T 64350 52600 5 8 0 1 0 8 1
pintype=in
}
P 64700 52900 64400 52900 1 0 0
{
T 64500 52950 5 8 1 1 0 0 1
pinnumber=5
T 64500 52850 5 8 0 1 0 2 1
pinseq=5
T 64350 52900 9 8 1 1 0 6 1
pinlabel=A5
T 64350 52900 5 8 0 1 0 8 1
pintype=in
}
P 64700 53200 64400 53200 1 0 0
{
T 64500 53250 5 8 1 1 0 0 1
pinnumber=6
T 64500 53150 5 8 0 1 0 2 1
pinseq=6
T 64350 53200 9 8 1 1 0 6 1
pinlabel=A4
T 64350 53200 5 8 0 1 0 8 1
pintype=in
}
P 64700 53500 64400 53500 1 0 0
{
T 64500 53550 5 8 1 1 0 0 1
pinnumber=7
T 64500 53450 5 8 0 1 0 2 1
pinseq=7
T 64350 53500 9 8 1 1 0 6 1
pinlabel=A3
T 64350 53500 5 8 0 1 0 8 1
pintype=in
}
P 64700 53800 64400 53800 1 0 0
{
T 64500 53850 5 8 1 1 0 0 1
pinnumber=8
T 64500 53750 5 8 0 1 0 2 1
pinseq=8
T 64350 53800 9 8 1 1 0 6 1
pinlabel=A2
T 64350 53800 5 8 0 1 0 8 1
pintype=in
}
P 64700 54100 64400 54100 1 0 0
{
T 64500 54150 5 8 1 1 0 0 1
pinnumber=9
T 64500 54050 5 8 0 1 0 2 1
pinseq=9
T 64350 54100 9 8 1 1 0 6 1
pinlabel=A1
T 64350 54100 5 8 0 1 0 8 1
pintype=in
}
P 64700 54400 64400 54400 1 0 0
{
T 64500 54450 5 8 1 1 0 0 1
pinnumber=10
T 64500 54350 5 8 0 1 0 2 1
pinseq=10
T 64350 54400 9 8 1 1 0 6 1
pinlabel=A0
T 64350 54400 5 8 0 1 0 8 1
pintype=in
}
P 62400 54400 62100 54400 1 0 1
{
T 62300 54450 5 8 1 1 0 6 1
pinnumber=11
T 62300 54350 5 8 0 1 0 8 1
pinseq=11
T 62450 54400 9 8 1 1 0 0 1
pinlabel=D0
T 62450 54400 5 8 0 1 0 2 1
pintype=io
}
P 62400 54100 62100 54100 1 0 1
{
T 62300 54150 5 8 1 1 0 6 1
pinnumber=12
T 62300 54050 5 8 0 1 0 8 1
pinseq=12
T 62450 54100 9 8 1 1 0 0 1
pinlabel=D1
T 62450 54100 5 8 0 1 0 2 1
pintype=io
}
P 62400 53800 62100 53800 1 0 1
{
T 62300 53850 5 8 1 1 0 6 1
pinnumber=13
T 62300 53750 5 8 0 1 0 8 1
pinseq=13
T 62450 53800 9 8 1 1 0 0 1
pinlabel=D2
T 62450 53800 5 8 0 1 0 2 1
pintype=io
}
P 64700 50500 64400 50500 1 0 0
{
T 64500 50550 5 8 1 1 0 0 1
pinnumber=26
T 64500 50450 5 8 0 1 0 2 1
pinseq=26
T 64350 50500 9 8 1 1 0 6 1
pinlabel=A13
T 64350 50500 5 8 0 1 0 8 1
pintype=in
}
P 64700 52000 64400 52000 1 0 0
{
T 64500 52050 5 8 1 1 0 0 1
pinnumber=25
T 64500 51950 5 8 0 1 0 2 1
pinseq=25
T 64350 52000 9 8 1 1 0 6 1
pinlabel=A8
T 64350 52000 5 8 0 1 0 8 1
pintype=in
}
P 64700 51700 64400 51700 1 0 0
{
T 64500 51750 5 8 1 1 0 0 1
pinnumber=24
T 64500 51650 5 8 0 1 0 2 1
pinseq=24
T 64350 51700 9 8 1 1 0 6 1
pinlabel=A9
T 64350 51700 5 8 0 1 0 8 1
pintype=in
}
P 64700 51100 64400 51100 1 0 0
{
T 64500 51150 5 8 1 1 0 0 1
pinnumber=23
T 64500 51050 5 8 0 1 0 2 1
pinseq=23
T 64350 51100 9 8 1 1 0 6 1
pinlabel=A11
T 64350 51100 5 8 0 1 0 8 1
pintype=in
}
V 63900 49250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 63900 49000 63900 49200 1 0 0
{
T 63850 49100 5 8 1 1 0 6 1
pinnumber=22
T 63850 49100 5 8 0 1 0 8 1
pinseq=22
T 63900 49350 9 8 1 1 0 3 1
pinlabel=\_OE\_
T 63900 49450 5 8 0 1 0 3 1
pintype=in
}
P 64700 51400 64400 51400 1 0 0
{
T 64500 51450 5 8 1 1 0 0 1
pinnumber=21
T 64500 51350 5 8 0 1 0 2 1
pinseq=21
T 64350 51400 9 8 1 1 0 6 1
pinlabel=A10
T 64350 51400 5 8 0 1 0 8 1
pintype=in
}
V 62910 49250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 62900 49000 62900 49200 1 0 0
{
T 62850 49100 5 8 1 1 0 6 1
pinnumber=20
T 62850 49100 5 8 0 1 0 8 1
pinseq=20
T 62900 49350 9 8 1 1 0 3 1
pinlabel=\_CS\_
T 62900 49450 5 8 0 1 0 3 1
pintype=in
}
P 62400 52300 62100 52300 1 0 1
{
T 62300 52350 5 8 1 1 0 6 1
pinnumber=19
T 62300 52250 5 8 0 1 0 8 1
pinseq=19
T 62450 52300 9 8 1 1 0 0 1
pinlabel=D7
T 62450 52300 5 8 0 1 0 2 1
pintype=io
}
P 62400 52600 62100 52600 1 0 1
{
T 62300 52650 5 8 1 1 0 6 1
pinnumber=18
T 62300 52550 5 8 0 1 0 8 1
pinseq=18
T 62450 52600 9 8 1 1 0 0 1
pinlabel=D6
T 62450 52600 5 8 0 1 0 2 1
pintype=io
}
P 62400 52900 62100 52900 1 0 1
{
T 62300 52950 5 8 1 1 0 6 1
pinnumber=17
T 62300 52850 5 8 0 1 0 8 1
pinseq=17
T 62450 52900 9 8 1 1 0 0 1
pinlabel=D5
T 62450 52900 5 8 0 1 0 2 1
pintype=io
}
P 62400 53200 62100 53200 1 0 1
{
T 62300 53250 5 8 1 1 0 6 1
pinnumber=16
T 62300 53150 5 8 0 1 0 8 1
pinseq=16
T 62450 53200 9 8 1 1 0 0 1
pinlabel=D4
T 62450 53200 5 8 0 1 0 2 1
pintype=io
}
P 62400 53500 62100 53500 1 0 1
{
T 62300 53550 5 8 1 1 0 6 1
pinnumber=15
T 62300 53450 5 8 0 1 0 8 1
pinseq=15
T 62450 53500 9 8 1 1 0 0 1
pinlabel=D3
T 62450 53500 5 8 0 1 0 2 1
pintype=io
}
B 62400 49300 2000 5400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64400 54950 5 10 0 0 0 6 1
device=62256
T 62400 54800 8 10 0 1 0 0 1
refdes=U46
P 63400 54700 63400 55000 1 0 1
{
T 63350 54800 5 8 1 1 0 6 1
pinnumber=28
T 63350 54800 5 8 0 1 0 8 1
pinseq=28
T 63400 54650 9 8 1 1 0 5 1
pinlabel=Vcc
T 63400 54550 5 8 0 1 0 5 1
pintype=pwr
}
V 64450 49500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 64700 49500 64500 49500 1 0 0
{
T 64500 49550 5 8 1 1 0 0 1
pinnumber=27
T 64500 49450 5 8 0 1 0 2 1
pinseq=27
T 64350 49500 9 8 1 1 0 6 1
pinlabel=\_WE\_
T 64350 49500 5 8 0 1 0 8 1
pintype=in
}
P 63400 49000 63400 49300 1 0 0
{
T 63350 49100 5 8 1 1 0 6 1
pinnumber=14
T 63350 49100 5 8 0 1 0 8 1
pinseq=14
T 63400 49350 9 8 1 1 0 3 1
pinlabel=GND
T 63400 49450 5 8 0 1 0 3 1
pintype=pwr
}
T 64400 55350 5 10 0 0 0 6 1
footprint=DIP28
T 64400 55550 5 10 0 0 0 6 1
description=32K-word x 8-bit high speed cmos static ram
T 64400 55150 5 10 0 0 0 6 1
numslots=0
T 64400 55750 5 10 0 0 0 6 1
author=Werner Hoch <werner.hoATgmx.de>
T 64400 54750 9 10 1 0 0 6 1
62256
]
{
T 64400 54950 5 10 0 0 0 6 1
device=62256
T 62400 54800 5 10 1 1 0 0 1
refdes=U8
T 64400 55350 5 10 0 0 0 6 1
footprint=DIP28
}
C 61800 56200 1 0 0 EMBEDDEDz80pio-1.sym
[
P 62100 63900 61800 63900 1 0 1
{
T 62000 63950 5 8 1 1 0 6 1
pinnumber=19
T 62000 63850 5 8 0 1 0 8 1
pinseq=1
T 62150 63900 9 8 1 1 0 0 1
pinlabel=D0
T 62150 63900 5 8 0 1 0 2 1
pintype=io
}
P 62100 63500 61800 63500 1 0 1
{
T 62000 63550 5 8 1 1 0 6 1
pinnumber=20
T 62000 63450 5 8 0 1 0 8 1
pinseq=2
T 62150 63500 9 8 1 1 0 0 1
pinlabel=D1
T 62150 63500 5 8 0 1 0 2 1
pintype=io
}
P 62100 63100 61800 63100 1 0 1
{
T 62000 63150 5 8 1 1 0 6 1
pinnumber=1
T 62000 63050 5 8 0 1 0 8 1
pinseq=3
T 62150 63100 9 8 1 1 0 0 1
pinlabel=D2
T 62150 63100 5 8 0 1 0 2 1
pintype=io
}
P 62100 62700 61800 62700 1 0 1
{
T 62000 62750 5 8 1 1 0 6 1
pinnumber=40
T 62000 62650 5 8 0 1 0 8 1
pinseq=4
T 62150 62700 9 8 1 1 0 0 1
pinlabel=D3
T 62150 62700 5 8 0 1 0 2 1
pintype=io
}
P 62100 62300 61800 62300 1 0 1
{
T 62000 62350 5 8 1 1 0 6 1
pinnumber=39
T 62000 62250 5 8 0 1 0 8 1
pinseq=5
T 62150 62300 9 8 1 1 0 0 1
pinlabel=D4
T 62150 62300 5 8 0 1 0 2 1
pintype=io
}
P 62100 61900 61800 61900 1 0 1
{
T 62000 61950 5 8 1 1 0 6 1
pinnumber=38
T 62000 61850 5 8 0 1 0 8 1
pinseq=6
T 62150 61900 9 8 1 1 0 0 1
pinlabel=D5
T 62150 61900 5 8 0 1 0 2 1
pintype=io
}
P 62100 61500 61800 61500 1 0 1
{
T 62000 61550 5 8 1 1 0 6 1
pinnumber=3
T 62000 61450 5 8 0 1 0 8 1
pinseq=7
T 62150 61500 9 8 1 1 0 0 1
pinlabel=D3
T 62150 61500 5 8 0 1 0 2 1
pintype=io
}
P 62100 61100 61800 61100 1 0 1
{
T 62000 61150 5 8 1 1 0 6 1
pinnumber=2
T 62000 61050 5 8 0 1 0 8 1
pinseq=8
T 62150 61100 9 8 1 1 0 0 1
pinlabel=D7
T 62150 61100 5 8 0 1 0 2 1
pintype=io
}
P 62100 60700 61800 60700 1 0 1
{
T 62000 60750 5 8 1 1 0 6 1
pinnumber=6
T 62000 60650 5 8 0 1 0 8 1
pinseq=9
T 62150 60700 9 8 1 1 0 0 1
pinlabel=B/\_A\_ SEL
T 62150 60700 5 8 0 1 0 2 1
pintype=in
}
P 62100 60300 61800 60300 1 0 1
{
T 62000 60350 5 8 1 1 0 6 1
pinnumber=5
T 62000 60250 5 8 0 1 0 8 1
pinseq=10
T 62150 60300 9 8 1 1 0 0 1
pinlabel=C/\_D\_ SEL
T 62150 60300 5 8 0 1 0 2 1
pintype=in
}
P 62100 57500 61800 57500 1 0 1
{
T 62000 57550 5 8 1 1 0 6 1
pinnumber=24
T 62000 57450 5 8 0 1 0 8 1
pinseq=16
T 62150 57500 9 8 1 1 0 0 1
pinlabel=IEI
T 62150 57500 5 8 0 1 0 2 1
pintype=in
}
P 62100 57100 61800 57100 1 0 1
{
T 62000 57150 5 8 1 1 0 6 1
pinnumber=22
T 62000 57050 5 8 0 1 0 8 1
pinseq=17
T 62150 57100 9 8 1 1 0 0 1
pinlabel=IEO
T 62150 57100 5 8 0 1 0 2 1
pintype=out
}
P 62100 56600 61800 56600 1 0 1
{
T 62000 56650 5 8 1 1 0 6 1
pinnumber=25
T 62000 56550 5 8 0 1 0 8 1
pinseq=18
T 62150 56600 9 8 1 1 0 0 1
pinlabel=CLOCK
T 62150 56600 5 8 0 1 0 2 1
pintype=in
}
P 65100 63900 65400 63900 1 0 1
{
T 65200 63950 5 8 1 1 0 0 1
pinnumber=15
T 65200 63850 5 8 0 1 0 2 1
pinseq=19
T 65050 63900 9 8 1 1 0 6 1
pinlabel=A0
T 65050 63900 5 8 0 1 0 8 1
pintype=io
}
P 65100 63500 65400 63500 1 0 1
{
T 65200 63550 5 8 1 1 0 0 1
pinnumber=14
T 65200 63450 5 8 0 1 0 2 1
pinseq=20
T 65050 63500 9 8 1 1 0 6 1
pinlabel=A1
T 65050 63500 5 8 0 1 0 8 1
pintype=io
}
P 65100 63100 65400 63100 1 0 1
{
T 65200 63150 5 8 1 1 0 0 1
pinnumber=13
T 65200 63050 5 8 0 1 0 2 1
pinseq=21
T 65050 63100 9 8 1 1 0 6 1
pinlabel=A2
T 65050 63100 5 8 0 1 0 8 1
pintype=io
}
P 65100 62700 65400 62700 1 0 1
{
T 65200 62750 5 8 1 1 0 0 1
pinnumber=12
T 65200 62650 5 8 0 1 0 2 1
pinseq=22
T 65050 62700 9 8 1 1 0 6 1
pinlabel=A3
T 65050 62700 5 8 0 1 0 8 1
pintype=io
}
P 65100 62300 65400 62300 1 0 1
{
T 65200 62350 5 8 1 1 0 0 1
pinnumber=10
T 65200 62250 5 8 0 1 0 2 1
pinseq=23
T 65050 62300 9 8 1 1 0 6 1
pinlabel=A4
T 65050 62300 5 8 0 1 0 8 1
pintype=io
}
P 65100 61900 65400 61900 1 0 1
{
T 65200 61950 5 8 1 1 0 0 1
pinnumber=9
T 65200 61850 5 8 0 1 0 2 1
pinseq=24
T 65050 61900 9 8 1 1 0 6 1
pinlabel=A5
T 65050 61900 5 8 0 1 0 8 1
pintype=io
}
P 65100 61500 65400 61500 1 0 1
{
T 65200 61550 5 8 1 1 0 0 1
pinnumber=8
T 65200 61450 5 8 0 1 0 2 1
pinseq=25
T 65050 61500 9 8 1 1 0 6 1
pinlabel=A6
T 65050 61500 5 8 0 1 0 8 1
pintype=io
}
P 65100 61100 65400 61100 1 0 1
{
T 65200 61150 5 8 1 1 0 0 1
pinnumber=7
T 65200 61050 5 8 0 1 0 2 1
pinseq=26
T 65050 61100 9 8 1 1 0 6 1
pinlabel=A7
T 65050 61100 5 8 0 1 0 8 1
pintype=io
}
P 65100 60700 65400 60700 1 0 1
{
T 65200 60750 5 8 1 1 0 0 1
pinnumber=18
T 65200 60650 5 8 0 1 0 2 1
pinseq=27
T 65050 60700 9 8 1 1 0 6 1
pinlabel=A RDY
T 65050 60700 5 8 0 1 0 8 1
pintype=out
}
P 65100 59900 65400 59900 1 0 1
{
T 65200 59950 5 8 1 1 0 0 1
pinnumber=27
T 65200 59850 5 8 0 1 0 2 1
pinseq=29
T 65050 59900 9 8 1 1 0 6 1
pinlabel=B0
T 65050 59900 5 8 0 1 0 8 1
pintype=io
}
P 65100 59500 65400 59500 1 0 1
{
T 65200 59550 5 8 1 1 0 0 1
pinnumber=28
T 65200 59450 5 8 0 1 0 2 1
pinseq=30
T 65050 59500 9 8 1 1 0 6 1
pinlabel=B1
T 65050 59500 5 8 0 1 0 8 1
pintype=io
}
P 65100 59100 65400 59100 1 0 1
{
T 65200 59150 5 8 1 1 0 0 1
pinnumber=29
T 65200 59050 5 8 0 1 0 2 1
pinseq=31
T 65050 59100 9 8 1 1 0 6 1
pinlabel=B2
T 65050 59100 5 8 0 1 0 8 1
pintype=io
}
P 65100 58700 65400 58700 1 0 1
{
T 65200 58750 5 8 1 1 0 0 1
pinnumber=30
T 65200 58650 5 8 0 1 0 2 1
pinseq=32
T 65050 58700 9 8 1 1 0 6 1
pinlabel=B3
T 65050 58700 5 8 0 1 0 8 1
pintype=io
}
P 65100 58300 65400 58300 1 0 1
{
T 65200 58350 5 8 1 1 0 0 1
pinnumber=31
T 65200 58250 5 8 0 1 0 2 1
pinseq=33
T 65050 58300 9 8 1 1 0 6 1
pinlabel=B4
T 65050 58300 5 8 0 1 0 8 1
pintype=io
}
P 65100 57900 65400 57900 1 0 1
{
T 65200 57950 5 8 1 1 0 0 1
pinnumber=32
T 65200 57850 5 8 0 1 0 2 1
pinseq=34
T 65050 57900 9 8 1 1 0 6 1
pinlabel=B5
T 65050 57900 5 8 0 1 0 8 1
pintype=io
}
P 65100 57500 65400 57500 1 0 1
{
T 65200 57550 5 8 1 1 0 0 1
pinnumber=33
T 65200 57450 5 8 0 1 0 2 1
pinseq=35
T 65050 57500 9 8 1 1 0 6 1
pinlabel=B6
T 65050 57500 5 8 0 1 0 8 1
pintype=io
}
P 65100 57100 65400 57100 1 0 1
{
T 65200 57150 5 8 1 1 0 0 1
pinnumber=34
T 65200 57050 5 8 0 1 0 2 1
pinseq=36
T 65050 57100 9 8 1 1 0 6 1
pinlabel=B7
T 65050 57100 5 8 0 1 0 8 1
pintype=io
}
P 65100 56700 65400 56700 1 0 1
{
T 65200 56750 5 8 1 1 0 0 1
pinnumber=21
T 65200 56650 5 8 0 1 0 2 1
pinseq=37
T 65050 56700 9 8 1 1 0 6 1
pinlabel=B RDY
T 65050 56700 5 8 0 1 0 8 1
pintype=out
}
B 62100 56200 3000 7900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62100 64350 5 10 0 0 0 0 1
device=Z80PIO
P 61800 59900 62000 59900 1 0 0
{
T 62000 59950 5 8 1 1 0 6 1
pinnumber=4
T 62000 59850 5 8 0 1 0 8 1
pinseq=11
T 62150 59900 9 8 1 1 0 0 1
pinlabel=\_CE\_
T 62150 59900 5 8 0 1 0 2 1
pintype=in
}
V 62050 59900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 59500 62000 59500 1 0 0
{
T 62000 59550 5 8 1 1 0 6 1
pinnumber=37
T 62000 59450 5 8 0 1 0 8 1
pinseq=12
T 62150 59500 9 8 1 1 0 0 1
pinlabel=\_M1\_
T 62150 59500 5 8 0 1 0 2 1
pintype=in
}
V 62050 59500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 58700 62000 58700 1 0 0
{
T 62000 58750 5 8 1 1 0 6 1
pinnumber=35
T 62000 58650 5 8 0 1 0 8 1
pinseq=14
T 62150 58700 9 8 1 1 0 0 1
pinlabel=\_RD\_
T 62150 58700 5 8 0 1 0 2 1
pintype=in
}
V 62050 58700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 57900 62000 57900 1 0 0
{
T 62000 57950 5 8 1 1 0 6 1
pinnumber=23
T 62000 57850 5 8 0 1 0 8 1
pinseq=15
T 62150 57900 9 8 1 1 0 0 1
pinlabel=\_INT\_
T 62150 57900 5 8 0 1 0 2 1
pintype=out
}
V 62050 57900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 65200 56300 65400 56300 1 0 1
{
T 65200 56350 5 8 1 1 0 0 1
pinnumber=17
T 65200 56250 5 8 0 1 0 2 1
pinseq=38
T 65050 56300 9 8 1 1 0 6 1
pinlabel=\_B STB\_
T 65050 56300 5 8 0 1 0 8 1
pintype=in
}
V 65150 56300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 65200 60300 65400 60300 1 0 1
{
T 65200 60350 5 8 1 1 0 0 1
pinnumber=16
T 65200 60250 5 8 0 1 0 2 1
pinseq=28
T 65050 60300 9 8 1 1 0 6 1
pinlabel=\_A STB\_
T 65050 60300 5 8 0 1 0 8 1
pintype=in
}
V 65150 60300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65100 64200 8 10 0 1 0 6 1
refdes=U47
T 62100 64750 5 10 0 0 0 0 1
footprint=DIP40
T 62100 64950 5 10 0 0 0 0 1
description=Z80 parallel I/O circuit
T 62100 64550 5 10 0 0 0 0 1
numslots=0
T 62100 65150 5 10 0 0 0 0 1
net=Vcc:26
T 62100 65350 5 10 0 0 0 0 1
net=GND:11
T 62100 64150 9 10 1 0 0 0 1
Z80 PIO
P 61800 59100 62000 59100 1 0 0
{
T 62000 59150 5 8 1 1 0 6 1
pinnumber=36
T 62000 59050 5 8 0 1 0 8 1
pinseq=13
T 62150 59100 9 8 1 1 0 0 1
pinlabel=\_IORQ\_
T 62150 59100 5 8 0 1 0 2 1
pintype=in
}
V 62050 59100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 62100 64350 5 10 0 0 0 0 1
device=Z80PIO
T 65100 64200 5 10 1 1 0 6 1
refdes=U9
T 62100 64750 5 10 0 0 0 0 1
footprint=DIP40
}
N 64700 54400 66100 54400 4
{
T 65200 54400 5 10 1 1 0 0 1
netname=A0
}
C 66100 54400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 54400 5 8 0 0 270 0 1
device=none
P 66100 54400 66200 54300 1 0 0
{
T 66600 54400 5 8 0 0 270 0 1
pinseq=1
T 66700 54400 5 8 0 0 270 0 1
pinnumber=1
T 66800 54400 5 8 0 0 270 0 1
pintype=pas
T 66900 54400 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 54400 5 8 0 0 270 0 1
graphical=1
L 66300 54200 66200 54300 10 30 0 0 -1 -1
]
{
T 66500 54400 5 8 0 0 270 0 1
device=none
}
N 64700 54100 66100 54100 4
{
T 65200 54100 5 10 1 1 0 0 1
netname=A1
}
C 66100 54100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 54100 5 8 0 0 270 0 1
device=none
P 66100 54100 66200 54000 1 0 0
{
T 66600 54100 5 8 0 0 270 0 1
pinseq=1
T 66700 54100 5 8 0 0 270 0 1
pinnumber=1
T 66800 54100 5 8 0 0 270 0 1
pintype=pas
T 66900 54100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 54100 5 8 0 0 270 0 1
graphical=1
L 66300 53900 66200 54000 10 30 0 0 -1 -1
]
{
T 66500 54100 5 8 0 0 270 0 1
device=none
}
N 64700 53800 66100 53800 4
{
T 65200 53800 5 10 1 1 0 0 1
netname=A2
}
C 66100 53800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 53800 5 8 0 0 270 0 1
device=none
P 66100 53800 66200 53700 1 0 0
{
T 66600 53800 5 8 0 0 270 0 1
pinseq=1
T 66700 53800 5 8 0 0 270 0 1
pinnumber=1
T 66800 53800 5 8 0 0 270 0 1
pintype=pas
T 66900 53800 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 53800 5 8 0 0 270 0 1
graphical=1
L 66300 53600 66200 53700 10 30 0 0 -1 -1
]
{
T 66500 53800 5 8 0 0 270 0 1
device=none
}
N 64700 53500 66100 53500 4
{
T 65200 53500 5 10 1 1 0 0 1
netname=A3
}
C 66100 53500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 53500 5 8 0 0 270 0 1
device=none
P 66100 53500 66200 53400 1 0 0
{
T 66600 53500 5 8 0 0 270 0 1
pinseq=1
T 66700 53500 5 8 0 0 270 0 1
pinnumber=1
T 66800 53500 5 8 0 0 270 0 1
pintype=pas
T 66900 53500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 53500 5 8 0 0 270 0 1
graphical=1
L 66300 53300 66200 53400 10 30 0 0 -1 -1
]
{
T 66500 53500 5 8 0 0 270 0 1
device=none
}
N 64700 53200 66100 53200 4
{
T 65200 53200 5 10 1 1 0 0 1
netname=A4
}
C 66100 53200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 53200 5 8 0 0 270 0 1
device=none
P 66100 53200 66200 53100 1 0 0
{
T 66600 53200 5 8 0 0 270 0 1
pinseq=1
T 66700 53200 5 8 0 0 270 0 1
pinnumber=1
T 66800 53200 5 8 0 0 270 0 1
pintype=pas
T 66900 53200 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 53200 5 8 0 0 270 0 1
graphical=1
L 66300 53000 66200 53100 10 30 0 0 -1 -1
]
{
T 66500 53200 5 8 0 0 270 0 1
device=none
}
N 64700 52900 66100 52900 4
{
T 65200 52900 5 10 1 1 0 0 1
netname=A5
}
C 66100 52900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 52900 5 8 0 0 270 0 1
device=none
P 66100 52900 66200 52800 1 0 0
{
T 66600 52900 5 8 0 0 270 0 1
pinseq=1
T 66700 52900 5 8 0 0 270 0 1
pinnumber=1
T 66800 52900 5 8 0 0 270 0 1
pintype=pas
T 66900 52900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 52900 5 8 0 0 270 0 1
graphical=1
L 66300 52700 66200 52800 10 30 0 0 -1 -1
]
{
T 66500 52900 5 8 0 0 270 0 1
device=none
}
N 64700 52600 66100 52600 4
{
T 65200 52600 5 10 1 1 0 0 1
netname=A6
}
C 66100 52600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 52600 5 8 0 0 270 0 1
device=none
P 66100 52600 66200 52500 1 0 0
{
T 66600 52600 5 8 0 0 270 0 1
pinseq=1
T 66700 52600 5 8 0 0 270 0 1
pinnumber=1
T 66800 52600 5 8 0 0 270 0 1
pintype=pas
T 66900 52600 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 52600 5 8 0 0 270 0 1
graphical=1
L 66300 52400 66200 52500 10 30 0 0 -1 -1
]
{
T 66500 52600 5 8 0 0 270 0 1
device=none
}
N 64700 52300 66100 52300 4
{
T 65200 52300 5 10 1 1 0 0 1
netname=A7
}
C 66100 52300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 52300 5 8 0 0 270 0 1
device=none
P 66100 52300 66200 52200 1 0 0
{
T 66600 52300 5 8 0 0 270 0 1
pinseq=1
T 66700 52300 5 8 0 0 270 0 1
pinnumber=1
T 66800 52300 5 8 0 0 270 0 1
pintype=pas
T 66900 52300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 52300 5 8 0 0 270 0 1
graphical=1
L 66300 52100 66200 52200 10 30 0 0 -1 -1
]
{
T 66500 52300 5 8 0 0 270 0 1
device=none
}
N 64700 52000 66100 52000 4
{
T 65200 52000 5 10 1 1 0 0 1
netname=A8
}
C 66100 52000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 52000 5 8 0 0 270 0 1
device=none
P 66100 52000 66200 51900 1 0 0
{
T 66600 52000 5 8 0 0 270 0 1
pinseq=1
T 66700 52000 5 8 0 0 270 0 1
pinnumber=1
T 66800 52000 5 8 0 0 270 0 1
pintype=pas
T 66900 52000 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 52000 5 8 0 0 270 0 1
graphical=1
L 66300 51800 66200 51900 10 30 0 0 -1 -1
]
{
T 66500 52000 5 8 0 0 270 0 1
device=none
}
N 64700 51700 66100 51700 4
{
T 65200 51700 5 10 1 1 0 0 1
netname=A9
}
C 66100 51700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 51700 5 8 0 0 270 0 1
device=none
P 66100 51700 66200 51600 1 0 0
{
T 66600 51700 5 8 0 0 270 0 1
pinseq=1
T 66700 51700 5 8 0 0 270 0 1
pinnumber=1
T 66800 51700 5 8 0 0 270 0 1
pintype=pas
T 66900 51700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 51700 5 8 0 0 270 0 1
graphical=1
L 66300 51500 66200 51600 10 30 0 0 -1 -1
]
{
T 66500 51700 5 8 0 0 270 0 1
device=none
}
N 64700 51400 66100 51400 4
{
T 65200 51400 5 10 1 1 0 0 1
netname=A10
}
C 66100 51400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 51400 5 8 0 0 270 0 1
device=none
P 66100 51400 66200 51300 1 0 0
{
T 66600 51400 5 8 0 0 270 0 1
pinseq=1
T 66700 51400 5 8 0 0 270 0 1
pinnumber=1
T 66800 51400 5 8 0 0 270 0 1
pintype=pas
T 66900 51400 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 51400 5 8 0 0 270 0 1
graphical=1
L 66300 51200 66200 51300 10 30 0 0 -1 -1
]
{
T 66500 51400 5 8 0 0 270 0 1
device=none
}
N 64700 51100 66100 51100 4
{
T 65200 51100 5 10 1 1 0 0 1
netname=A11
}
C 66100 51100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 51100 5 8 0 0 270 0 1
device=none
P 66100 51100 66200 51000 1 0 0
{
T 66600 51100 5 8 0 0 270 0 1
pinseq=1
T 66700 51100 5 8 0 0 270 0 1
pinnumber=1
T 66800 51100 5 8 0 0 270 0 1
pintype=pas
T 66900 51100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 51100 5 8 0 0 270 0 1
graphical=1
L 66300 50900 66200 51000 10 30 0 0 -1 -1
]
{
T 66500 51100 5 8 0 0 270 0 1
device=none
}
N 64700 50800 66100 50800 4
{
T 65200 50800 5 10 1 1 0 0 1
netname=A12
}
C 66100 50800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 50800 5 8 0 0 270 0 1
device=none
P 66100 50800 66200 50700 1 0 0
{
T 66600 50800 5 8 0 0 270 0 1
pinseq=1
T 66700 50800 5 8 0 0 270 0 1
pinnumber=1
T 66800 50800 5 8 0 0 270 0 1
pintype=pas
T 66900 50800 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 50800 5 8 0 0 270 0 1
graphical=1
L 66300 50600 66200 50700 10 30 0 0 -1 -1
]
{
T 66500 50800 5 8 0 0 270 0 1
device=none
}
N 64700 50500 66100 50500 4
{
T 65200 50500 5 10 1 1 0 0 1
netname=A13
}
C 66100 50500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 50500 5 8 0 0 270 0 1
device=none
P 66100 50500 66200 50400 1 0 0
{
T 66600 50500 5 8 0 0 270 0 1
pinseq=1
T 66700 50500 5 8 0 0 270 0 1
pinnumber=1
T 66800 50500 5 8 0 0 270 0 1
pintype=pas
T 66900 50500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 50500 5 8 0 0 270 0 1
graphical=1
L 66300 50300 66200 50400 10 30 0 0 -1 -1
]
{
T 66500 50500 5 8 0 0 270 0 1
device=none
}
N 64700 50200 66100 50200 4
{
T 65200 50200 5 10 1 1 0 0 1
netname=A14
}
C 66100 50200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 50200 5 8 0 0 270 0 1
device=none
P 66100 50200 66200 50100 1 0 0
{
T 66600 50200 5 8 0 0 270 0 1
pinseq=1
T 66700 50200 5 8 0 0 270 0 1
pinnumber=1
T 66800 50200 5 8 0 0 270 0 1
pintype=pas
T 66900 50200 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 50200 5 8 0 0 270 0 1
graphical=1
L 66300 50000 66200 50100 10 30 0 0 -1 -1
]
{
T 66500 50200 5 8 0 0 270 0 1
device=none
}
C 63300 48700 1 0 0 EMBEDDEDgnd-1.sym
[
P 63400 48800 63400 49000 1 0 1
{
T 63458 48861 5 4 0 1 0 0 1
pinnumber=1
T 63458 48861 5 4 0 0 0 0 1
pinseq=1
T 63458 48861 5 4 0 1 0 0 1
pinlabel=1
T 63458 48861 5 4 0 1 0 0 1
pintype=pwr
}
L 63300 48800 63500 48800 3 0 0 0 -1 -1
L 63355 48750 63445 48750 3 0 0 0 -1 -1
L 63380 48710 63420 48710 3 0 0 0 -1 -1
T 63600 48750 8 10 0 0 0 0 1
net=GND:1
]
C 63200 55000 1 0 0 EMBEDDEDvcc-1.sym
[
P 63400 55000 63400 55200 1 0 0
{
T 63450 55050 5 6 0 1 0 0 1
pinnumber=1
T 63450 55050 5 6 0 0 0 0 1
pinseq=1
T 63450 55050 5 6 0 1 0 0 1
pinlabel=1
T 63450 55050 5 6 0 1 0 0 1
pintype=pwr
}
L 63250 55200 63550 55200 3 0 0 0 -1 -1
T 63275 55250 9 8 1 0 0 0 1
Vcc
T 63650 55200 8 10 0 0 0 0 1
net=Vcc:1
]
C 55100 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 55300 54700 55300 54500 1 0 0
{
T 55350 54550 5 8 0 1 270 6 1
pinnumber=1
T 55250 54550 5 8 0 1 270 8 1
pinseq=1
T 55300 54500 9 8 0 1 270 0 1
pinlabel=1
T 55300 54500 5 8 0 1 270 2 1
pintype=pas
}
P 55300 53800 55300 54000 1 0 0
{
T 55350 53950 5 8 0 1 270 0 1
pinnumber=2
T 55250 53950 5 8 0 1 270 2 1
pinseq=2
T 55300 54000 9 8 0 1 270 6 1
pinlabel=2
T 55300 54000 5 8 0 1 270 8 1
pintype=pas
}
L 55500 54300 55100 54300 3 0 0 0 -1 -1
L 55500 54200 55100 54200 3 0 0 0 -1 -1
L 55300 54000 55300 54200 3 0 0 0 -1 -1
L 55300 54300 55300 54500 3 0 0 0 -1 -1
T 55800 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 55600 54500 8 10 0 1 270 0 1
refdes=C18
T 56400 54500 5 10 0 0 270 0 1
description=capacitor
T 56200 54500 5 10 0 0 270 0 1
numslots=0
T 56000 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 55800 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 55600 54300 5 10 1 1 0 0 1
refdes=C1
T 56000 54500 5 10 0 0 270 0 1
symversion=0.1
T 55100 54700 5 10 0 0 0 0 1
footprint=0805
T 55500 54100 5 10 1 1 0 0 1
value=100nF
}
C 56000 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 56200 54700 56200 54500 1 0 0
{
T 56250 54550 5 8 0 1 270 6 1
pinnumber=1
T 56150 54550 5 8 0 1 270 8 1
pinseq=1
T 56200 54500 9 8 0 1 270 0 1
pinlabel=1
T 56200 54500 5 8 0 1 270 2 1
pintype=pas
}
P 56200 53800 56200 54000 1 0 0
{
T 56250 53950 5 8 0 1 270 0 1
pinnumber=2
T 56150 53950 5 8 0 1 270 2 1
pinseq=2
T 56200 54000 9 8 0 1 270 6 1
pinlabel=2
T 56200 54000 5 8 0 1 270 8 1
pintype=pas
}
L 56400 54300 56000 54300 3 0 0 0 -1 -1
L 56400 54200 56000 54200 3 0 0 0 -1 -1
L 56200 54000 56200 54200 3 0 0 0 -1 -1
L 56200 54300 56200 54500 3 0 0 0 -1 -1
T 56700 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 56500 54500 8 10 0 1 270 0 1
refdes=C19
T 57300 54500 5 10 0 0 270 0 1
description=capacitor
T 57100 54500 5 10 0 0 270 0 1
numslots=0
T 56900 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56700 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 56500 54300 5 10 1 1 0 0 1
refdes=C2
T 56900 54500 5 10 0 0 270 0 1
symversion=0.1
T 56000 54700 5 10 0 0 0 0 1
footprint=0805
T 56400 54100 5 10 1 1 0 0 1
value=100nF
}
C 56900 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 57100 54700 57100 54500 1 0 0
{
T 57150 54550 5 8 0 1 270 6 1
pinnumber=1
T 57050 54550 5 8 0 1 270 8 1
pinseq=1
T 57100 54500 9 8 0 1 270 0 1
pinlabel=1
T 57100 54500 5 8 0 1 270 2 1
pintype=pas
}
P 57100 53800 57100 54000 1 0 0
{
T 57150 53950 5 8 0 1 270 0 1
pinnumber=2
T 57050 53950 5 8 0 1 270 2 1
pinseq=2
T 57100 54000 9 8 0 1 270 6 1
pinlabel=2
T 57100 54000 5 8 0 1 270 8 1
pintype=pas
}
L 57300 54300 56900 54300 3 0 0 0 -1 -1
L 57300 54200 56900 54200 3 0 0 0 -1 -1
L 57100 54000 57100 54200 3 0 0 0 -1 -1
L 57100 54300 57100 54500 3 0 0 0 -1 -1
T 57600 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 57400 54500 8 10 0 1 270 0 1
refdes=C20
T 58200 54500 5 10 0 0 270 0 1
description=capacitor
T 58000 54500 5 10 0 0 270 0 1
numslots=0
T 57800 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 57600 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 57400 54300 5 10 1 1 0 0 1
refdes=C3
T 57800 54500 5 10 0 0 270 0 1
symversion=0.1
T 56900 54700 5 10 0 0 0 0 1
footprint=0805
T 57300 54100 5 10 1 1 0 0 1
value=100nF
}
C 54200 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 54400 54700 54400 54500 1 0 0
{
T 54450 54550 5 8 0 1 270 6 1
pinnumber=1
T 54350 54550 5 8 0 1 270 8 1
pinseq=1
T 54400 54500 9 8 0 1 270 0 1
pinlabel=1
T 54400 54500 5 8 0 1 270 2 1
pintype=pas
}
P 54400 53800 54400 54000 1 0 0
{
T 54450 53950 5 8 0 1 270 0 1
pinnumber=2
T 54350 53950 5 8 0 1 270 2 1
pinseq=2
T 54400 54000 9 8 0 1 270 6 1
pinlabel=2
T 54400 54000 5 8 0 1 270 8 1
pintype=pas
}
L 54600 54300 54200 54300 3 0 0 0 -1 -1
L 54600 54200 54200 54200 3 0 0 0 -1 -1
L 54400 54000 54400 54200 3 0 0 0 -1 -1
L 54400 54300 54400 54500 3 0 0 0 -1 -1
T 54900 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 54700 54500 8 10 0 1 270 0 1
refdes=C21
T 55500 54500 5 10 0 0 270 0 1
description=capacitor
T 55300 54500 5 10 0 0 270 0 1
numslots=0
T 55100 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 54900 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 54700 54300 5 10 1 1 0 0 1
refdes=C4
T 55100 54500 5 10 0 0 270 0 1
symversion=0.1
T 54200 54700 5 10 0 0 0 0 1
footprint=0805
T 54600 54100 5 10 1 1 0 0 1
value=100nF
}
C 53200 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 53400 54700 53400 54500 1 0 0
{
T 53450 54550 5 8 0 1 270 6 1
pinnumber=1
T 53350 54550 5 8 0 1 270 8 1
pinseq=1
T 53400 54500 9 8 0 1 270 0 1
pinlabel=1
T 53400 54500 5 8 0 1 270 2 1
pintype=pas
}
P 53400 53800 53400 54000 1 0 0
{
T 53450 53950 5 8 0 1 270 0 1
pinnumber=2
T 53350 53950 5 8 0 1 270 2 1
pinseq=2
T 53400 54000 9 8 0 1 270 6 1
pinlabel=2
T 53400 54000 5 8 0 1 270 8 1
pintype=pas
}
L 53600 54300 53200 54300 3 0 0 0 -1 -1
L 53600 54200 53200 54200 3 0 0 0 -1 -1
L 53400 54000 53400 54200 3 0 0 0 -1 -1
L 53400 54300 53400 54500 3 0 0 0 -1 -1
T 53900 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 53700 54500 8 10 0 1 270 0 1
refdes=C22
T 54500 54500 5 10 0 0 270 0 1
description=capacitor
T 54300 54500 5 10 0 0 270 0 1
numslots=0
T 54100 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 53900 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 53700 54300 5 10 1 1 0 0 1
refdes=C5
T 54100 54500 5 10 0 0 270 0 1
symversion=0.1
T 53200 54700 5 10 0 0 0 0 1
footprint=0805
T 53600 54100 5 10 1 1 0 0 1
value=100nF
}
U 60000 47800 60000 55300 10 -1
N 62100 54400 60200 54400 4
{
T 61100 54400 5 10 1 1 0 0 1
netname=D0
}
C 60200 54400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 54000 5 8 0 0 180 0 1
device=none
P 60200 54400 60100 54300 1 0 0
{
T 60200 53900 5 8 0 0 180 0 1
pinseq=1
T 60200 53800 5 8 0 0 180 0 1
pinnumber=1
T 60200 53700 5 8 0 0 180 0 1
pintype=pas
T 60200 53600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 54100 5 8 0 0 180 0 1
graphical=1
L 60000 54200 60100 54300 10 30 0 0 -1 -1
]
{
T 60200 54000 5 8 0 0 180 0 1
device=none
}
N 62100 54100 60200 54100 4
{
T 61100 54100 5 10 1 1 0 0 1
netname=D1
}
C 60200 54100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 53700 5 8 0 0 180 0 1
device=none
P 60200 54100 60100 54000 1 0 0
{
T 60200 53600 5 8 0 0 180 0 1
pinseq=1
T 60200 53500 5 8 0 0 180 0 1
pinnumber=1
T 60200 53400 5 8 0 0 180 0 1
pintype=pas
T 60200 53300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 53800 5 8 0 0 180 0 1
graphical=1
L 60000 53900 60100 54000 10 30 0 0 -1 -1
]
{
T 60200 53700 5 8 0 0 180 0 1
device=none
}
N 62100 53800 60200 53800 4
{
T 61100 53800 5 10 1 1 0 0 1
netname=D2
}
C 60200 53800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 53400 5 8 0 0 180 0 1
device=none
P 60200 53800 60100 53700 1 0 0
{
T 60200 53300 5 8 0 0 180 0 1
pinseq=1
T 60200 53200 5 8 0 0 180 0 1
pinnumber=1
T 60200 53100 5 8 0 0 180 0 1
pintype=pas
T 60200 53000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 53500 5 8 0 0 180 0 1
graphical=1
L 60000 53600 60100 53700 10 30 0 0 -1 -1
]
{
T 60200 53400 5 8 0 0 180 0 1
device=none
}
N 62100 53500 60200 53500 4
{
T 61100 53500 5 10 1 1 0 0 1
netname=D3
}
C 60200 53500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 53100 5 8 0 0 180 0 1
device=none
P 60200 53500 60100 53400 1 0 0
{
T 60200 53000 5 8 0 0 180 0 1
pinseq=1
T 60200 52900 5 8 0 0 180 0 1
pinnumber=1
T 60200 52800 5 8 0 0 180 0 1
pintype=pas
T 60200 52700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 53200 5 8 0 0 180 0 1
graphical=1
L 60000 53300 60100 53400 10 30 0 0 -1 -1
]
{
T 60200 53100 5 8 0 0 180 0 1
device=none
}
N 62100 53200 60200 53200 4
{
T 61100 53200 5 10 1 1 0 0 1
netname=D4
}
C 60200 53200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 52800 5 8 0 0 180 0 1
device=none
P 60200 53200 60100 53100 1 0 0
{
T 60200 52700 5 8 0 0 180 0 1
pinseq=1
T 60200 52600 5 8 0 0 180 0 1
pinnumber=1
T 60200 52500 5 8 0 0 180 0 1
pintype=pas
T 60200 52400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 52900 5 8 0 0 180 0 1
graphical=1
L 60000 53000 60100 53100 10 30 0 0 -1 -1
]
{
T 60200 52800 5 8 0 0 180 0 1
device=none
}
N 62100 52900 60200 52900 4
{
T 61100 52900 5 10 1 1 0 0 1
netname=D5
}
C 60200 52900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 52500 5 8 0 0 180 0 1
device=none
P 60200 52900 60100 52800 1 0 0
{
T 60200 52400 5 8 0 0 180 0 1
pinseq=1
T 60200 52300 5 8 0 0 180 0 1
pinnumber=1
T 60200 52200 5 8 0 0 180 0 1
pintype=pas
T 60200 52100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 52600 5 8 0 0 180 0 1
graphical=1
L 60000 52700 60100 52800 10 30 0 0 -1 -1
]
{
T 60200 52500 5 8 0 0 180 0 1
device=none
}
N 62100 52600 60200 52600 4
{
T 61100 52600 5 10 1 1 0 0 1
netname=D6
}
C 60200 52600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 52200 5 8 0 0 180 0 1
device=none
P 60200 52600 60100 52500 1 0 0
{
T 60200 52100 5 8 0 0 180 0 1
pinseq=1
T 60200 52000 5 8 0 0 180 0 1
pinnumber=1
T 60200 51900 5 8 0 0 180 0 1
pintype=pas
T 60200 51800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 52300 5 8 0 0 180 0 1
graphical=1
L 60000 52400 60100 52500 10 30 0 0 -1 -1
]
{
T 60200 52200 5 8 0 0 180 0 1
device=none
}
N 62100 52300 60200 52300 4
{
T 61100 52300 5 10 1 1 0 0 1
netname=D7
}
C 60200 52300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 51900 5 8 0 0 180 0 1
device=none
P 60200 52300 60100 52200 1 0 0
{
T 60200 51800 5 8 0 0 180 0 1
pinseq=1
T 60200 51700 5 8 0 0 180 0 1
pinnumber=1
T 60200 51600 5 8 0 0 180 0 1
pintype=pas
T 60200 51500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 52000 5 8 0 0 180 0 1
graphical=1
L 60000 52100 60100 52200 10 30 0 0 -1 -1
]
{
T 60200 51900 5 8 0 0 180 0 1
device=none
}
C 55100 55300 1 0 0 EMBEDDEDvcc-1.sym
[
P 55300 55300 55300 55500 1 0 0
{
T 55350 55350 5 6 0 1 0 0 1
pinnumber=1
T 55350 55350 5 6 0 0 0 0 1
pinseq=1
T 55350 55350 5 6 0 1 0 0 1
pinlabel=1
T 55350 55350 5 6 0 1 0 0 1
pintype=pwr
}
L 55150 55500 55450 55500 3 0 0 0 -1 -1
T 55175 55550 9 8 1 0 0 0 1
Vcc
T 55550 55500 8 10 0 0 0 0 1
net=Vcc:1
]
C 55200 52900 1 0 0 EMBEDDEDgnd-1.sym
[
P 55300 53000 55300 53200 1 0 1
{
T 55358 53061 5 4 0 1 0 0 1
pinnumber=1
T 55358 53061 5 4 0 0 0 0 1
pinseq=1
T 55358 53061 5 4 0 1 0 0 1
pinlabel=1
T 55358 53061 5 4 0 1 0 0 1
pintype=pwr
}
L 55200 53000 55400 53000 3 0 0 0 -1 -1
L 55255 52950 55345 52950 3 0 0 0 -1 -1
L 55280 52910 55320 52910 3 0 0 0 -1 -1
T 55500 52950 8 10 0 0 0 0 1
net=GND:1
]
N 55300 53200 55300 53800 4
N 53400 53800 57900 53800 4
N 53400 54700 57900 54700 4
N 55300 55300 55300 54700 4
U 66300 30500 66300 29200 10 -1
N 64500 30300 66100 30300 4
{
T 64700 30400 5 10 1 1 0 0 1
netname=FLASH_CE
}
C 66100 30300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 30300 5 8 0 0 270 0 1
device=none
P 66100 30300 66200 30200 1 0 0
{
T 66600 30300 5 8 0 0 270 0 1
pinseq=1
T 66700 30300 5 8 0 0 270 0 1
pinnumber=1
T 66800 30300 5 8 0 0 270 0 1
pintype=pas
T 66900 30300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 30300 5 8 0 0 270 0 1
graphical=1
L 66300 30100 66200 30200 10 30 0 0 -1 -1
]
{
T 66500 30300 5 8 0 0 270 0 1
device=none
}
N 66100 48400 62900 48400 4
{
T 64700 48500 5 10 1 1 0 0 1
netname=RAM_CE
}
C 66100 48400 1 0 0 EMBEDDEDbusripper-1.sym
[
T 66100 48800 5 8 0 0 0 0 1
device=none
P 66100 48400 66200 48500 1 0 0
{
T 66100 48900 5 8 0 0 0 0 1
pinseq=1
T 66100 49000 5 8 0 0 0 0 1
pinnumber=1
T 66100 49100 5 8 0 0 0 0 1
pintype=pas
T 66100 49200 5 8 0 0 0 0 1
pinlabel=netside
}
T 66100 48700 5 8 0 0 0 0 1
graphical=1
L 66300 48600 66200 48500 10 30 0 0 -1 -1
]
{
T 66100 48800 5 8 0 0 0 0 1
device=none
}
N 62900 48400 62900 49000 4
N 64500 29500 66100 29500 4
{
T 65200 29600 5 10 1 1 0 0 1
netname=WR
}
N 64500 29900 66100 29900 4
{
T 65200 30000 5 10 1 1 0 0 1
netname=RD
}
N 61600 43500 58600 43500 4
{
T 60500 43600 5 10 1 1 0 0 1
netname=BUSACK
}
N 61600 43100 58600 43100 4
{
T 60500 43200 5 10 1 1 0 0 1
netname=BUSREQ
}
N 61600 42700 58600 42700 4
{
T 60500 42800 5 10 1 1 0 0 1
netname=WR
}
N 61600 42300 58600 42300 4
{
T 60500 42400 5 10 1 1 0 0 1
netname=RD
}
N 61600 41900 58600 41900 4
{
T 60500 42000 5 10 1 1 0 0 1
netname=INT
}
N 61600 41500 58600 41500 4
{
T 60500 41600 5 10 1 1 0 0 1
netname=NMI
}
N 61600 40700 58600 40700 4
{
T 60400 40800 5 10 1 1 0 0 1
netname=IOREQ
}
C 57500 43200 1 90 0 EMBEDDEDresistor-2.sym
[
P 57400 44100 57400 43950 1 0 0
{
T 57350 44000 5 8 0 1 90 0 1
pinnumber=2
T 57350 44000 5 8 0 0 90 0 1
pinseq=2
T 57350 44000 5 8 0 1 90 0 1
pinlabel=2
T 57350 44000 5 8 0 1 90 0 1
pintype=pas
}
P 57400 43200 57400 43350 1 0 0
{
T 57350 43300 5 8 0 1 90 0 1
pinnumber=1
T 57350 43300 5 8 0 0 90 0 1
pinseq=1
T 57350 43300 5 8 0 1 90 0 1
pinlabel=1
T 57350 43300 5 8 0 1 90 0 1
pintype=pas
}
B 57300 43350 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57150 43600 5 10 0 0 90 0 1
device=RESISTOR
T 57200 43400 8 10 0 1 90 0 1
refdes=R15
]
{
T 57150 43600 5 10 0 0 90 0 1
device=RESISTOR
T 57200 44000 5 10 1 1 180 0 1
refdes=R1
T 57500 43200 5 10 0 0 0 0 1
footprint=res300
T 56900 43600 5 10 1 1 0 0 1
value=1k
}
C 57200 46500 1 0 0 EMBEDDEDvcc-1.sym
[
P 57400 46500 57400 46700 1 0 0
{
T 57450 46550 5 6 0 1 0 0 1
pinnumber=1
T 57450 46550 5 6 0 0 0 0 1
pinseq=1
T 57450 46550 5 6 0 1 0 0 1
pinlabel=1
T 57450 46550 5 6 0 1 0 0 1
pintype=pwr
}
L 57250 46700 57550 46700 3 0 0 0 -1 -1
T 57275 46750 9 8 1 0 0 0 1
Vcc
T 57650 46700 8 10 0 0 0 0 1
net=Vcc:1
]
N 57400 46500 57400 44100 4
N 63900 49000 63900 48900 4
N 63900 48900 66100 48900 4
{
T 65200 49000 5 10 1 1 0 0 1
netname=RD
}
C 66100 48900 1 0 0 EMBEDDEDbusripper-1.sym
[
T 66100 49300 5 8 0 0 0 0 1
device=none
P 66100 48900 66200 49000 1 0 0
{
T 66100 49400 5 8 0 0 0 0 1
pinseq=1
T 66100 49500 5 8 0 0 0 0 1
pinnumber=1
T 66100 49600 5 8 0 0 0 0 1
pintype=pas
T 66100 49700 5 8 0 0 0 0 1
pinlabel=netside
}
T 66100 49200 5 8 0 0 0 0 1
graphical=1
L 66300 49100 66200 49000 10 30 0 0 -1 -1
]
{
T 66100 49300 5 8 0 0 0 0 1
device=none
}
N 64700 49500 66100 49500 4
{
T 65200 49600 5 10 1 1 0 0 1
netname=WR
}
C 66100 49500 1 0 0 EMBEDDEDbusripper-1.sym
[
T 66100 49900 5 8 0 0 0 0 1
device=none
P 66100 49500 66200 49600 1 0 0
{
T 66100 50000 5 8 0 0 0 0 1
pinseq=1
T 66100 50100 5 8 0 0 0 0 1
pinnumber=1
T 66100 50200 5 8 0 0 0 0 1
pintype=pas
T 66100 50300 5 8 0 0 0 0 1
pinlabel=netside
}
T 66100 49800 5 8 0 0 0 0 1
graphical=1
L 66300 49700 66200 49600 10 30 0 0 -1 -1
]
{
T 66100 49900 5 8 0 0 0 0 1
device=none
}
N 65200 41100 66100 41100 4
{
T 65200 41200 5 10 1 1 0 0 1
netname=RESET
}
C 66100 41100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 41100 5 8 0 0 270 0 1
device=none
P 66100 41100 66200 41000 1 0 0
{
T 66600 41100 5 8 0 0 270 0 1
pinseq=1
T 66700 41100 5 8 0 0 270 0 1
pinnumber=1
T 66800 41100 5 8 0 0 270 0 1
pintype=pas
T 66900 41100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 41100 5 8 0 0 270 0 1
graphical=1
L 66300 40900 66200 41000 10 30 0 0 -1 -1
]
{
T 66500 41100 5 8 0 0 270 0 1
device=none
}
U 73600 55600 73600 59900 10 -1
U 60000 55300 60000 73200 10 -1
N 61800 63900 60200 63900 4
{
T 60900 64000 5 10 1 1 0 0 1
netname=D0
}
C 60200 63900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 63500 5 8 0 0 180 0 1
device=none
P 60200 63900 60100 63800 1 0 0
{
T 60200 63400 5 8 0 0 180 0 1
pinseq=1
T 60200 63300 5 8 0 0 180 0 1
pinnumber=1
T 60200 63200 5 8 0 0 180 0 1
pintype=pas
T 60200 63100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 63600 5 8 0 0 180 0 1
graphical=1
L 60000 63700 60100 63800 10 30 0 0 -1 -1
]
{
T 60200 63500 5 8 0 0 180 0 1
device=none
}
N 61800 63500 60200 63500 4
{
T 60900 63600 5 10 1 1 0 0 1
netname=D1
}
C 60200 63500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 63100 5 8 0 0 180 0 1
device=none
P 60200 63500 60100 63400 1 0 0
{
T 60200 63000 5 8 0 0 180 0 1
pinseq=1
T 60200 62900 5 8 0 0 180 0 1
pinnumber=1
T 60200 62800 5 8 0 0 180 0 1
pintype=pas
T 60200 62700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 63200 5 8 0 0 180 0 1
graphical=1
L 60000 63300 60100 63400 10 30 0 0 -1 -1
]
{
T 60200 63100 5 8 0 0 180 0 1
device=none
}
N 61800 63100 60200 63100 4
{
T 60900 63200 5 10 1 1 0 0 1
netname=D2
}
C 60200 63100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 62700 5 8 0 0 180 0 1
device=none
P 60200 63100 60100 63000 1 0 0
{
T 60200 62600 5 8 0 0 180 0 1
pinseq=1
T 60200 62500 5 8 0 0 180 0 1
pinnumber=1
T 60200 62400 5 8 0 0 180 0 1
pintype=pas
T 60200 62300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 62800 5 8 0 0 180 0 1
graphical=1
L 60000 62900 60100 63000 10 30 0 0 -1 -1
]
{
T 60200 62700 5 8 0 0 180 0 1
device=none
}
N 61800 62700 60200 62700 4
{
T 60900 62800 5 10 1 1 0 0 1
netname=D3
}
C 60200 62700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 62300 5 8 0 0 180 0 1
device=none
P 60200 62700 60100 62600 1 0 0
{
T 60200 62200 5 8 0 0 180 0 1
pinseq=1
T 60200 62100 5 8 0 0 180 0 1
pinnumber=1
T 60200 62000 5 8 0 0 180 0 1
pintype=pas
T 60200 61900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 62400 5 8 0 0 180 0 1
graphical=1
L 60000 62500 60100 62600 10 30 0 0 -1 -1
]
{
T 60200 62300 5 8 0 0 180 0 1
device=none
}
N 61800 62300 60200 62300 4
{
T 60900 62400 5 10 1 1 0 0 1
netname=D4
}
C 60200 62300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 61900 5 8 0 0 180 0 1
device=none
P 60200 62300 60100 62200 1 0 0
{
T 60200 61800 5 8 0 0 180 0 1
pinseq=1
T 60200 61700 5 8 0 0 180 0 1
pinnumber=1
T 60200 61600 5 8 0 0 180 0 1
pintype=pas
T 60200 61500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 62000 5 8 0 0 180 0 1
graphical=1
L 60000 62100 60100 62200 10 30 0 0 -1 -1
]
{
T 60200 61900 5 8 0 0 180 0 1
device=none
}
N 61800 61900 60200 61900 4
{
T 60900 62000 5 10 1 1 0 0 1
netname=D5
}
C 60200 61900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 61500 5 8 0 0 180 0 1
device=none
P 60200 61900 60100 61800 1 0 0
{
T 60200 61400 5 8 0 0 180 0 1
pinseq=1
T 60200 61300 5 8 0 0 180 0 1
pinnumber=1
T 60200 61200 5 8 0 0 180 0 1
pintype=pas
T 60200 61100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 61600 5 8 0 0 180 0 1
graphical=1
L 60000 61700 60100 61800 10 30 0 0 -1 -1
]
{
T 60200 61500 5 8 0 0 180 0 1
device=none
}
N 61800 61500 60200 61500 4
{
T 60900 61600 5 10 1 1 0 0 1
netname=D6
}
C 60200 61500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 61100 5 8 0 0 180 0 1
device=none
P 60200 61500 60100 61400 1 0 0
{
T 60200 61000 5 8 0 0 180 0 1
pinseq=1
T 60200 60900 5 8 0 0 180 0 1
pinnumber=1
T 60200 60800 5 8 0 0 180 0 1
pintype=pas
T 60200 60700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 61200 5 8 0 0 180 0 1
graphical=1
L 60000 61300 60100 61400 10 30 0 0 -1 -1
]
{
T 60200 61100 5 8 0 0 180 0 1
device=none
}
N 61800 61100 60200 61100 4
{
T 60900 61200 5 10 1 1 0 0 1
netname=D7
}
C 60200 61100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 60700 5 8 0 0 180 0 1
device=none
P 60200 61100 60100 61000 1 0 0
{
T 60200 60600 5 8 0 0 180 0 1
pinseq=1
T 60200 60500 5 8 0 0 180 0 1
pinnumber=1
T 60200 60400 5 8 0 0 180 0 1
pintype=pas
T 60200 60300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 60800 5 8 0 0 180 0 1
graphical=1
L 60000 60900 60100 61000 10 30 0 0 -1 -1
]
{
T 60200 60700 5 8 0 0 180 0 1
device=none
}
N 61800 59100 60200 59100 4
{
T 60800 59200 5 10 1 1 0 0 1
netname=IOREQ
}
C 60200 59100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 58700 5 8 0 0 180 0 1
device=none
P 60200 59100 60100 59000 1 0 0
{
T 60200 58600 5 8 0 0 180 0 1
pinseq=1
T 60200 58500 5 8 0 0 180 0 1
pinnumber=1
T 60200 58400 5 8 0 0 180 0 1
pintype=pas
T 60200 58300 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 58800 5 8 0 0 180 0 1
graphical=1
L 60000 58900 60100 59000 10 30 0 0 -1 -1
]
{
T 60200 58700 5 8 0 0 180 0 1
device=none
}
N 61800 59900 60200 59900 4
{
T 60700 60000 5 10 1 1 0 0 1
netname=PIO0_CE
}
C 60200 59900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 59500 5 8 0 0 180 0 1
device=none
P 60200 59900 60100 59800 1 0 0
{
T 60200 59400 5 8 0 0 180 0 1
pinseq=1
T 60200 59300 5 8 0 0 180 0 1
pinnumber=1
T 60200 59200 5 8 0 0 180 0 1
pintype=pas
T 60200 59100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 59600 5 8 0 0 180 0 1
graphical=1
L 60000 59700 60100 59800 10 30 0 0 -1 -1
]
{
T 60200 59500 5 8 0 0 180 0 1
device=none
}
N 61800 60300 60200 60300 4
{
T 60900 60300 5 10 1 1 0 0 1
netname=A1
}
C 60200 60300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 59900 5 8 0 0 180 0 1
device=none
P 60200 60300 60100 60200 1 0 0
{
T 60200 59800 5 8 0 0 180 0 1
pinseq=1
T 60200 59700 5 8 0 0 180 0 1
pinnumber=1
T 60200 59600 5 8 0 0 180 0 1
pintype=pas
T 60200 59500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 60000 5 8 0 0 180 0 1
graphical=1
L 60000 60100 60100 60200 10 30 0 0 -1 -1
]
{
T 60200 59900 5 8 0 0 180 0 1
device=none
}
N 61800 60700 60200 60700 4
{
T 60900 60700 5 10 1 1 0 0 1
netname=A0
}
C 60200 60700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 60300 5 8 0 0 180 0 1
device=none
P 60200 60700 60100 60600 1 0 0
{
T 60200 60200 5 8 0 0 180 0 1
pinseq=1
T 60200 60100 5 8 0 0 180 0 1
pinnumber=1
T 60200 60000 5 8 0 0 180 0 1
pintype=pas
T 60200 59900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 60400 5 8 0 0 180 0 1
graphical=1
L 60000 60500 60100 60600 10 30 0 0 -1 -1
]
{
T 60200 60300 5 8 0 0 180 0 1
device=none
}
N 61800 58700 60200 58700 4
{
T 60900 58800 5 10 1 1 0 0 1
netname=RD
}
C 60200 58700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 58300 5 8 0 0 180 0 1
device=none
P 60200 58700 60100 58600 1 0 0
{
T 60200 58200 5 8 0 0 180 0 1
pinseq=1
T 60200 58100 5 8 0 0 180 0 1
pinnumber=1
T 60200 58000 5 8 0 0 180 0 1
pintype=pas
T 60200 57900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 58400 5 8 0 0 180 0 1
graphical=1
L 60000 58500 60100 58600 10 30 0 0 -1 -1
]
{
T 60200 58300 5 8 0 0 180 0 1
device=none
}
N 61800 59500 60200 59500 4
{
T 60900 59600 5 10 1 1 0 0 1
netname=M1
}
C 60200 59500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 59100 5 8 0 0 180 0 1
device=none
P 60200 59500 60100 59400 1 0 0
{
T 60200 59000 5 8 0 0 180 0 1
pinseq=1
T 60200 58900 5 8 0 0 180 0 1
pinnumber=1
T 60200 58800 5 8 0 0 180 0 1
pintype=pas
T 60200 58700 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 59200 5 8 0 0 180 0 1
graphical=1
L 60000 59300 60100 59400 10 30 0 0 -1 -1
]
{
T 60200 59100 5 8 0 0 180 0 1
device=none
}
C 75400 57100 1 0 0 EMBEDDED74138-1.sym
[
P 75400 59400 75700 59400 1 0 0
{
T 75600 59450 5 8 1 1 0 6 1
pinnumber=1
T 75600 59350 5 8 0 1 0 8 1
pinseq=1
T 75750 59400 9 8 1 1 0 0 1
pinlabel=A
T 75750 59400 5 8 0 1 0 2 1
pintype=in
}
P 75400 59100 75700 59100 1 0 0
{
T 75600 59150 5 8 1 1 0 6 1
pinnumber=2
T 75600 59050 5 8 0 1 0 8 1
pinseq=2
T 75750 59100 9 8 1 1 0 0 1
pinlabel=B
T 75750 59100 5 8 0 1 0 2 1
pintype=in
}
P 75400 58800 75700 58800 1 0 0
{
T 75600 58850 5 8 1 1 0 6 1
pinnumber=3
T 75600 58750 5 8 0 1 0 8 1
pinseq=3
T 75750 58800 9 8 1 1 0 0 1
pinlabel=C
T 75750 58800 5 8 0 1 0 2 1
pintype=in
}
V 75650 57600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75400 57600 75600 57600 1 0 0
{
T 75600 57650 5 8 1 1 0 6 1
pinnumber=4
T 75600 57550 5 8 0 1 0 8 1
pinseq=4
T 75750 57600 9 8 1 1 0 0 1
pinlabel=G2A
T 75750 57600 5 8 0 1 0 2 1
pintype=in
}
V 75650 57300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75400 57300 75600 57300 1 0 0
{
T 75600 57350 5 8 1 1 0 6 1
pinnumber=5
T 75600 57250 5 8 0 1 0 8 1
pinseq=5
T 75750 57300 9 8 1 1 0 0 1
pinlabel=G2B
T 75750 57300 5 8 0 1 0 2 1
pintype=in
}
P 75400 57900 75700 57900 1 0 0
{
T 75600 57950 5 8 1 1 0 6 1
pinnumber=6
T 75600 57850 5 8 0 1 0 8 1
pinseq=6
T 75750 57900 9 8 1 1 0 0 1
pinlabel=G1
T 75750 57900 5 8 0 1 0 2 1
pintype=in
}
V 77150 59400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 59400 77400 59400 1 0 1
{
T 77200 59450 5 8 1 1 0 0 1
pinnumber=15
T 77200 59350 5 8 0 1 0 2 1
pinseq=15
T 77050 59400 9 8 1 1 0 6 1
pinlabel=Y0
T 77050 59400 5 8 0 1 0 8 1
pintype=out
}
V 77150 59100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 59100 77400 59100 1 0 1
{
T 77200 59150 5 8 1 1 0 0 1
pinnumber=14
T 77200 59050 5 8 0 1 0 2 1
pinseq=14
T 77050 59100 9 8 1 1 0 6 1
pinlabel=Y1
T 77050 59100 5 8 0 1 0 8 1
pintype=out
}
V 77150 58800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 58800 77400 58800 1 0 1
{
T 77200 58850 5 8 1 1 0 0 1
pinnumber=13
T 77200 58750 5 8 0 1 0 2 1
pinseq=13
T 77050 58800 9 8 1 1 0 6 1
pinlabel=Y2
T 77050 58800 5 8 0 1 0 8 1
pintype=out
}
V 77150 58500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 58500 77400 58500 1 0 1
{
T 77200 58550 5 8 1 1 0 0 1
pinnumber=12
T 77200 58450 5 8 0 1 0 2 1
pinseq=12
T 77050 58500 9 8 1 1 0 6 1
pinlabel=Y3
T 77050 58500 5 8 0 1 0 8 1
pintype=out
}
V 77150 58200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 58200 77400 58200 1 0 1
{
T 77200 58250 5 8 1 1 0 0 1
pinnumber=11
T 77200 58150 5 8 0 1 0 2 1
pinseq=11
T 77050 58200 9 8 1 1 0 6 1
pinlabel=Y4
T 77050 58200 5 8 0 1 0 8 1
pintype=out
}
V 77150 57900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 57900 77400 57900 1 0 1
{
T 77200 57950 5 8 1 1 0 0 1
pinnumber=10
T 77200 57850 5 8 0 1 0 2 1
pinseq=10
T 77050 57900 9 8 1 1 0 6 1
pinlabel=Y5
T 77050 57900 5 8 0 1 0 8 1
pintype=out
}
V 77150 57600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 57600 77400 57600 1 0 1
{
T 77200 57650 5 8 1 1 0 0 1
pinnumber=9
T 77200 57550 5 8 0 1 0 2 1
pinseq=9
T 77050 57600 9 8 1 1 0 6 1
pinlabel=Y6
T 77050 57600 5 8 0 1 0 8 1
pintype=out
}
P 77200 57300 77400 57300 1 0 1
{
T 77200 57350 5 8 1 1 0 0 1
pinnumber=7
T 77200 57250 5 8 0 1 0 2 1
pinseq=7
T 77050 57300 9 8 1 1 0 6 1
pinlabel=Y7
T 77050 57300 5 8 0 1 0 8 1
pintype=out
}
V 77150 57300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 75700 57100 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 75700 59950 5 10 0 0 0 0 1
device=74138
T 77100 59800 8 10 0 1 0 6 1
refdes=U48
T 75700 60350 5 10 0 0 0 0 1
footprint=DIP16
T 75700 60550 5 10 0 0 0 0 1
description=3 to 8 decoder/demultiplexer
T 75700 60150 5 10 0 0 0 0 1
numslots=0
T 75700 60750 5 10 0 0 0 0 1
net=Vcc:16
T 75700 60950 5 10 0 0 0 0 1
net=GND:8
T 75700 59740 9 10 1 0 0 0 1
74138
T 75700 61150 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc138.pdf
]
{
T 75700 59950 5 10 0 0 0 0 1
device=74138
T 77100 59800 5 10 1 1 0 6 1
refdes=U10
T 75700 60350 5 10 0 0 0 0 1
footprint=DIP16
}
C 58600 43500 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 43500 5 8 0 0 90 0 1
device=none
P 58600 43500 58500 43600 1 0 0
{
T 58100 43500 5 8 0 0 90 0 1
pinseq=1
T 58000 43500 5 8 0 0 90 0 1
pinnumber=1
T 57900 43500 5 8 0 0 90 0 1
pintype=pas
T 57800 43500 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 43500 5 8 0 0 90 0 1
graphical=1
L 58400 43700 58500 43600 10 30 0 0 -1 -1
]
{
T 58200 43500 5 8 0 0 90 0 1
device=none
}
C 58600 43100 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 43100 5 8 0 0 90 0 1
device=none
P 58600 43100 58500 43200 1 0 0
{
T 58100 43100 5 8 0 0 90 0 1
pinseq=1
T 58000 43100 5 8 0 0 90 0 1
pinnumber=1
T 57900 43100 5 8 0 0 90 0 1
pintype=pas
T 57800 43100 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 43100 5 8 0 0 90 0 1
graphical=1
L 58400 43300 58500 43200 10 30 0 0 -1 -1
]
{
T 58200 43100 5 8 0 0 90 0 1
device=none
}
C 58600 42700 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 42700 5 8 0 0 90 0 1
device=none
P 58600 42700 58500 42800 1 0 0
{
T 58100 42700 5 8 0 0 90 0 1
pinseq=1
T 58000 42700 5 8 0 0 90 0 1
pinnumber=1
T 57900 42700 5 8 0 0 90 0 1
pintype=pas
T 57800 42700 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 42700 5 8 0 0 90 0 1
graphical=1
L 58400 42900 58500 42800 10 30 0 0 -1 -1
]
{
T 58200 42700 5 8 0 0 90 0 1
device=none
}
C 58600 42300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 42300 5 8 0 0 90 0 1
device=none
P 58600 42300 58500 42400 1 0 0
{
T 58100 42300 5 8 0 0 90 0 1
pinseq=1
T 58000 42300 5 8 0 0 90 0 1
pinnumber=1
T 57900 42300 5 8 0 0 90 0 1
pintype=pas
T 57800 42300 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 42300 5 8 0 0 90 0 1
graphical=1
L 58400 42500 58500 42400 10 30 0 0 -1 -1
]
{
T 58200 42300 5 8 0 0 90 0 1
device=none
}
C 58600 41900 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 41900 5 8 0 0 90 0 1
device=none
P 58600 41900 58500 42000 1 0 0
{
T 58100 41900 5 8 0 0 90 0 1
pinseq=1
T 58000 41900 5 8 0 0 90 0 1
pinnumber=1
T 57900 41900 5 8 0 0 90 0 1
pintype=pas
T 57800 41900 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 41900 5 8 0 0 90 0 1
graphical=1
L 58400 42100 58500 42000 10 30 0 0 -1 -1
]
{
T 58200 41900 5 8 0 0 90 0 1
device=none
}
C 58600 41500 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 41500 5 8 0 0 90 0 1
device=none
P 58600 41500 58500 41600 1 0 0
{
T 58100 41500 5 8 0 0 90 0 1
pinseq=1
T 58000 41500 5 8 0 0 90 0 1
pinnumber=1
T 57900 41500 5 8 0 0 90 0 1
pintype=pas
T 57800 41500 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 41500 5 8 0 0 90 0 1
graphical=1
L 58400 41700 58500 41600 10 30 0 0 -1 -1
]
{
T 58200 41500 5 8 0 0 90 0 1
device=none
}
C 58600 40700 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 40700 5 8 0 0 90 0 1
device=none
P 58600 40700 58500 40800 1 0 0
{
T 58100 40700 5 8 0 0 90 0 1
pinseq=1
T 58000 40700 5 8 0 0 90 0 1
pinnumber=1
T 57900 40700 5 8 0 0 90 0 1
pintype=pas
T 57800 40700 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 40700 5 8 0 0 90 0 1
graphical=1
L 58400 40900 58500 40800 10 30 0 0 -1 -1
]
{
T 58200 40700 5 8 0 0 90 0 1
device=none
}
N 57400 43200 57400 42700 4
N 57400 42700 58200 42700 4
{
T 57200 42400 5 10 1 1 0 0 1
netname=BUSREQ
}
C 58200 42700 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 43100 5 8 0 0 0 0 1
device=none
P 58200 42700 58300 42800 1 0 0
{
T 58200 43200 5 8 0 0 0 0 1
pinseq=1
T 58200 43300 5 8 0 0 0 0 1
pinnumber=1
T 58200 43400 5 8 0 0 0 0 1
pintype=pas
T 58200 43500 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 43000 5 8 0 0 0 0 1
graphical=1
L 58400 42900 58300 42800 10 30 0 0 -1 -1
]
{
T 58200 43100 5 8 0 0 0 0 1
device=none
}
N 61600 44300 60200 44300 4
{
T 60900 44400 5 10 1 1 0 0 1
netname=M1
}
C 60200 44300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 43900 5 8 0 0 180 0 1
device=none
P 60200 44300 60100 44200 1 0 0
{
T 60200 43800 5 8 0 0 180 0 1
pinseq=1
T 60200 43700 5 8 0 0 180 0 1
pinnumber=1
T 60200 43600 5 8 0 0 180 0 1
pintype=pas
T 60200 43500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 44000 5 8 0 0 180 0 1
graphical=1
L 60000 44100 60100 44200 10 30 0 0 -1 -1
]
{
T 60200 43900 5 8 0 0 180 0 1
device=none
}
N 61600 41100 58600 41100 4
{
T 60400 41200 5 10 1 1 0 0 1
netname=MREQ
}
C 58600 41100 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 41100 5 8 0 0 90 0 1
device=none
P 58600 41100 58500 41200 1 0 0
{
T 58100 41100 5 8 0 0 90 0 1
pinseq=1
T 58000 41100 5 8 0 0 90 0 1
pinnumber=1
T 57900 41100 5 8 0 0 90 0 1
pintype=pas
T 57800 41100 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 41100 5 8 0 0 90 0 1
graphical=1
L 58400 41300 58500 41200 10 30 0 0 -1 -1
]
{
T 58200 41100 5 8 0 0 90 0 1
device=none
}
U 66300 29300 66300 27600 10 0
U 66300 27600 58500 27600 10 0
U 58500 27600 58400 27600 10 0
U 58400 27600 58400 34400 10 -1
U 66300 52300 66300 54900 10 0
U 66300 54900 73600 54900 10 1
N 75400 59400 73800 59400 4
{
T 74600 59500 5 10 1 1 0 0 1
netname=A7
}
C 73800 59400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 59000 5 8 0 0 180 0 1
device=none
P 73800 59400 73700 59300 1 0 0
{
T 73800 58900 5 8 0 0 180 0 1
pinseq=1
T 73800 58800 5 8 0 0 180 0 1
pinnumber=1
T 73800 58700 5 8 0 0 180 0 1
pintype=pas
T 73800 58600 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 59100 5 8 0 0 180 0 1
graphical=1
L 73600 59200 73700 59300 10 30 0 0 -1 -1
]
{
T 73800 59000 5 8 0 0 180 0 1
device=none
}
N 75400 59100 73800 59100 4
{
T 74600 59200 5 10 1 1 0 0 1
netname=A6
}
C 73800 59100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 58700 5 8 0 0 180 0 1
device=none
P 73800 59100 73700 59000 1 0 0
{
T 73800 58600 5 8 0 0 180 0 1
pinseq=1
T 73800 58500 5 8 0 0 180 0 1
pinnumber=1
T 73800 58400 5 8 0 0 180 0 1
pintype=pas
T 73800 58300 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 58800 5 8 0 0 180 0 1
graphical=1
L 73600 58900 73700 59000 10 30 0 0 -1 -1
]
{
T 73800 58700 5 8 0 0 180 0 1
device=none
}
N 75400 58800 73800 58800 4
{
T 74600 58900 5 10 1 1 0 0 1
netname=A5
}
C 73800 58800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 58400 5 8 0 0 180 0 1
device=none
P 73800 58800 73700 58700 1 0 0
{
T 73800 58300 5 8 0 0 180 0 1
pinseq=1
T 73800 58200 5 8 0 0 180 0 1
pinnumber=1
T 73800 58100 5 8 0 0 180 0 1
pintype=pas
T 73800 58000 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 58500 5 8 0 0 180 0 1
graphical=1
L 73600 58600 73700 58700 10 30 0 0 -1 -1
]
{
T 73800 58400 5 8 0 0 180 0 1
device=none
}
N 75400 57600 73800 57600 4
{
T 74500 57700 5 10 1 1 0 0 1
netname=IOREQ
}
C 73800 57600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 57200 5 8 0 0 180 0 1
device=none
P 73800 57600 73700 57500 1 0 0
{
T 73800 57100 5 8 0 0 180 0 1
pinseq=1
T 73800 57000 5 8 0 0 180 0 1
pinnumber=1
T 73800 56900 5 8 0 0 180 0 1
pintype=pas
T 73800 56800 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 57300 5 8 0 0 180 0 1
graphical=1
L 73600 57400 73700 57500 10 30 0 0 -1 -1
]
{
T 73800 57200 5 8 0 0 180 0 1
device=none
}
N 75400 57300 73800 57300 4
{
T 74500 57400 5 10 1 1 0 0 1
netname=MAPRQI
}
C 73800 57300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 56900 5 8 0 0 180 0 1
device=none
P 73800 57300 73700 57200 1 0 0
{
T 73800 56800 5 8 0 0 180 0 1
pinseq=1
T 73800 56700 5 8 0 0 180 0 1
pinnumber=1
T 73800 56600 5 8 0 0 180 0 1
pintype=pas
T 73800 56500 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 57000 5 8 0 0 180 0 1
graphical=1
L 73600 57100 73700 57200 10 30 0 0 -1 -1
]
{
T 73800 56900 5 8 0 0 180 0 1
device=none
}
N 61800 57900 60200 57900 4
{
T 60900 58000 5 10 1 1 0 0 1
netname=INT
}
C 60200 57900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 57500 5 8 0 0 180 0 1
device=none
P 60200 57900 60100 57800 1 0 0
{
T 60200 57400 5 8 0 0 180 0 1
pinseq=1
T 60200 57300 5 8 0 0 180 0 1
pinnumber=1
T 60200 57200 5 8 0 0 180 0 1
pintype=pas
T 60200 57100 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 57600 5 8 0 0 180 0 1
graphical=1
L 60000 57700 60100 57800 10 30 0 0 -1 -1
]
{
T 60200 57500 5 8 0 0 180 0 1
device=none
}
N 61800 56600 60200 56600 4
{
T 60900 56700 5 10 1 1 0 0 1
netname=CLK
}
C 60200 56600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 56200 5 8 0 0 180 0 1
device=none
P 60200 56600 60100 56500 1 0 0
{
T 60200 56100 5 8 0 0 180 0 1
pinseq=1
T 60200 56000 5 8 0 0 180 0 1
pinnumber=1
T 60200 55900 5 8 0 0 180 0 1
pintype=pas
T 60200 55800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 56300 5 8 0 0 180 0 1
graphical=1
L 60000 56400 60100 56500 10 30 0 0 -1 -1
]
{
T 60200 56200 5 8 0 0 180 0 1
device=none
}
C 61800 64900 1 0 0 EMBEDDEDz80pio-1.sym
[
P 62100 72600 61800 72600 1 0 1
{
T 62000 72650 5 8 1 1 0 6 1
pinnumber=19
T 62000 72550 5 8 0 1 0 8 1
pinseq=1
T 62150 72600 9 8 1 1 0 0 1
pinlabel=D0
T 62150 72600 5 8 0 1 0 2 1
pintype=io
}
P 62100 72200 61800 72200 1 0 1
{
T 62000 72250 5 8 1 1 0 6 1
pinnumber=20
T 62000 72150 5 8 0 1 0 8 1
pinseq=2
T 62150 72200 9 8 1 1 0 0 1
pinlabel=D1
T 62150 72200 5 8 0 1 0 2 1
pintype=io
}
P 62100 71800 61800 71800 1 0 1
{
T 62000 71850 5 8 1 1 0 6 1
pinnumber=1
T 62000 71750 5 8 0 1 0 8 1
pinseq=3
T 62150 71800 9 8 1 1 0 0 1
pinlabel=D2
T 62150 71800 5 8 0 1 0 2 1
pintype=io
}
P 62100 71400 61800 71400 1 0 1
{
T 62000 71450 5 8 1 1 0 6 1
pinnumber=40
T 62000 71350 5 8 0 1 0 8 1
pinseq=4
T 62150 71400 9 8 1 1 0 0 1
pinlabel=D3
T 62150 71400 5 8 0 1 0 2 1
pintype=io
}
P 62100 71000 61800 71000 1 0 1
{
T 62000 71050 5 8 1 1 0 6 1
pinnumber=39
T 62000 70950 5 8 0 1 0 8 1
pinseq=5
T 62150 71000 9 8 1 1 0 0 1
pinlabel=D4
T 62150 71000 5 8 0 1 0 2 1
pintype=io
}
P 62100 70600 61800 70600 1 0 1
{
T 62000 70650 5 8 1 1 0 6 1
pinnumber=38
T 62000 70550 5 8 0 1 0 8 1
pinseq=6
T 62150 70600 9 8 1 1 0 0 1
pinlabel=D5
T 62150 70600 5 8 0 1 0 2 1
pintype=io
}
P 62100 70200 61800 70200 1 0 1
{
T 62000 70250 5 8 1 1 0 6 1
pinnumber=3
T 62000 70150 5 8 0 1 0 8 1
pinseq=7
T 62150 70200 9 8 1 1 0 0 1
pinlabel=D3
T 62150 70200 5 8 0 1 0 2 1
pintype=io
}
P 62100 69800 61800 69800 1 0 1
{
T 62000 69850 5 8 1 1 0 6 1
pinnumber=2
T 62000 69750 5 8 0 1 0 8 1
pinseq=8
T 62150 69800 9 8 1 1 0 0 1
pinlabel=D7
T 62150 69800 5 8 0 1 0 2 1
pintype=io
}
P 62100 69400 61800 69400 1 0 1
{
T 62000 69450 5 8 1 1 0 6 1
pinnumber=6
T 62000 69350 5 8 0 1 0 8 1
pinseq=9
T 62150 69400 9 8 1 1 0 0 1
pinlabel=B/\_A\_ SEL
T 62150 69400 5 8 0 1 0 2 1
pintype=in
}
P 62100 69000 61800 69000 1 0 1
{
T 62000 69050 5 8 1 1 0 6 1
pinnumber=5
T 62000 68950 5 8 0 1 0 8 1
pinseq=10
T 62150 69000 9 8 1 1 0 0 1
pinlabel=C/\_D\_ SEL
T 62150 69000 5 8 0 1 0 2 1
pintype=in
}
P 62100 66200 61800 66200 1 0 1
{
T 62000 66250 5 8 1 1 0 6 1
pinnumber=24
T 62000 66150 5 8 0 1 0 8 1
pinseq=16
T 62150 66200 9 8 1 1 0 0 1
pinlabel=IEI
T 62150 66200 5 8 0 1 0 2 1
pintype=in
}
P 62100 65800 61800 65800 1 0 1
{
T 62000 65850 5 8 1 1 0 6 1
pinnumber=22
T 62000 65750 5 8 0 1 0 8 1
pinseq=17
T 62150 65800 9 8 1 1 0 0 1
pinlabel=IEO
T 62150 65800 5 8 0 1 0 2 1
pintype=out
}
P 62100 65300 61800 65300 1 0 1
{
T 62000 65350 5 8 1 1 0 6 1
pinnumber=25
T 62000 65250 5 8 0 1 0 8 1
pinseq=18
T 62150 65300 9 8 1 1 0 0 1
pinlabel=CLOCK
T 62150 65300 5 8 0 1 0 2 1
pintype=in
}
P 65100 72600 65400 72600 1 0 1
{
T 65200 72650 5 8 1 1 0 0 1
pinnumber=15
T 65200 72550 5 8 0 1 0 2 1
pinseq=19
T 65050 72600 9 8 1 1 0 6 1
pinlabel=A0
T 65050 72600 5 8 0 1 0 8 1
pintype=io
}
P 65100 72200 65400 72200 1 0 1
{
T 65200 72250 5 8 1 1 0 0 1
pinnumber=14
T 65200 72150 5 8 0 1 0 2 1
pinseq=20
T 65050 72200 9 8 1 1 0 6 1
pinlabel=A1
T 65050 72200 5 8 0 1 0 8 1
pintype=io
}
P 65100 71800 65400 71800 1 0 1
{
T 65200 71850 5 8 1 1 0 0 1
pinnumber=13
T 65200 71750 5 8 0 1 0 2 1
pinseq=21
T 65050 71800 9 8 1 1 0 6 1
pinlabel=A2
T 65050 71800 5 8 0 1 0 8 1
pintype=io
}
P 65100 71400 65400 71400 1 0 1
{
T 65200 71450 5 8 1 1 0 0 1
pinnumber=12
T 65200 71350 5 8 0 1 0 2 1
pinseq=22
T 65050 71400 9 8 1 1 0 6 1
pinlabel=A3
T 65050 71400 5 8 0 1 0 8 1
pintype=io
}
P 65100 71000 65400 71000 1 0 1
{
T 65200 71050 5 8 1 1 0 0 1
pinnumber=10
T 65200 70950 5 8 0 1 0 2 1
pinseq=23
T 65050 71000 9 8 1 1 0 6 1
pinlabel=A4
T 65050 71000 5 8 0 1 0 8 1
pintype=io
}
P 65100 70600 65400 70600 1 0 1
{
T 65200 70650 5 8 1 1 0 0 1
pinnumber=9
T 65200 70550 5 8 0 1 0 2 1
pinseq=24
T 65050 70600 9 8 1 1 0 6 1
pinlabel=A5
T 65050 70600 5 8 0 1 0 8 1
pintype=io
}
P 65100 70200 65400 70200 1 0 1
{
T 65200 70250 5 8 1 1 0 0 1
pinnumber=8
T 65200 70150 5 8 0 1 0 2 1
pinseq=25
T 65050 70200 9 8 1 1 0 6 1
pinlabel=A6
T 65050 70200 5 8 0 1 0 8 1
pintype=io
}
P 65100 69800 65400 69800 1 0 1
{
T 65200 69850 5 8 1 1 0 0 1
pinnumber=7
T 65200 69750 5 8 0 1 0 2 1
pinseq=26
T 65050 69800 9 8 1 1 0 6 1
pinlabel=A7
T 65050 69800 5 8 0 1 0 8 1
pintype=io
}
P 65100 69400 65400 69400 1 0 1
{
T 65200 69450 5 8 1 1 0 0 1
pinnumber=18
T 65200 69350 5 8 0 1 0 2 1
pinseq=27
T 65050 69400 9 8 1 1 0 6 1
pinlabel=A RDY
T 65050 69400 5 8 0 1 0 8 1
pintype=out
}
P 65100 68600 65400 68600 1 0 1
{
T 65200 68650 5 8 1 1 0 0 1
pinnumber=27
T 65200 68550 5 8 0 1 0 2 1
pinseq=29
T 65050 68600 9 8 1 1 0 6 1
pinlabel=B0
T 65050 68600 5 8 0 1 0 8 1
pintype=io
}
P 65100 68200 65400 68200 1 0 1
{
T 65200 68250 5 8 1 1 0 0 1
pinnumber=28
T 65200 68150 5 8 0 1 0 2 1
pinseq=30
T 65050 68200 9 8 1 1 0 6 1
pinlabel=B1
T 65050 68200 5 8 0 1 0 8 1
pintype=io
}
P 65100 67800 65400 67800 1 0 1
{
T 65200 67850 5 8 1 1 0 0 1
pinnumber=29
T 65200 67750 5 8 0 1 0 2 1
pinseq=31
T 65050 67800 9 8 1 1 0 6 1
pinlabel=B2
T 65050 67800 5 8 0 1 0 8 1
pintype=io
}
P 65100 67400 65400 67400 1 0 1
{
T 65200 67450 5 8 1 1 0 0 1
pinnumber=30
T 65200 67350 5 8 0 1 0 2 1
pinseq=32
T 65050 67400 9 8 1 1 0 6 1
pinlabel=B3
T 65050 67400 5 8 0 1 0 8 1
pintype=io
}
P 65100 67000 65400 67000 1 0 1
{
T 65200 67050 5 8 1 1 0 0 1
pinnumber=31
T 65200 66950 5 8 0 1 0 2 1
pinseq=33
T 65050 67000 9 8 1 1 0 6 1
pinlabel=B4
T 65050 67000 5 8 0 1 0 8 1
pintype=io
}
P 65100 66600 65400 66600 1 0 1
{
T 65200 66650 5 8 1 1 0 0 1
pinnumber=32
T 65200 66550 5 8 0 1 0 2 1
pinseq=34
T 65050 66600 9 8 1 1 0 6 1
pinlabel=B5
T 65050 66600 5 8 0 1 0 8 1
pintype=io
}
P 65100 66200 65400 66200 1 0 1
{
T 65200 66250 5 8 1 1 0 0 1
pinnumber=33
T 65200 66150 5 8 0 1 0 2 1
pinseq=35
T 65050 66200 9 8 1 1 0 6 1
pinlabel=B6
T 65050 66200 5 8 0 1 0 8 1
pintype=io
}
P 65100 65800 65400 65800 1 0 1
{
T 65200 65850 5 8 1 1 0 0 1
pinnumber=34
T 65200 65750 5 8 0 1 0 2 1
pinseq=36
T 65050 65800 9 8 1 1 0 6 1
pinlabel=B7
T 65050 65800 5 8 0 1 0 8 1
pintype=io
}
P 65100 65400 65400 65400 1 0 1
{
T 65200 65450 5 8 1 1 0 0 1
pinnumber=21
T 65200 65350 5 8 0 1 0 2 1
pinseq=37
T 65050 65400 9 8 1 1 0 6 1
pinlabel=B RDY
T 65050 65400 5 8 0 1 0 8 1
pintype=out
}
B 62100 64900 3000 7900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62100 73050 5 10 0 0 0 0 1
device=Z80PIO
P 61800 68600 62000 68600 1 0 0
{
T 62000 68650 5 8 1 1 0 6 1
pinnumber=4
T 62000 68550 5 8 0 1 0 8 1
pinseq=11
T 62150 68600 9 8 1 1 0 0 1
pinlabel=\_CE\_
T 62150 68600 5 8 0 1 0 2 1
pintype=in
}
V 62050 68600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 68200 62000 68200 1 0 0
{
T 62000 68250 5 8 1 1 0 6 1
pinnumber=37
T 62000 68150 5 8 0 1 0 8 1
pinseq=12
T 62150 68200 9 8 1 1 0 0 1
pinlabel=\_M1\_
T 62150 68200 5 8 0 1 0 2 1
pintype=in
}
V 62050 68200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 67400 62000 67400 1 0 0
{
T 62000 67450 5 8 1 1 0 6 1
pinnumber=35
T 62000 67350 5 8 0 1 0 8 1
pinseq=14
T 62150 67400 9 8 1 1 0 0 1
pinlabel=\_RD\_
T 62150 67400 5 8 0 1 0 2 1
pintype=in
}
V 62050 67400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61800 66600 62000 66600 1 0 0
{
T 62000 66650 5 8 1 1 0 6 1
pinnumber=23
T 62000 66550 5 8 0 1 0 8 1
pinseq=15
T 62150 66600 9 8 1 1 0 0 1
pinlabel=\_INT\_
T 62150 66600 5 8 0 1 0 2 1
pintype=out
}
V 62050 66600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 65200 65000 65400 65000 1 0 1
{
T 65200 65050 5 8 1 1 0 0 1
pinnumber=17
T 65200 64950 5 8 0 1 0 2 1
pinseq=38
T 65050 65000 9 8 1 1 0 6 1
pinlabel=\_B STB\_
T 65050 65000 5 8 0 1 0 8 1
pintype=in
}
V 65150 65000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 65200 69000 65400 69000 1 0 1
{
T 65200 69050 5 8 1 1 0 0 1
pinnumber=16
T 65200 68950 5 8 0 1 0 2 1
pinseq=28
T 65050 69000 9 8 1 1 0 6 1
pinlabel=\_A STB\_
T 65050 69000 5 8 0 1 0 8 1
pintype=in
}
V 65150 69000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65100 72900 8 10 0 1 0 6 1
refdes=U49
T 62100 73450 5 10 0 0 0 0 1
footprint=DIP40
T 62100 73650 5 10 0 0 0 0 1
description=Z80 parallel I/O circuit
T 62100 73250 5 10 0 0 0 0 1
numslots=0
T 62100 73850 5 10 0 0 0 0 1
net=Vcc:26
T 62100 74050 5 10 0 0 0 0 1
net=GND:11
T 62100 72850 9 10 1 0 0 0 1
Z80 PIO
P 61800 67800 62000 67800 1 0 0
{
T 62000 67850 5 8 1 1 0 6 1
pinnumber=36
T 62000 67750 5 8 0 1 0 8 1
pinseq=13
T 62150 67800 9 8 1 1 0 0 1
pinlabel=\_IORQ\_
T 62150 67800 5 8 0 1 0 2 1
pintype=in
}
V 62050 67800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 62100 73050 5 10 0 0 0 0 1
device=Z80PIO
T 65100 72900 5 10 1 1 0 6 1
refdes=U11
T 62100 73450 5 10 0 0 0 0 1
footprint=DIP40
}
N 61800 72600 60200 72600 4
{
T 60900 72700 5 10 1 1 0 0 1
netname=D0
}
C 60200 72600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 72200 5 8 0 0 180 0 1
device=none
P 60200 72600 60100 72500 1 0 0
{
T 60200 72100 5 8 0 0 180 0 1
pinseq=1
T 60200 72000 5 8 0 0 180 0 1
pinnumber=1
T 60200 71900 5 8 0 0 180 0 1
pintype=pas
T 60200 71800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 72300 5 8 0 0 180 0 1
graphical=1
L 60000 72400 60100 72500 10 30 0 0 -1 -1
]
{
T 60200 72200 5 8 0 0 180 0 1
device=none
}
N 61800 72200 60200 72200 4
{
T 60900 72300 5 10 1 1 0 0 1
netname=D1
}
C 60200 72200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 71800 5 8 0 0 180 0 1
device=none
P 60200 72200 60100 72100 1 0 0
{
T 60200 71700 5 8 0 0 180 0 1
pinseq=1
T 60200 71600 5 8 0 0 180 0 1
pinnumber=1
T 60200 71500 5 8 0 0 180 0 1
pintype=pas
T 60200 71400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 71900 5 8 0 0 180 0 1
graphical=1
L 60000 72000 60100 72100 10 30 0 0 -1 -1
]
{
T 60200 71800 5 8 0 0 180 0 1
device=none
}
N 61800 71800 60200 71800 4
{
T 60900 71900 5 10 1 1 0 0 1
netname=D2
}
C 60200 71800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 71400 5 8 0 0 180 0 1
device=none
P 60200 71800 60100 71700 1 0 0
{
T 60200 71300 5 8 0 0 180 0 1
pinseq=1
T 60200 71200 5 8 0 0 180 0 1
pinnumber=1
T 60200 71100 5 8 0 0 180 0 1
pintype=pas
T 60200 71000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 71500 5 8 0 0 180 0 1
graphical=1
L 60000 71600 60100 71700 10 30 0 0 -1 -1
]
{
T 60200 71400 5 8 0 0 180 0 1
device=none
}
N 61800 71400 60200 71400 4
{
T 60900 71500 5 10 1 1 0 0 1
netname=D3
}
C 60200 71400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 71000 5 8 0 0 180 0 1
device=none
P 60200 71400 60100 71300 1 0 0
{
T 60200 70900 5 8 0 0 180 0 1
pinseq=1
T 60200 70800 5 8 0 0 180 0 1
pinnumber=1
T 60200 70700 5 8 0 0 180 0 1
pintype=pas
T 60200 70600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 71100 5 8 0 0 180 0 1
graphical=1
L 60000 71200 60100 71300 10 30 0 0 -1 -1
]
{
T 60200 71000 5 8 0 0 180 0 1
device=none
}
N 61800 71000 60200 71000 4
{
T 60900 71100 5 10 1 1 0 0 1
netname=D4
}
C 60200 71000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 70600 5 8 0 0 180 0 1
device=none
P 60200 71000 60100 70900 1 0 0
{
T 60200 70500 5 8 0 0 180 0 1
pinseq=1
T 60200 70400 5 8 0 0 180 0 1
pinnumber=1
T 60200 70300 5 8 0 0 180 0 1
pintype=pas
T 60200 70200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 70700 5 8 0 0 180 0 1
graphical=1
L 60000 70800 60100 70900 10 30 0 0 -1 -1
]
{
T 60200 70600 5 8 0 0 180 0 1
device=none
}
N 61800 70600 60200 70600 4
{
T 60900 70700 5 10 1 1 0 0 1
netname=D5
}
C 60200 70600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 70200 5 8 0 0 180 0 1
device=none
P 60200 70600 60100 70500 1 0 0
{
T 60200 70100 5 8 0 0 180 0 1
pinseq=1
T 60200 70000 5 8 0 0 180 0 1
pinnumber=1
T 60200 69900 5 8 0 0 180 0 1
pintype=pas
T 60200 69800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 70300 5 8 0 0 180 0 1
graphical=1
L 60000 70400 60100 70500 10 30 0 0 -1 -1
]
{
T 60200 70200 5 8 0 0 180 0 1
device=none
}
N 61800 70200 60200 70200 4
{
T 60900 70300 5 10 1 1 0 0 1
netname=D6
}
C 60200 70200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 69800 5 8 0 0 180 0 1
device=none
P 60200 70200 60100 70100 1 0 0
{
T 60200 69700 5 8 0 0 180 0 1
pinseq=1
T 60200 69600 5 8 0 0 180 0 1
pinnumber=1
T 60200 69500 5 8 0 0 180 0 1
pintype=pas
T 60200 69400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 69900 5 8 0 0 180 0 1
graphical=1
L 60000 70000 60100 70100 10 30 0 0 -1 -1
]
{
T 60200 69800 5 8 0 0 180 0 1
device=none
}
N 61800 69800 60200 69800 4
{
T 60900 69900 5 10 1 1 0 0 1
netname=D7
}
C 60200 69800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 69400 5 8 0 0 180 0 1
device=none
P 60200 69800 60100 69700 1 0 0
{
T 60200 69300 5 8 0 0 180 0 1
pinseq=1
T 60200 69200 5 8 0 0 180 0 1
pinnumber=1
T 60200 69100 5 8 0 0 180 0 1
pintype=pas
T 60200 69000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 69500 5 8 0 0 180 0 1
graphical=1
L 60000 69600 60100 69700 10 30 0 0 -1 -1
]
{
T 60200 69400 5 8 0 0 180 0 1
device=none
}
N 61800 67800 60200 67800 4
{
T 60800 67900 5 10 1 1 0 0 1
netname=IOREQ
}
C 60200 67800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 67400 5 8 0 0 180 0 1
device=none
P 60200 67800 60100 67700 1 0 0
{
T 60200 67300 5 8 0 0 180 0 1
pinseq=1
T 60200 67200 5 8 0 0 180 0 1
pinnumber=1
T 60200 67100 5 8 0 0 180 0 1
pintype=pas
T 60200 67000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 67500 5 8 0 0 180 0 1
graphical=1
L 60000 67600 60100 67700 10 30 0 0 -1 -1
]
{
T 60200 67400 5 8 0 0 180 0 1
device=none
}
N 61800 68600 60200 68600 4
{
T 60700 68700 5 10 1 1 0 0 1
netname=PIO1_CE
}
C 60200 68600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 68200 5 8 0 0 180 0 1
device=none
P 60200 68600 60100 68500 1 0 0
{
T 60200 68100 5 8 0 0 180 0 1
pinseq=1
T 60200 68000 5 8 0 0 180 0 1
pinnumber=1
T 60200 67900 5 8 0 0 180 0 1
pintype=pas
T 60200 67800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 68300 5 8 0 0 180 0 1
graphical=1
L 60000 68400 60100 68500 10 30 0 0 -1 -1
]
{
T 60200 68200 5 8 0 0 180 0 1
device=none
}
N 61800 69000 60200 69000 4
{
T 60900 69000 5 10 1 1 0 0 1
netname=A1
}
C 60200 69000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 68600 5 8 0 0 180 0 1
device=none
P 60200 69000 60100 68900 1 0 0
{
T 60200 68500 5 8 0 0 180 0 1
pinseq=1
T 60200 68400 5 8 0 0 180 0 1
pinnumber=1
T 60200 68300 5 8 0 0 180 0 1
pintype=pas
T 60200 68200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 68700 5 8 0 0 180 0 1
graphical=1
L 60000 68800 60100 68900 10 30 0 0 -1 -1
]
{
T 60200 68600 5 8 0 0 180 0 1
device=none
}
N 61800 69400 60200 69400 4
{
T 60900 69400 5 10 1 1 0 0 1
netname=A0
}
C 60200 69400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 69000 5 8 0 0 180 0 1
device=none
P 60200 69400 60100 69300 1 0 0
{
T 60200 68900 5 8 0 0 180 0 1
pinseq=1
T 60200 68800 5 8 0 0 180 0 1
pinnumber=1
T 60200 68700 5 8 0 0 180 0 1
pintype=pas
T 60200 68600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 69100 5 8 0 0 180 0 1
graphical=1
L 60000 69200 60100 69300 10 30 0 0 -1 -1
]
{
T 60200 69000 5 8 0 0 180 0 1
device=none
}
N 61800 67400 60200 67400 4
{
T 60900 67500 5 10 1 1 0 0 1
netname=RD
}
C 60200 67400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 67000 5 8 0 0 180 0 1
device=none
P 60200 67400 60100 67300 1 0 0
{
T 60200 66900 5 8 0 0 180 0 1
pinseq=1
T 60200 66800 5 8 0 0 180 0 1
pinnumber=1
T 60200 66700 5 8 0 0 180 0 1
pintype=pas
T 60200 66600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 67100 5 8 0 0 180 0 1
graphical=1
L 60000 67200 60100 67300 10 30 0 0 -1 -1
]
{
T 60200 67000 5 8 0 0 180 0 1
device=none
}
N 61800 68200 60200 68200 4
{
T 60900 68300 5 10 1 1 0 0 1
netname=M1
}
C 60200 68200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 67800 5 8 0 0 180 0 1
device=none
P 60200 68200 60100 68100 1 0 0
{
T 60200 67700 5 8 0 0 180 0 1
pinseq=1
T 60200 67600 5 8 0 0 180 0 1
pinnumber=1
T 60200 67500 5 8 0 0 180 0 1
pintype=pas
T 60200 67400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 67900 5 8 0 0 180 0 1
graphical=1
L 60000 68000 60100 68100 10 30 0 0 -1 -1
]
{
T 60200 67800 5 8 0 0 180 0 1
device=none
}
N 61800 66600 60200 66600 4
{
T 60900 66700 5 10 1 1 0 0 1
netname=INT
}
C 60200 66600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 66200 5 8 0 0 180 0 1
device=none
P 60200 66600 60100 66500 1 0 0
{
T 60200 66100 5 8 0 0 180 0 1
pinseq=1
T 60200 66000 5 8 0 0 180 0 1
pinnumber=1
T 60200 65900 5 8 0 0 180 0 1
pintype=pas
T 60200 65800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 66300 5 8 0 0 180 0 1
graphical=1
L 60000 66400 60100 66500 10 30 0 0 -1 -1
]
{
T 60200 66200 5 8 0 0 180 0 1
device=none
}
N 60200 65300 61800 65300 4
{
T 60900 65400 5 10 1 1 0 0 1
netname=CLK
}
C 60200 65300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 64900 5 8 0 0 180 0 1
device=none
P 60200 65300 60100 65200 1 0 0
{
T 60200 64800 5 8 0 0 180 0 1
pinseq=1
T 60200 64700 5 8 0 0 180 0 1
pinnumber=1
T 60200 64600 5 8 0 0 180 0 1
pintype=pas
T 60200 64500 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 65000 5 8 0 0 180 0 1
graphical=1
L 60000 65100 60100 65200 10 30 0 0 -1 -1
]
{
T 60200 64900 5 8 0 0 180 0 1
device=none
}
U 73600 59900 73600 60500 10 0
U 73600 60500 79000 60500 10 0
U 79000 60500 79000 56200 10 -1
N 77400 59400 78800 59400 4
{
T 77600 59500 5 10 1 1 0 0 1
netname=PIO0_CE
}
C 78800 59400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 59400 5 8 0 0 270 0 1
device=none
P 78800 59400 78900 59300 1 0 0
{
T 79300 59400 5 8 0 0 270 0 1
pinseq=1
T 79400 59400 5 8 0 0 270 0 1
pinnumber=1
T 79500 59400 5 8 0 0 270 0 1
pintype=pas
T 79600 59400 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 59400 5 8 0 0 270 0 1
graphical=1
L 79000 59200 78900 59300 10 30 0 0 -1 -1
]
{
T 79200 59400 5 8 0 0 270 0 1
device=none
}
N 77400 59100 78800 59100 4
{
T 77600 59200 5 10 1 1 0 0 1
netname=PIO1_CE
}
C 78800 59100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 59100 5 8 0 0 270 0 1
device=none
P 78800 59100 78900 59000 1 0 0
{
T 79300 59100 5 8 0 0 270 0 1
pinseq=1
T 79400 59100 5 8 0 0 270 0 1
pinnumber=1
T 79500 59100 5 8 0 0 270 0 1
pintype=pas
T 79600 59100 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 59100 5 8 0 0 270 0 1
graphical=1
L 79000 58900 78900 59000 10 30 0 0 -1 -1
]
{
T 79200 59100 5 8 0 0 270 0 1
device=none
}
N 77400 58800 78800 58800 4
{
T 77600 58900 5 10 1 1 0 0 1
netname=CTC0_CE
}
C 78800 58800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 58800 5 8 0 0 270 0 1
device=none
P 78800 58800 78900 58700 1 0 0
{
T 79300 58800 5 8 0 0 270 0 1
pinseq=1
T 79400 58800 5 8 0 0 270 0 1
pinnumber=1
T 79500 58800 5 8 0 0 270 0 1
pintype=pas
T 79600 58800 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 58800 5 8 0 0 270 0 1
graphical=1
L 79000 58600 78900 58700 10 30 0 0 -1 -1
]
{
T 79200 58800 5 8 0 0 270 0 1
device=none
}
N 77400 58500 78800 58500 4
{
T 77600 58600 5 10 1 1 0 0 1
netname=BANK_CE
}
C 78800 58500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 58500 5 8 0 0 270 0 1
device=none
P 78800 58500 78900 58400 1 0 0
{
T 79300 58500 5 8 0 0 270 0 1
pinseq=1
T 79400 58500 5 8 0 0 270 0 1
pinnumber=1
T 79500 58500 5 8 0 0 270 0 1
pintype=pas
T 79600 58500 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 58500 5 8 0 0 270 0 1
graphical=1
L 79000 58300 78900 58400 10 30 0 0 -1 -1
]
{
T 79200 58500 5 8 0 0 270 0 1
device=none
}
C 61800 74300 1 0 0 EMBEDDEDz80-ctc.sym
[
T 62100 83150 9 10 1 0 0 0 1
Z80 CTC
T 65100 83200 8 10 0 1 0 6 1
refdes=U50
T 62100 83550 5 10 0 0 0 0 1
device=Z80CTC
T 62100 83750 5 10 0 0 0 0 1
numslots=0
T 62100 83950 5 10 0 0 0 0 1
footprint=DIP28
T 62100 84150 5 10 0 0 0 0 1
description=Z80 CTC
T 62100 84350 5 10 0 0 0 0 1
net=Vcc:24
T 62100 84550 5 10 0 0 0 0 1
net=GND:5
B 62100 74300 3000 8800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 62100 82800 61800 82800 1 0 1
{
T 62000 82850 5 8 1 1 0 6 1
pinnumber=25
T 62000 82750 5 8 0 1 0 8 1
pinseq=25
T 62150 82800 9 8 1 1 0 0 1
pinlabel=D0
T 62150 82800 5 8 0 1 0 2 1
pintype=io
}
P 62100 82400 61800 82400 1 0 1
{
T 62000 82450 5 8 1 1 0 6 1
pinnumber=26
T 62000 82350 5 8 0 1 0 8 1
pinseq=26
T 62150 82400 9 8 1 1 0 0 1
pinlabel=D1
T 62150 82400 5 8 0 1 0 2 1
pintype=io
}
P 62100 82000 61800 82000 1 0 1
{
T 62000 82050 5 8 1 1 0 6 1
pinnumber=27
T 62000 81950 5 8 0 1 0 8 1
pinseq=27
T 62150 82000 9 8 1 1 0 0 1
pinlabel=D2
T 62150 82000 5 8 0 1 0 2 1
pintype=io
}
P 62100 81600 61800 81600 1 0 1
{
T 62000 81650 5 8 1 1 0 6 1
pinnumber=28
T 62000 81550 5 8 0 1 0 8 1
pinseq=28
T 62150 81600 9 8 1 1 0 0 1
pinlabel=D3
T 62150 81600 5 8 0 1 0 2 1
pintype=io
}
P 62100 81200 61800 81200 1 0 1
{
T 62000 81250 5 8 1 1 0 6 1
pinnumber=1
T 62000 81150 5 8 0 1 0 8 1
pinseq=1
T 62150 81200 9 8 1 1 0 0 1
pinlabel=D4
T 62150 81200 5 8 0 1 0 2 1
pintype=io
}
P 62100 80800 61800 80800 1 0 1
{
T 62000 80850 5 8 1 1 0 6 1
pinnumber=2
T 62000 80750 5 8 0 1 0 8 1
pinseq=2
T 62150 80800 9 8 1 1 0 0 1
pinlabel=D5
T 62150 80800 5 8 0 1 0 2 1
pintype=io
}
P 62100 80400 61800 80400 1 0 1
{
T 62000 80450 5 8 1 1 0 6 1
pinnumber=3
T 62000 80350 5 8 0 1 0 8 1
pinseq=3
T 62150 80400 9 8 1 1 0 0 1
pinlabel=D6
T 62150 80400 5 8 0 1 0 2 1
pintype=io
}
P 62100 80000 61800 80000 1 0 1
{
T 62000 80050 5 8 1 1 0 6 1
pinnumber=4
T 62000 79950 5 8 0 1 0 8 1
pinseq=4
T 62150 80000 9 8 1 1 0 0 1
pinlabel=D7
T 62150 80000 5 8 0 1 0 2 1
pintype=io
}
P 62000 79600 61800 79600 1 0 1
{
T 62000 79650 5 8 1 1 0 6 1
pinnumber=16
T 62000 79550 5 8 0 1 0 8 1
pinseq=16
T 62150 79600 9 8 1 1 0 0 1
pinlabel=CE
T 62150 79600 5 8 0 1 0 2 1
pintype=in
}
V 62050 79600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 79725 62350 79725 3 0 0 0 -1 -1
P 62100 79200 61800 79200 1 0 1
{
T 62000 79250 5 8 1 1 0 6 1
pinnumber=18
T 62000 79150 5 8 0 1 0 8 1
pinseq=18
T 62150 79200 9 8 1 1 0 0 1
pinlabel=CS0
T 62150 79200 5 8 0 1 0 2 1
pintype=in
}
P 62100 78800 61800 78800 1 0 1
{
T 62000 78850 5 8 1 1 0 6 1
pinnumber=19
T 62000 78750 5 8 0 1 0 8 1
pinseq=19
T 62150 78800 9 8 1 1 0 0 1
pinlabel=CS1
T 62150 78800 5 8 0 1 0 2 1
pintype=in
}
P 62000 78400 61800 78400 1 0 1
{
T 62000 78450 5 8 1 1 0 6 1
pinnumber=14
T 62000 78350 5 8 0 1 0 8 1
pinseq=14
T 62150 78400 9 8 1 1 0 0 1
pinlabel=M1
T 62150 78400 5 8 0 1 0 2 1
pintype=in
}
V 62050 78400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 78525 62300 78525 3 0 0 0 -1 -1
P 62000 78000 61800 78000 1 0 1
{
T 62000 78050 5 8 1 1 0 6 1
pinnumber=10
T 62000 77950 5 8 0 1 0 8 1
pinseq=10
T 62150 78000 9 8 1 1 0 0 1
pinlabel=IORQ
T 62150 78000 5 8 0 1 0 2 1
pintype=in
}
V 62050 78000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 78125 62500 78125 3 0 0 0 -1 -1
P 62000 77600 61800 77600 1 0 1
{
T 62000 77650 5 8 1 1 0 6 1
pinnumber=6
T 62000 77550 5 8 0 1 0 8 1
pinseq=6
T 62150 77600 9 8 1 1 0 0 1
pinlabel=RD
T 62150 77600 5 8 0 1 0 2 1
pintype=in
}
V 62050 77600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 77725 62350 77725 3 0 0 0 -1 -1
P 62000 77200 61800 77200 1 0 1
{
T 62000 77250 5 8 1 1 0 6 1
pinnumber=12
T 62000 77150 5 8 0 1 0 8 1
pinseq=12
T 62150 77200 9 8 1 1 0 0 1
pinlabel=INT
T 62150 77200 5 8 0 1 0 2 1
pintype=out
}
V 62050 77200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 77325 62400 77325 3 0 0 0 -1 -1
P 62000 76800 61800 76800 1 0 1
{
T 62000 76850 5 8 1 1 0 6 1
pinnumber=17
T 62000 76750 5 8 0 1 0 8 1
pinseq=17
T 62150 76800 9 8 1 1 0 0 1
pinlabel=RESET
T 62150 76800 5 8 0 1 0 2 1
pintype=in
}
V 62050 76800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 62150 76925 62680 76925 3 0 0 0 -1 -1
P 62100 76400 61800 76400 1 0 1
{
T 62000 76450 5 8 1 1 0 6 1
pinnumber=15
T 62000 76350 5 8 0 1 0 8 1
pinseq=15
T 62150 76400 9 8 1 1 0 0 1
pinlabel=CLK
T 62150 76400 5 8 0 1 0 2 1
pintype=in
}
P 62100 76000 61800 76000 1 0 1
{
T 62000 76050 5 8 1 1 0 6 1
pinnumber=23
T 62000 75950 5 8 0 1 0 8 1
pinseq=23
T 62150 76000 9 8 1 1 0 0 1
pinlabel=CLK/TRG0
T 62150 76000 5 8 0 1 0 2 1
pintype=in
}
P 62100 75600 61800 75600 1 0 1
{
T 62000 75650 5 8 1 1 0 6 1
pinnumber=22
T 62000 75550 5 8 0 1 0 8 1
pinseq=22
T 62150 75600 9 8 1 1 0 0 1
pinlabel=CLK/TRG1
T 62150 75600 5 8 0 1 0 2 1
pintype=in
}
P 62100 75200 61800 75200 1 0 1
{
T 62000 75250 5 8 1 1 0 6 1
pinnumber=21
T 62000 75150 5 8 0 1 0 8 1
pinseq=21
T 62150 75200 9 8 1 1 0 0 1
pinlabel=CLK/TRG2
T 62150 75200 5 8 0 1 0 2 1
pintype=in
}
P 62100 74800 61800 74800 1 0 1
{
T 62000 74850 5 8 1 1 0 6 1
pinnumber=20
T 62000 74750 5 8 0 1 0 8 1
pinseq=20
T 62150 74800 9 8 1 1 0 0 1
pinlabel=CLK/TRG3
T 62150 74800 5 8 0 1 0 2 1
pintype=in
}
P 62100 74400 61800 74400 1 0 1
{
T 62000 74450 5 8 1 1 0 6 1
pinnumber=13
T 62000 74350 5 8 0 1 0 8 1
pinseq=13
T 62150 74400 9 8 1 1 0 0 1
pinlabel=IEI
T 62150 74400 5 8 0 1 0 2 1
pintype=in
}
P 65100 76000 65400 76000 1 0 1
{
T 65200 76050 5 8 1 1 0 0 1
pinnumber=7
T 65200 75950 5 8 0 1 0 2 1
pinseq=7
T 65050 76000 9 8 1 1 0 6 1
pinlabel=ZC/TO0
T 65050 76000 5 8 0 1 0 8 1
pintype=out
}
P 65100 75600 65400 75600 1 0 1
{
T 65200 75650 5 8 1 1 0 0 1
pinnumber=8
T 65200 75550 5 8 0 1 0 2 1
pinseq=8
T 65050 75600 9 8 1 1 0 6 1
pinlabel=ZC/TO1
T 65050 75600 5 8 0 1 0 8 1
pintype=out
}
P 65100 75200 65400 75200 1 0 1
{
T 65200 75250 5 8 1 1 0 0 1
pinnumber=9
T 65200 75150 5 8 0 1 0 2 1
pinseq=9
T 65050 75200 9 8 1 1 0 6 1
pinlabel=ZC/TO2
T 65050 75200 5 8 0 1 0 8 1
pintype=out
}
P 65100 74400 65400 74400 1 0 1
{
T 65200 74450 5 8 1 1 0 0 1
pinnumber=11
T 65200 74450 5 8 0 1 0 2 1
pinseq=11
T 65050 74400 9 8 1 1 0 6 1
pinlabel=IEO
T 65050 74400 5 8 0 1 0 8 1
pintype=out
}
T 62100 85150 5 10 0 0 0 0 1
author=Oliver Lehmann <lehmann@ans-netz.de>
T 62100 84750 5 10 0 0 0 0 1
dist-license=GPL
T 62100 84950 5 10 0 0 0 0 1
use-license=unlimited
T 62100 85350 5 10 0 0 0 0 1
documentation=http://www.zilog.com/docs/z80/um0081.pdf
]
{
T 65100 83200 5 10 1 1 0 6 1
refdes=U12
T 62100 83550 5 10 0 0 0 0 1
device=Z80CTC
T 62100 83950 5 10 0 0 0 0 1
footprint=DIP28
}
U 60000 73200 60000 83800 10 -1
N 61800 82800 60200 82800 4
{
T 60900 82900 5 10 1 1 0 0 1
netname=D0
}
C 60200 82800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 82400 5 8 0 0 180 0 1
device=none
P 60200 82800 60100 82700 1 0 0
{
T 60200 82300 5 8 0 0 180 0 1
pinseq=1
T 60200 82200 5 8 0 0 180 0 1
pinnumber=1
T 60200 82100 5 8 0 0 180 0 1
pintype=pas
T 60200 82000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 82500 5 8 0 0 180 0 1
graphical=1
L 60000 82600 60100 82700 10 30 0 0 -1 -1
]
{
T 60200 82400 5 8 0 0 180 0 1
device=none
}
N 61800 82400 60200 82400 4
{
T 60900 82500 5 10 1 1 0 0 1
netname=D1
}
C 60200 82400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 82000 5 8 0 0 180 0 1
device=none
P 60200 82400 60100 82300 1 0 0
{
T 60200 81900 5 8 0 0 180 0 1
pinseq=1
T 60200 81800 5 8 0 0 180 0 1
pinnumber=1
T 60200 81700 5 8 0 0 180 0 1
pintype=pas
T 60200 81600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 82100 5 8 0 0 180 0 1
graphical=1
L 60000 82200 60100 82300 10 30 0 0 -1 -1
]
{
T 60200 82000 5 8 0 0 180 0 1
device=none
}
N 61800 82000 60200 82000 4
{
T 60900 82100 5 10 1 1 0 0 1
netname=D2
}
C 60200 82000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 81600 5 8 0 0 180 0 1
device=none
P 60200 82000 60100 81900 1 0 0
{
T 60200 81500 5 8 0 0 180 0 1
pinseq=1
T 60200 81400 5 8 0 0 180 0 1
pinnumber=1
T 60200 81300 5 8 0 0 180 0 1
pintype=pas
T 60200 81200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 81700 5 8 0 0 180 0 1
graphical=1
L 60000 81800 60100 81900 10 30 0 0 -1 -1
]
{
T 60200 81600 5 8 0 0 180 0 1
device=none
}
N 61800 81600 60200 81600 4
{
T 60900 81700 5 10 1 1 0 0 1
netname=D3
}
C 60200 81600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 81200 5 8 0 0 180 0 1
device=none
P 60200 81600 60100 81500 1 0 0
{
T 60200 81100 5 8 0 0 180 0 1
pinseq=1
T 60200 81000 5 8 0 0 180 0 1
pinnumber=1
T 60200 80900 5 8 0 0 180 0 1
pintype=pas
T 60200 80800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 81300 5 8 0 0 180 0 1
graphical=1
L 60000 81400 60100 81500 10 30 0 0 -1 -1
]
{
T 60200 81200 5 8 0 0 180 0 1
device=none
}
N 61800 81200 60200 81200 4
{
T 60900 81300 5 10 1 1 0 0 1
netname=D4
}
C 60200 81200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 80800 5 8 0 0 180 0 1
device=none
P 60200 81200 60100 81100 1 0 0
{
T 60200 80700 5 8 0 0 180 0 1
pinseq=1
T 60200 80600 5 8 0 0 180 0 1
pinnumber=1
T 60200 80500 5 8 0 0 180 0 1
pintype=pas
T 60200 80400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 80900 5 8 0 0 180 0 1
graphical=1
L 60000 81000 60100 81100 10 30 0 0 -1 -1
]
{
T 60200 80800 5 8 0 0 180 0 1
device=none
}
N 61800 80800 60200 80800 4
{
T 60900 80900 5 10 1 1 0 0 1
netname=D5
}
C 60200 80800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 80400 5 8 0 0 180 0 1
device=none
P 60200 80800 60100 80700 1 0 0
{
T 60200 80300 5 8 0 0 180 0 1
pinseq=1
T 60200 80200 5 8 0 0 180 0 1
pinnumber=1
T 60200 80100 5 8 0 0 180 0 1
pintype=pas
T 60200 80000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 80500 5 8 0 0 180 0 1
graphical=1
L 60000 80600 60100 80700 10 30 0 0 -1 -1
]
{
T 60200 80400 5 8 0 0 180 0 1
device=none
}
N 61800 80400 60200 80400 4
{
T 60900 80500 5 10 1 1 0 0 1
netname=D6
}
C 60200 80400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 80000 5 8 0 0 180 0 1
device=none
P 60200 80400 60100 80300 1 0 0
{
T 60200 79900 5 8 0 0 180 0 1
pinseq=1
T 60200 79800 5 8 0 0 180 0 1
pinnumber=1
T 60200 79700 5 8 0 0 180 0 1
pintype=pas
T 60200 79600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 80100 5 8 0 0 180 0 1
graphical=1
L 60000 80200 60100 80300 10 30 0 0 -1 -1
]
{
T 60200 80000 5 8 0 0 180 0 1
device=none
}
N 60200 80000 61800 80000 4
{
T 60900 80100 5 10 1 1 0 0 1
netname=D7
}
C 60200 80000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 79600 5 8 0 0 180 0 1
device=none
P 60200 80000 60100 79900 1 0 0
{
T 60200 79500 5 8 0 0 180 0 1
pinseq=1
T 60200 79400 5 8 0 0 180 0 1
pinnumber=1
T 60200 79300 5 8 0 0 180 0 1
pintype=pas
T 60200 79200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 79700 5 8 0 0 180 0 1
graphical=1
L 60000 79800 60100 79900 10 30 0 0 -1 -1
]
{
T 60200 79600 5 8 0 0 180 0 1
device=none
}
N 60200 76400 61800 76400 4
{
T 60900 76500 5 10 1 1 0 0 1
netname=CLK
}
C 60200 76400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 76000 5 8 0 0 180 0 1
device=none
P 60200 76400 60100 76300 1 0 0
{
T 60200 75900 5 8 0 0 180 0 1
pinseq=1
T 60200 75800 5 8 0 0 180 0 1
pinnumber=1
T 60200 75700 5 8 0 0 180 0 1
pintype=pas
T 60200 75600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 76100 5 8 0 0 180 0 1
graphical=1
L 60000 76200 60100 76300 10 30 0 0 -1 -1
]
{
T 60200 76000 5 8 0 0 180 0 1
device=none
}
N 61800 77200 60200 77200 4
{
T 60900 77300 5 10 1 1 0 0 1
netname=INT
}
C 60200 77200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 76800 5 8 0 0 180 0 1
device=none
P 60200 77200 60100 77100 1 0 0
{
T 60200 76700 5 8 0 0 180 0 1
pinseq=1
T 60200 76600 5 8 0 0 180 0 1
pinnumber=1
T 60200 76500 5 8 0 0 180 0 1
pintype=pas
T 60200 76400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 76900 5 8 0 0 180 0 1
graphical=1
L 60000 77000 60100 77100 10 30 0 0 -1 -1
]
{
T 60200 76800 5 8 0 0 180 0 1
device=none
}
N 61800 76800 60200 76800 4
{
T 60800 76900 5 10 1 1 0 0 1
netname=RESET
}
C 60200 76800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 76400 5 8 0 0 180 0 1
device=none
P 60200 76800 60100 76700 1 0 0
{
T 60200 76300 5 8 0 0 180 0 1
pinseq=1
T 60200 76200 5 8 0 0 180 0 1
pinnumber=1
T 60200 76100 5 8 0 0 180 0 1
pintype=pas
T 60200 76000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 76500 5 8 0 0 180 0 1
graphical=1
L 60000 76600 60100 76700 10 30 0 0 -1 -1
]
{
T 60200 76400 5 8 0 0 180 0 1
device=none
}
N 61800 78000 60200 78000 4
{
T 60800 78100 5 10 1 1 0 0 1
netname=IOREQ
}
C 60200 78000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 77600 5 8 0 0 180 0 1
device=none
P 60200 78000 60100 77900 1 0 0
{
T 60200 77500 5 8 0 0 180 0 1
pinseq=1
T 60200 77400 5 8 0 0 180 0 1
pinnumber=1
T 60200 77300 5 8 0 0 180 0 1
pintype=pas
T 60200 77200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 77700 5 8 0 0 180 0 1
graphical=1
L 60000 77800 60100 77900 10 30 0 0 -1 -1
]
{
T 60200 77600 5 8 0 0 180 0 1
device=none
}
N 61800 77600 60200 77600 4
{
T 60900 77700 5 10 1 1 0 0 1
netname=RD
}
C 60200 77600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 77200 5 8 0 0 180 0 1
device=none
P 60200 77600 60100 77500 1 0 0
{
T 60200 77100 5 8 0 0 180 0 1
pinseq=1
T 60200 77000 5 8 0 0 180 0 1
pinnumber=1
T 60200 76900 5 8 0 0 180 0 1
pintype=pas
T 60200 76800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 77300 5 8 0 0 180 0 1
graphical=1
L 60000 77400 60100 77500 10 30 0 0 -1 -1
]
{
T 60200 77200 5 8 0 0 180 0 1
device=none
}
N 61800 78400 60200 78400 4
{
T 60900 78400 5 10 1 1 0 0 1
netname=M1
}
C 60200 78400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 78000 5 8 0 0 180 0 1
device=none
P 60200 78400 60100 78300 1 0 0
{
T 60200 77900 5 8 0 0 180 0 1
pinseq=1
T 60200 77800 5 8 0 0 180 0 1
pinnumber=1
T 60200 77700 5 8 0 0 180 0 1
pintype=pas
T 60200 77600 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 78100 5 8 0 0 180 0 1
graphical=1
L 60000 78200 60100 78300 10 30 0 0 -1 -1
]
{
T 60200 78000 5 8 0 0 180 0 1
device=none
}
N 61800 79600 60200 79600 4
{
T 60700 79700 5 10 1 1 0 0 1
netname=CTC0_CE
}
C 60200 79600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 79200 5 8 0 0 180 0 1
device=none
P 60200 79600 60100 79500 1 0 0
{
T 60200 79100 5 8 0 0 180 0 1
pinseq=1
T 60200 79000 5 8 0 0 180 0 1
pinnumber=1
T 60200 78900 5 8 0 0 180 0 1
pintype=pas
T 60200 78800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 79300 5 8 0 0 180 0 1
graphical=1
L 60000 79400 60100 79500 10 30 0 0 -1 -1
]
{
T 60200 79200 5 8 0 0 180 0 1
device=none
}
N 61800 79200 60200 79200 4
{
T 61000 79300 5 10 1 1 0 0 1
netname=A0
}
C 60200 79200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 78800 5 8 0 0 180 0 1
device=none
P 60200 79200 60100 79100 1 0 0
{
T 60200 78700 5 8 0 0 180 0 1
pinseq=1
T 60200 78600 5 8 0 0 180 0 1
pinnumber=1
T 60200 78500 5 8 0 0 180 0 1
pintype=pas
T 60200 78400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 78900 5 8 0 0 180 0 1
graphical=1
L 60000 79000 60100 79100 10 30 0 0 -1 -1
]
{
T 60200 78800 5 8 0 0 180 0 1
device=none
}
N 61800 78800 60200 78800 4
{
T 60900 78900 5 10 1 1 0 0 1
netname=A1
}
C 60200 78800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60200 78400 5 8 0 0 180 0 1
device=none
P 60200 78800 60100 78700 1 0 0
{
T 60200 78300 5 8 0 0 180 0 1
pinseq=1
T 60200 78200 5 8 0 0 180 0 1
pinnumber=1
T 60200 78100 5 8 0 0 180 0 1
pintype=pas
T 60200 78000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60200 78500 5 8 0 0 180 0 1
graphical=1
L 60000 78600 60100 78700 10 30 0 0 -1 -1
]
{
T 60200 78400 5 8 0 0 180 0 1
device=none
}
U 73600 60500 73600 65700 10 -1
U 73600 65700 79200 65700 10 0
U 79200 65700 79200 60900 10 -1
N 75300 64600 73800 64600 4
{
T 74400 64600 5 10 1 1 0 0 1
netname=D0
}
C 73800 64600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 64200 5 8 0 0 180 0 1
device=none
P 73800 64600 73700 64500 1 0 0
{
T 73800 64100 5 8 0 0 180 0 1
pinseq=1
T 73800 64000 5 8 0 0 180 0 1
pinnumber=1
T 73800 63900 5 8 0 0 180 0 1
pintype=pas
T 73800 63800 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 64300 5 8 0 0 180 0 1
graphical=1
L 73600 64400 73700 64500 10 30 0 0 -1 -1
]
{
T 73800 64200 5 8 0 0 180 0 1
device=none
}
N 75300 64300 73800 64300 4
{
T 74400 64300 5 10 1 1 0 0 1
netname=D1
}
C 73800 64300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 63900 5 8 0 0 180 0 1
device=none
P 73800 64300 73700 64200 1 0 0
{
T 73800 63800 5 8 0 0 180 0 1
pinseq=1
T 73800 63700 5 8 0 0 180 0 1
pinnumber=1
T 73800 63600 5 8 0 0 180 0 1
pintype=pas
T 73800 63500 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 64000 5 8 0 0 180 0 1
graphical=1
L 73600 64100 73700 64200 10 30 0 0 -1 -1
]
{
T 73800 63900 5 8 0 0 180 0 1
device=none
}
N 75300 64000 73800 64000 4
{
T 74400 64000 5 10 1 1 0 0 1
netname=D2
}
C 73800 64000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 63600 5 8 0 0 180 0 1
device=none
P 73800 64000 73700 63900 1 0 0
{
T 73800 63500 5 8 0 0 180 0 1
pinseq=1
T 73800 63400 5 8 0 0 180 0 1
pinnumber=1
T 73800 63300 5 8 0 0 180 0 1
pintype=pas
T 73800 63200 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 63700 5 8 0 0 180 0 1
graphical=1
L 73600 63800 73700 63900 10 30 0 0 -1 -1
]
{
T 73800 63600 5 8 0 0 180 0 1
device=none
}
N 75300 63700 73800 63700 4
{
T 74400 63700 5 10 1 1 0 0 1
netname=D3
}
C 73800 63700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 63300 5 8 0 0 180 0 1
device=none
P 73800 63700 73700 63600 1 0 0
{
T 73800 63200 5 8 0 0 180 0 1
pinseq=1
T 73800 63100 5 8 0 0 180 0 1
pinnumber=1
T 73800 63000 5 8 0 0 180 0 1
pintype=pas
T 73800 62900 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 63400 5 8 0 0 180 0 1
graphical=1
L 73600 63500 73700 63600 10 30 0 0 -1 -1
]
{
T 73800 63300 5 8 0 0 180 0 1
device=none
}
N 75300 63400 73800 63400 4
{
T 74400 63400 5 10 1 1 0 0 1
netname=D4
}
C 73800 63400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 63000 5 8 0 0 180 0 1
device=none
P 73800 63400 73700 63300 1 0 0
{
T 73800 62900 5 8 0 0 180 0 1
pinseq=1
T 73800 62800 5 8 0 0 180 0 1
pinnumber=1
T 73800 62700 5 8 0 0 180 0 1
pintype=pas
T 73800 62600 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 63100 5 8 0 0 180 0 1
graphical=1
L 73600 63200 73700 63300 10 30 0 0 -1 -1
]
{
T 73800 63000 5 8 0 0 180 0 1
device=none
}
N 75300 63100 73800 63100 4
{
T 74400 63100 5 10 1 1 0 0 1
netname=D5
}
C 73800 63100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 62700 5 8 0 0 180 0 1
device=none
P 73800 63100 73700 63000 1 0 0
{
T 73800 62600 5 8 0 0 180 0 1
pinseq=1
T 73800 62500 5 8 0 0 180 0 1
pinnumber=1
T 73800 62400 5 8 0 0 180 0 1
pintype=pas
T 73800 62300 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 62800 5 8 0 0 180 0 1
graphical=1
L 73600 62900 73700 63000 10 30 0 0 -1 -1
]
{
T 73800 62700 5 8 0 0 180 0 1
device=none
}
N 75300 62800 73800 62800 4
{
T 74400 62800 5 10 1 1 0 0 1
netname=D6
}
C 73800 62800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 62400 5 8 0 0 180 0 1
device=none
P 73800 62800 73700 62700 1 0 0
{
T 73800 62300 5 8 0 0 180 0 1
pinseq=1
T 73800 62200 5 8 0 0 180 0 1
pinnumber=1
T 73800 62100 5 8 0 0 180 0 1
pintype=pas
T 73800 62000 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 62500 5 8 0 0 180 0 1
graphical=1
L 73600 62600 73700 62700 10 30 0 0 -1 -1
]
{
T 73800 62400 5 8 0 0 180 0 1
device=none
}
N 75300 62500 73800 62500 4
{
T 74400 62500 5 10 1 1 0 0 1
netname=D7
}
C 73800 62500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 62100 5 8 0 0 180 0 1
device=none
P 73800 62500 73700 62400 1 0 0
{
T 73800 62000 5 8 0 0 180 0 1
pinseq=1
T 73800 61900 5 8 0 0 180 0 1
pinnumber=1
T 73800 61800 5 8 0 0 180 0 1
pintype=pas
T 73800 61700 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 62200 5 8 0 0 180 0 1
graphical=1
L 73600 62300 73700 62400 10 30 0 0 -1 -1
]
{
T 73800 62100 5 8 0 0 180 0 1
device=none
}
N 75300 62200 72700 62200 4
N 72700 62200 72700 61500 4
C 72600 61200 1 0 0 EMBEDDEDgnd-1.sym
[
P 72700 61300 72700 61500 1 0 1
{
T 72758 61361 5 4 0 1 0 0 1
pinnumber=1
T 72758 61361 5 4 0 0 0 0 1
pinseq=1
T 72758 61361 5 4 0 1 0 0 1
pinlabel=1
T 72758 61361 5 4 0 1 0 0 1
pintype=pwr
}
L 72600 61300 72800 61300 3 0 0 0 -1 -1
L 72655 61250 72745 61250 3 0 0 0 -1 -1
L 72680 61210 72720 61210 3 0 0 0 -1 -1
T 72900 61250 8 10 0 0 0 0 1
net=GND:1
]
C 75300 61700 1 0 0 EMBEDDED74574-1.sym
[
P 75300 62200 75500 62200 1 0 0
{
T 75500 62250 5 8 1 1 0 6 1
pinnumber=1
T 75500 62150 5 8 0 1 0 8 1
pinseq=1
T 75650 62200 9 8 1 1 0 0 1
pinlabel=\_OUT\_
T 75650 62200 5 8 0 1 0 2 1
pintype=in
}
P 75300 64600 75600 64600 1 0 0
{
T 75500 64650 5 8 1 1 0 6 1
pinnumber=2
T 75500 64550 5 8 0 1 0 8 1
pinseq=2
T 75650 64600 9 8 1 1 0 0 1
pinlabel=1D
T 75650 64600 5 8 0 1 0 2 1
pintype=in
}
P 75300 64300 75600 64300 1 0 0
{
T 75500 64350 5 8 1 1 0 6 1
pinnumber=3
T 75500 64250 5 8 0 1 0 8 1
pinseq=3
T 75650 64300 9 8 1 1 0 0 1
pinlabel=2D
T 75650 64300 5 8 0 1 0 2 1
pintype=in
}
P 75300 64000 75600 64000 1 0 0
{
T 75500 64050 5 8 1 1 0 6 1
pinnumber=4
T 75500 63950 5 8 0 1 0 8 1
pinseq=4
T 75650 64000 9 8 1 1 0 0 1
pinlabel=3D
T 75650 64000 5 8 0 1 0 2 1
pintype=in
}
P 75300 63700 75600 63700 1 0 0
{
T 75500 63750 5 8 1 1 0 6 1
pinnumber=5
T 75500 63650 5 8 0 1 0 8 1
pinseq=5
T 75650 63700 9 8 1 1 0 0 1
pinlabel=4D
T 75650 63700 5 8 0 1 0 2 1
pintype=in
}
P 75300 63400 75600 63400 1 0 0
{
T 75500 63450 5 8 1 1 0 6 1
pinnumber=6
T 75500 63350 5 8 0 1 0 8 1
pinseq=6
T 75650 63400 9 8 1 1 0 0 1
pinlabel=5D
T 75650 63400 5 8 0 1 0 2 1
pintype=in
}
P 75300 63100 75600 63100 1 0 0
{
T 75500 63150 5 8 1 1 0 6 1
pinnumber=7
T 75500 63050 5 8 0 1 0 8 1
pinseq=7
T 75650 63100 9 8 1 1 0 0 1
pinlabel=6D
T 75650 63100 5 8 0 1 0 2 1
pintype=in
}
P 75300 62800 75600 62800 1 0 0
{
T 75500 62850 5 8 1 1 0 6 1
pinnumber=8
T 75500 62750 5 8 0 1 0 8 1
pinseq=8
T 75650 62800 9 8 1 1 0 0 1
pinlabel=7D
T 75650 62800 5 8 0 1 0 2 1
pintype=in
}
P 75300 62500 75600 62500 1 0 0
{
T 75500 62550 5 8 1 1 0 6 1
pinnumber=9
T 75500 62450 5 8 0 1 0 8 1
pinseq=9
T 75650 62500 9 8 1 1 0 0 1
pinlabel=8D
T 75650 62500 5 8 0 1 0 2 1
pintype=in
}
P 77000 64600 77300 64600 1 0 1
{
T 77100 64650 5 8 1 1 0 0 1
pinnumber=19
T 77100 64550 5 8 0 1 0 2 1
pinseq=19
T 76950 64600 9 8 1 1 0 6 1
pinlabel=1Q
T 76950 64600 5 8 0 1 0 8 1
pintype=tri
}
P 77000 64300 77300 64300 1 0 1
{
T 77100 64350 5 8 1 1 0 0 1
pinnumber=18
T 77100 64250 5 8 0 1 0 2 1
pinseq=18
T 76950 64300 9 8 1 1 0 6 1
pinlabel=2Q
T 76950 64300 5 8 0 1 0 8 1
pintype=tri
}
P 77000 64000 77300 64000 1 0 1
{
T 77100 64050 5 8 1 1 0 0 1
pinnumber=17
T 77100 63950 5 8 0 1 0 2 1
pinseq=17
T 76950 64000 9 8 1 1 0 6 1
pinlabel=3Q
T 76950 64000 5 8 0 1 0 8 1
pintype=tri
}
P 77000 63700 77300 63700 1 0 1
{
T 77100 63750 5 8 1 1 0 0 1
pinnumber=16
T 77100 63650 5 8 0 1 0 2 1
pinseq=16
T 76950 63700 9 8 1 1 0 6 1
pinlabel=4Q
T 76950 63700 5 8 0 1 0 8 1
pintype=tri
}
P 77000 63400 77300 63400 1 0 1
{
T 77100 63450 5 8 1 1 0 0 1
pinnumber=15
T 77100 63350 5 8 0 1 0 2 1
pinseq=15
T 76950 63400 9 8 1 1 0 6 1
pinlabel=5Q
T 76950 63400 5 8 0 1 0 8 1
pintype=tri
}
P 77000 63100 77300 63100 1 0 1
{
T 77100 63150 5 8 1 1 0 0 1
pinnumber=14
T 77100 63050 5 8 0 1 0 2 1
pinseq=14
T 76950 63100 9 8 1 1 0 6 1
pinlabel=6Q
T 76950 63100 5 8 0 1 0 8 1
pintype=tri
}
P 77000 62800 77300 62800 1 0 1
{
T 77100 62850 5 8 1 1 0 0 1
pinnumber=13
T 77100 62750 5 8 0 1 0 2 1
pinseq=13
T 76950 62800 9 8 1 1 0 6 1
pinlabel=7Q
T 76950 62800 5 8 0 1 0 8 1
pintype=tri
}
P 77000 62500 77300 62500 1 0 1
{
T 77100 62550 5 8 1 1 0 0 1
pinnumber=12
T 77100 62450 5 8 0 1 0 2 1
pinseq=12
T 76950 62500 9 8 1 1 0 6 1
pinlabel=8Q
T 76950 62500 5 8 0 1 0 8 1
pintype=tri
}
P 75300 61900 75600 61900 1 0 0
{
T 75500 61950 5 8 1 1 0 6 1
pinnumber=11
T 75500 61850 5 8 0 1 0 8 1
pinseq=11
T 75675 61900 9 8 1 1 0 0 1
pinlabel=CLK
T 75675 61900 5 8 0 1 0 2 1
pintype=clk
}
B 75600 61700 1400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 75600 65150 5 10 0 0 0 0 1
device=74574
V 75550 62200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 77000 65000 8 10 0 1 0 6 1
refdes=U51
T 75600 65350 5 10 0 0 0 0 1
footprint=DIP20
T 75600 65550 5 10 0 0 0 0 1
description=8-bit D-type latch with tristate output
T 75600 66150 5 10 0 0 0 0 1
numslots=0
T 75600 65750 5 10 0 0 0 0 1
net=Vcc:20
T 75600 65950 5 10 0 0 0 0 1
net=GND:10
T 75600 64940 9 10 1 0 0 0 1
74574
L 75675 61900 75600 61950 3 0 0 0 -1 -1
L 75675 61900 75600 61850 3 0 0 0 -1 -1
T 75600 66350 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc574.pdf
]
{
T 75600 65150 5 10 0 0 0 0 1
device=74574
T 77000 65000 5 10 1 1 0 6 1
refdes=U13
T 75600 65350 5 10 0 0 0 0 1
footprint=DIP20
}
N 75300 61900 73800 61900 4
{
T 74200 62000 5 10 1 1 0 0 1
netname=BANK_CE
}
C 73800 61900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 61500 5 8 0 0 180 0 1
device=none
P 73800 61900 73700 61800 1 0 0
{
T 73800 61400 5 8 0 0 180 0 1
pinseq=1
T 73800 61300 5 8 0 0 180 0 1
pinnumber=1
T 73800 61200 5 8 0 0 180 0 1
pintype=pas
T 73800 61100 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 61600 5 8 0 0 180 0 1
graphical=1
L 73600 61700 73700 61800 10 30 0 0 -1 -1
]
{
T 73800 61500 5 8 0 0 180 0 1
device=none
}
N 77300 64600 79000 64600 4
{
T 77600 64700 5 10 1 1 0 0 1
netname=BANK_A0
}
C 79000 64600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79400 64600 5 8 0 0 270 0 1
device=none
P 79000 64600 79100 64500 1 0 0
{
T 79500 64600 5 8 0 0 270 0 1
pinseq=1
T 79600 64600 5 8 0 0 270 0 1
pinnumber=1
T 79700 64600 5 8 0 0 270 0 1
pintype=pas
T 79800 64600 5 8 0 0 270 0 1
pinlabel=netside
}
T 79300 64600 5 8 0 0 270 0 1
graphical=1
L 79200 64400 79100 64500 10 30 0 0 -1 -1
]
{
T 79400 64600 5 8 0 0 270 0 1
device=none
}
N 77300 64300 79000 64300 4
{
T 77600 64300 5 10 1 1 0 0 1
netname=BANK_A1
}
C 79000 64300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79400 64300 5 8 0 0 270 0 1
device=none
P 79000 64300 79100 64200 1 0 0
{
T 79500 64300 5 8 0 0 270 0 1
pinseq=1
T 79600 64300 5 8 0 0 270 0 1
pinnumber=1
T 79700 64300 5 8 0 0 270 0 1
pintype=pas
T 79800 64300 5 8 0 0 270 0 1
pinlabel=netside
}
T 79300 64300 5 8 0 0 270 0 1
graphical=1
L 79200 64100 79100 64200 10 30 0 0 -1 -1
]
{
T 79400 64300 5 8 0 0 270 0 1
device=none
}
N 77300 64000 79000 64000 4
{
T 77600 64000 5 10 1 1 0 0 1
netname=BANK_A2
}
C 79000 64000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79400 64000 5 8 0 0 270 0 1
device=none
P 79000 64000 79100 63900 1 0 0
{
T 79500 64000 5 8 0 0 270 0 1
pinseq=1
T 79600 64000 5 8 0 0 270 0 1
pinnumber=1
T 79700 64000 5 8 0 0 270 0 1
pintype=pas
T 79800 64000 5 8 0 0 270 0 1
pinlabel=netside
}
T 79300 64000 5 8 0 0 270 0 1
graphical=1
L 79200 63800 79100 63900 10 30 0 0 -1 -1
]
{
T 79400 64000 5 8 0 0 270 0 1
device=none
}
N 77300 63700 79000 63700 4
{
T 77600 63700 5 10 1 1 0 0 1
netname=BANK_A3
}
C 79000 63700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79400 63700 5 8 0 0 270 0 1
device=none
P 79000 63700 79100 63600 1 0 0
{
T 79500 63700 5 8 0 0 270 0 1
pinseq=1
T 79600 63700 5 8 0 0 270 0 1
pinnumber=1
T 79700 63700 5 8 0 0 270 0 1
pintype=pas
T 79800 63700 5 8 0 0 270 0 1
pinlabel=netside
}
T 79300 63700 5 8 0 0 270 0 1
graphical=1
L 79200 63500 79100 63600 10 30 0 0 -1 -1
]
{
T 79400 63700 5 8 0 0 270 0 1
device=none
}
N 64500 31900 66100 31900 4
{
T 64900 32000 5 10 1 1 0 0 1
netname=BANK_A0
}
C 66100 31900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 31900 5 8 0 0 270 0 1
device=none
P 66100 31900 66200 31800 1 0 0
{
T 66600 31900 5 8 0 0 270 0 1
pinseq=1
T 66700 31900 5 8 0 0 270 0 1
pinnumber=1
T 66800 31900 5 8 0 0 270 0 1
pintype=pas
T 66900 31900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 31900 5 8 0 0 270 0 1
graphical=1
L 66300 31700 66200 31800 10 30 0 0 -1 -1
]
{
T 66500 31900 5 8 0 0 270 0 1
device=none
}
N 64500 31500 66100 31500 4
{
T 64900 31600 5 10 1 1 0 0 1
netname=BANK_A1
}
C 66100 31500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 31500 5 8 0 0 270 0 1
device=none
P 66100 31500 66200 31400 1 0 0
{
T 66600 31500 5 8 0 0 270 0 1
pinseq=1
T 66700 31500 5 8 0 0 270 0 1
pinnumber=1
T 66800 31500 5 8 0 0 270 0 1
pintype=pas
T 66900 31500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 31500 5 8 0 0 270 0 1
graphical=1
L 66300 31300 66200 31400 10 30 0 0 -1 -1
]
{
T 66500 31500 5 8 0 0 270 0 1
device=none
}
N 64500 31100 66100 31100 4
{
T 64900 31200 5 10 1 1 0 0 1
netname=BANK_A2
}
C 66100 31100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 31100 5 8 0 0 270 0 1
device=none
P 66100 31100 66200 31000 1 0 0
{
T 66600 31100 5 8 0 0 270 0 1
pinseq=1
T 66700 31100 5 8 0 0 270 0 1
pinnumber=1
T 66800 31100 5 8 0 0 270 0 1
pintype=pas
T 66900 31100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 31100 5 8 0 0 270 0 1
graphical=1
L 66300 30900 66200 31000 10 30 0 0 -1 -1
]
{
T 66500 31100 5 8 0 0 270 0 1
device=none
}
N 64500 30700 66100 30700 4
{
T 64900 30800 5 10 1 1 0 0 1
netname=BANK_A3
}
C 66100 30700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 30700 5 8 0 0 270 0 1
device=none
P 66100 30700 66200 30600 1 0 0
{
T 66600 30700 5 8 0 0 270 0 1
pinseq=1
T 66700 30700 5 8 0 0 270 0 1
pinnumber=1
T 66800 30700 5 8 0 0 270 0 1
pintype=pas
T 66900 30700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 30700 5 8 0 0 270 0 1
graphical=1
L 66300 30500 66200 30600 10 30 0 0 -1 -1
]
{
T 66500 30700 5 8 0 0 270 0 1
device=none
}
C 66100 29900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 29900 5 8 0 0 270 0 1
device=none
P 66100 29900 66200 29800 1 0 0
{
T 66600 29900 5 8 0 0 270 0 1
pinseq=1
T 66700 29900 5 8 0 0 270 0 1
pinnumber=1
T 66800 29900 5 8 0 0 270 0 1
pintype=pas
T 66900 29900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 29900 5 8 0 0 270 0 1
graphical=1
L 66300 29700 66200 29800 10 30 0 0 -1 -1
]
{
T 66500 29900 5 8 0 0 270 0 1
device=none
}
C 66100 29500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 29500 5 8 0 0 270 0 1
device=none
P 66100 29500 66200 29400 1 0 0
{
T 66600 29500 5 8 0 0 270 0 1
pinseq=1
T 66700 29500 5 8 0 0 270 0 1
pinnumber=1
T 66800 29500 5 8 0 0 270 0 1
pintype=pas
T 66900 29500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 29500 5 8 0 0 270 0 1
graphical=1
L 66300 29300 66200 29400 10 30 0 0 -1 -1
]
{
T 66500 29500 5 8 0 0 270 0 1
device=none
}
C 57000 38400 1 0 0 EMBEDDEDgnd-1.sym
[
P 57100 38500 57100 38700 1 0 1
{
T 57158 38561 5 4 0 1 0 0 1
pinnumber=1
T 57158 38561 5 4 0 0 0 0 1
pinseq=1
T 57158 38561 5 4 0 1 0 0 1
pinlabel=1
T 57158 38561 5 4 0 1 0 0 1
pintype=pwr
}
L 57000 38500 57200 38500 3 0 0 0 -1 -1
L 57055 38450 57145 38450 3 0 0 0 -1 -1
L 57080 38410 57120 38410 3 0 0 0 -1 -1
T 57300 38450 8 10 0 0 0 0 1
net=GND:1
]
N 57100 38700 57100 41500 4
N 57100 41500 52675 41500 4
N 70150 46275 70200 44900 4
{
T 69950 45850 5 10 1 1 90 0 1
netname=RD
}
C 70200 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 70200 44500 5 8 0 0 180 0 1
device=none
P 70200 44900 70100 44800 1 0 0
{
T 70200 44400 5 8 0 0 180 0 1
pinseq=1
T 70200 44300 5 8 0 0 180 0 1
pinnumber=1
T 70200 44200 5 8 0 0 180 0 1
pintype=pas
T 70200 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 70200 44600 5 8 0 0 180 0 1
graphical=1
L 70000 44700 70100 44800 10 30 0 0 -1 -1
]
{
T 70200 44500 5 8 0 0 180 0 1
device=none
}
N 70150 50475 70100 52200 4
{
T 70000 50800 5 10 1 1 90 0 1
netname=WR
}
C 70100 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 69700 52200 5 8 0 0 90 0 1
device=none
P 70100 52200 70000 52300 1 0 0
{
T 69600 52200 5 8 0 0 90 0 1
pinseq=1
T 69500 52200 5 8 0 0 90 0 1
pinnumber=1
T 69400 52200 5 8 0 0 90 0 1
pintype=pas
T 69300 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 69800 52200 5 8 0 0 90 0 1
graphical=1
L 69900 52400 70000 52300 10 30 0 0 -1 -1
]
{
T 69700 52200 5 8 0 0 90 0 1
device=none
}
N 70525 50475 70500 52200 4
{
T 70400 50700 5 10 1 1 90 0 1
netname=IOREQ
}
C 70500 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 70100 52200 5 8 0 0 90 0 1
device=none
P 70500 52200 70400 52300 1 0 0
{
T 70000 52200 5 8 0 0 90 0 1
pinseq=1
T 69900 52200 5 8 0 0 90 0 1
pinnumber=1
T 69800 52200 5 8 0 0 90 0 1
pintype=pas
T 69700 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 70200 52200 5 8 0 0 90 0 1
graphical=1
L 70300 52400 70400 52300 10 30 0 0 -1 -1
]
{
T 70100 52200 5 8 0 0 90 0 1
device=none
}
N 70525 46275 70500 44900 4
{
T 70400 45400 5 10 1 1 90 0 1
netname=MREQ
}
C 70500 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 70500 44500 5 8 0 0 180 0 1
device=none
P 70500 44900 70400 44800 1 0 0
{
T 70500 44400 5 8 0 0 180 0 1
pinseq=1
T 70500 44300 5 8 0 0 180 0 1
pinnumber=1
T 70500 44200 5 8 0 0 180 0 1
pintype=pas
T 70500 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 70500 44600 5 8 0 0 180 0 1
graphical=1
L 70300 44700 70400 44800 10 30 0 0 -1 -1
]
{
T 70500 44500 5 8 0 0 180 0 1
device=none
}
N 70900 44900 70900 46275 4
{
T 70875 45400 5 10 1 1 90 0 1
netname=BUSREQ
}
C 70900 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 70900 44500 5 8 0 0 180 0 1
device=none
P 70900 44900 70800 44800 1 0 0
{
T 70900 44400 5 8 0 0 180 0 1
pinseq=1
T 70900 44300 5 8 0 0 180 0 1
pinnumber=1
T 70900 44200 5 8 0 0 180 0 1
pintype=pas
T 70900 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 70900 44600 5 8 0 0 180 0 1
graphical=1
L 70700 44700 70800 44800 10 30 0 0 -1 -1
]
{
T 70900 44500 5 8 0 0 180 0 1
device=none
}
N 71275 46275 71250 44900 4
{
T 71200 45450 5 10 1 1 90 0 1
netname=HALT
}
C 71250 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 71250 44500 5 8 0 0 180 0 1
device=none
P 71250 44900 71150 44800 1 0 0
{
T 71250 44400 5 8 0 0 180 0 1
pinseq=1
T 71250 44300 5 8 0 0 180 0 1
pinnumber=1
T 71250 44200 5 8 0 0 180 0 1
pintype=pas
T 71250 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 71250 44600 5 8 0 0 180 0 1
graphical=1
L 71050 44700 71150 44800 10 30 0 0 -1 -1
]
{
T 71250 44500 5 8 0 0 180 0 1
device=none
}
N 71275 50475 71250 52200 4
{
T 71100 50850 5 10 1 1 90 0 1
netname=INT
}
C 71250 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 70850 52200 5 8 0 0 90 0 1
device=none
P 71250 52200 71150 52300 1 0 0
{
T 70750 52200 5 8 0 0 90 0 1
pinseq=1
T 70650 52200 5 8 0 0 90 0 1
pinnumber=1
T 70550 52200 5 8 0 0 90 0 1
pintype=pas
T 70450 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 70950 52200 5 8 0 0 90 0 1
graphical=1
L 71050 52400 71150 52300 10 30 0 0 -1 -1
]
{
T 70850 52200 5 8 0 0 90 0 1
device=none
}
N 61600 43900 60000 43900 4
{
T 60800 44000 5 10 1 1 0 0 1
netname=HALT
}
N 71650 46275 71625 44900 4
{
T 71500 45525 5 10 1 1 90 0 1
netname=NMI
}
C 71625 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 71625 44500 5 8 0 0 180 0 1
device=none
P 71625 44900 71525 44800 1 0 0
{
T 71625 44400 5 8 0 0 180 0 1
pinseq=1
T 71625 44300 5 8 0 0 180 0 1
pinnumber=1
T 71625 44200 5 8 0 0 180 0 1
pintype=pas
T 71625 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 71625 44600 5 8 0 0 180 0 1
graphical=1
L 71425 44700 71525 44800 10 30 0 0 -1 -1
]
{
T 71625 44500 5 8 0 0 180 0 1
device=none
}
N 71650 50475 71625 52200 4
{
T 71500 50825 5 10 1 1 90 0 1
netname=WAIT
}
C 71625 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 71225 52200 5 8 0 0 90 0 1
device=none
P 71625 52200 71525 52300 1 0 0
{
T 71125 52200 5 8 0 0 90 0 1
pinseq=1
T 71025 52200 5 8 0 0 90 0 1
pinnumber=1
T 70925 52200 5 8 0 0 90 0 1
pintype=pas
T 70825 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 71325 52200 5 8 0 0 90 0 1
graphical=1
L 71425 52400 71525 52300 10 30 0 0 -1 -1
]
{
T 71225 52200 5 8 0 0 90 0 1
device=none
}
N 72025 46275 72000 44900 4
{
T 71900 45600 5 10 1 1 90 0 1
netname=M1
}
C 72000 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72000 44500 5 8 0 0 180 0 1
device=none
P 72000 44900 71900 44800 1 0 0
{
T 72000 44400 5 8 0 0 180 0 1
pinseq=1
T 72000 44300 5 8 0 0 180 0 1
pinnumber=1
T 72000 44200 5 8 0 0 180 0 1
pintype=pas
T 72000 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 72000 44600 5 8 0 0 180 0 1
graphical=1
L 71800 44700 71900 44800 10 30 0 0 -1 -1
]
{
T 72000 44500 5 8 0 0 180 0 1
device=none
}
N 65200 40300 66100 40300 4
{
T 65300 40400 5 10 1 1 0 0 1
netname=WAIT
}
C 66100 40300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 40300 5 8 0 0 270 0 1
device=none
P 66100 40300 66200 40200 1 0 0
{
T 66600 40300 5 8 0 0 270 0 1
pinseq=1
T 66700 40300 5 8 0 0 270 0 1
pinnumber=1
T 66800 40300 5 8 0 0 270 0 1
pintype=pas
T 66900 40300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 40300 5 8 0 0 270 0 1
graphical=1
L 66300 40100 66200 40200 10 30 0 0 -1 -1
]
{
T 66500 40300 5 8 0 0 270 0 1
device=none
}
C 67800 40700 1 90 0 EMBEDDEDresistor-2.sym
[
P 67700 41600 67700 41450 1 0 0
{
T 67650 41500 5 8 0 1 90 0 1
pinnumber=2
T 67650 41500 5 8 0 0 90 0 1
pinseq=2
T 67650 41500 5 8 0 1 90 0 1
pinlabel=2
T 67650 41500 5 8 0 1 90 0 1
pintype=pas
}
P 67700 40700 67700 40850 1 0 0
{
T 67650 40800 5 8 0 1 90 0 1
pinnumber=1
T 67650 40800 5 8 0 0 90 0 1
pinseq=1
T 67650 40800 5 8 0 1 90 0 1
pinlabel=1
T 67650 40800 5 8 0 1 90 0 1
pintype=pas
}
B 67600 40850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 67450 41100 5 10 0 0 90 0 1
device=RESISTOR
T 67500 40900 8 10 0 1 90 0 1
refdes=R16
]
{
T 67450 41100 5 10 0 0 90 0 1
device=RESISTOR
T 67500 41500 5 10 1 1 180 0 1
refdes=R2
T 67800 40700 5 10 0 0 0 0 1
footprint=res300
T 67200 41100 5 10 1 1 0 0 1
value=1k
}
C 67500 41800 1 0 0 EMBEDDEDvcc-1.sym
[
P 67700 41800 67700 42000 1 0 0
{
T 67750 41850 5 6 0 1 0 0 1
pinnumber=1
T 67750 41850 5 6 0 0 0 0 1
pinseq=1
T 67750 41850 5 6 0 1 0 0 1
pinlabel=1
T 67750 41850 5 6 0 1 0 0 1
pintype=pwr
}
L 67550 42000 67850 42000 3 0 0 0 -1 -1
T 67575 42050 9 8 1 0 0 0 1
Vcc
T 67950 42000 8 10 0 0 0 0 1
net=Vcc:1
]
N 67700 41600 67700 41800 4
N 67700 40700 67700 39300 4
N 67700 39300 65600 39300 4
N 65600 39300 65600 40300 4
C 58400 74700 1 0 0 EMBEDDEDvcc-1.sym
[
P 58600 74700 58600 74900 1 0 0
{
T 58650 74750 5 6 0 1 0 0 1
pinnumber=1
T 58650 74750 5 6 0 0 0 0 1
pinseq=1
T 58650 74750 5 6 0 1 0 0 1
pinlabel=1
T 58650 74750 5 6 0 1 0 0 1
pintype=pwr
}
L 58450 74900 58750 74900 3 0 0 0 -1 -1
T 58475 74950 9 8 1 0 0 0 1
Vcc
T 58850 74900 8 10 0 0 0 0 1
net=Vcc:1
]
N 58600 74700 58600 74400 4
N 58600 74400 61800 74400 4
N 65400 74400 66600 74400 4
N 66600 73500 66600 74400 4
N 66600 73500 58300 73500 4
N 58300 73500 58300 66200 4
N 58300 66200 61800 66200 4
N 61800 65800 58400 65800 4
N 58400 57500 58400 65800 4
N 58400 57500 61800 57500 4
C 74000 69075 1 0 0 EMBEDDEDarduino_uno.sym
[
T 68000 66375 5 8 0 0 0 0 1
device=arduino_header
T 74400 75175 8 8 0 1 0 0 1
refdes=J5
T 68000 66575 5 8 0 0 0 0 1
class=IO
T 68000 66775 5 8 0 0 0 0 1
pins=32
P 74000 73675 74300 73675 1 0 0
{
T 74100 73725 8 8 1 1 0 0 1
pinnumber=4
T 74100 73725 8 8 0 0 0 0 1
pinseq=4
T 74400 73625 8 8 1 1 0 0 1
pinlabel=3V3
T 74100 73725 8 8 0 1 0 0 1
pintype=pas
}
P 74000 73275 74300 73275 1 0 0
{
T 74100 73325 8 8 1 1 0 0 1
pinnumber=5
T 74100 73325 8 8 0 0 0 0 1
pinseq=5
T 74400 73225 8 8 1 1 0 0 1
pinlabel=5V
T 74100 73325 8 8 0 1 0 0 1
pintype=pas
}
P 74000 72875 74300 72875 1 0 0
{
T 74100 72925 8 8 1 1 0 0 1
pinnumber=6
T 74100 72925 8 8 0 0 0 0 1
pinseq=6
T 74400 72825 8 8 1 1 0 0 1
pinlabel=GND
T 74100 72925 8 8 0 1 0 0 1
pintype=pas
}
B 74300 72675 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 74300 73475 74700 73475 3 0 0 0 -1 -1
L 74300 73075 74700 73075 3 0 0 0 -1 -1
T 68000 66175 5 8 0 0 0 0 1
footprint=arduino_header
T 68000 65775 5 8 0 0 0 0 1
dist-license=GPL
T 68000 65975 5 8 0 0 0 0 1
use-license=unlimited
P 74000 74075 74300 74075 1 0 0
{
T 74100 74125 8 8 1 1 0 0 1
pinnumber=3
T 74100 74125 8 8 0 0 0 0 1
pinseq=3
T 74400 74025 8 8 1 1 0 0 1
pinlabel=RES
T 74100 74125 8 8 0 1 0 0 1
pintype=pas
}
P 74000 74475 74300 74475 1 0 0
{
T 74100 74525 8 8 1 1 0 0 1
pinnumber=2
T 74100 74525 8 8 0 0 0 0 1
pinseq=2
T 74400 74425 8 8 1 1 0 0 1
pinlabel=5V
T 74100 74525 8 8 0 1 0 0 1
pintype=pas
}
P 74000 74875 74300 74875 1 0 0
{
T 74100 74925 8 8 1 1 0 0 1
pinnumber=1
T 74100 74925 8 8 0 0 0 0 1
pinseq=1
T 74400 74825 8 8 1 1 0 0 1
pinlabel=unused
T 74100 74925 8 8 0 1 0 0 1
pintype=pas
}
L 74300 73875 74700 73875 3 0 0 0 -1 -1
L 74300 74375 74700 74375 3 0 0 0 -1 -1
L 74300 74675 74700 74675 3 0 0 0 -1 -1
P 74000 71275 74300 71275 1 0 0
{
T 74100 71325 8 8 1 1 0 0 1
pinnumber=10
T 74100 71325 8 8 0 0 0 0 1
pinseq=10
T 74400 71225 8 8 1 1 0 0 1
pinlabel=A1
T 74100 71325 8 8 0 1 0 0 1
pintype=pas
}
P 74000 70875 74300 70875 1 0 0
{
T 74100 70925 8 8 1 1 0 0 1
pinnumber=11
T 74100 70925 8 8 0 0 0 0 1
pinseq=11
T 74300 70825 8 8 1 1 0 0 1
pinlabel=A2
T 74100 70925 8 8 0 1 0 0 1
pintype=pas
}
P 74000 70475 74300 70475 1 0 0
{
T 74100 70525 8 8 1 1 0 0 1
pinnumber=12
T 74100 70525 8 8 0 0 0 0 1
pinseq=12
T 74300 70425 8 8 1 1 0 0 1
pinlabel=A3
T 74100 70525 8 8 0 1 0 0 1
pintype=pas
}
B 74300 70275 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 74300 71075 74700 71075 3 0 0 0 -1 -1
L 74300 70675 74700 70675 3 0 0 0 -1 -1
P 74000 71675 74300 71675 1 0 0
{
T 74100 71725 8 8 1 1 0 0 1
pinnumber=9
T 74100 71725 8 8 0 0 0 0 1
pinseq=9
T 74400 71625 8 8 1 1 0 0 1
pinlabel=A0
T 74100 71725 8 8 0 1 0 0 1
pintype=pas
}
P 74000 72075 74300 72075 1 0 0
{
T 74100 72125 8 8 1 1 0 0 1
pinnumber=8
T 74100 72125 8 8 0 0 0 0 1
pinseq=8
T 74400 72025 8 8 1 1 0 0 1
pinlabel=VIN
T 74100 72125 8 8 0 1 0 0 1
pintype=pas
}
P 74000 72475 74300 72475 1 0 0
{
T 74100 72525 8 8 1 1 0 0 1
pinnumber=7
T 74100 72525 8 8 0 0 0 0 1
pinseq=7
T 74400 72425 8 8 1 1 0 0 1
pinlabel=GND
T 74100 72525 8 8 0 1 0 0 1
pintype=pas
}
L 74300 71475 74700 71475 3 0 0 0 -1 -1
L 74300 71875 74700 71875 3 0 0 0 -1 -1
L 74300 72275 74700 72275 3 0 0 0 -1 -1
P 74000 70075 74300 70075 1 0 0
{
T 74100 70125 8 8 0 0 0 0 1
pinseq=13
T 74100 70125 8 8 0 1 0 0 1
pintype=pas
T 74100 70125 8 8 1 1 0 0 1
pinnumber=13
T 74400 70025 8 8 1 1 0 0 1
pinlabel=A4
}
P 74000 69675 74300 69675 1 0 0
{
T 74100 69725 8 8 0 0 0 0 1
pinseq=14
T 74100 69725 8 8 0 1 0 0 1
pintype=pwr
T 74100 69725 8 8 1 1 0 0 1
pinnumber=14
T 74400 69625 8 8 1 1 0 0 1
pinlabel=A5
}
L 74300 69875 74700 69875 3 0 0 0 -1 -1
L 74300 69475 74700 69475 3 0 0 0 -1 -1
L 74300 70275 74700 70275 3 0 0 0 -1 -1
L 74700 69075 74300 69075 3 0 0 0 -1 -1
B 74300 69075 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 77500 72675 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 77500 73475 77900 73475 3 0 0 0 -1 -1
L 77500 73075 77900 73075 3 0 0 0 -1 -1
L 77500 73875 77900 73875 3 0 0 0 -1 -1
L 77500 74275 77900 74275 3 0 0 0 -1 -1
L 77500 74675 77900 74675 3 0 0 0 -1 -1
B 77500 70275 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 77500 71075 77900 71075 3 0 0 0 -1 -1
L 77500 70675 77900 70675 3 0 0 0 -1 -1
L 77500 71475 77900 71475 3 0 0 0 -1 -1
L 77500 71875 77900 71875 3 0 0 0 -1 -1
L 77500 72275 77900 72275 3 0 0 0 -1 -1
L 77500 69875 77900 69875 3 0 0 0 -1 -1
L 77500 69475 77900 69475 3 0 0 0 -1 -1
L 77500 70275 77900 70275 3 0 0 0 -1 -1
L 77900 69075 77500 69075 3 0 0 0 -1 -1
B 77500 69075 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 77600 75175 8 8 0 1 0 0 1
refdes=J6
P 77200 74875 77500 74875 1 0 0
{
T 77300 74925 8 8 1 1 0 0 1
pinnumber=15
T 77300 74925 8 8 0 0 0 0 1
pinseq=15
T 77600 74825 8 8 1 1 0 0 1
pinlabel=D0
T 77300 74925 8 8 0 1 0 0 1
pintype=pas
}
P 77200 74475 77500 74475 1 0 0
{
T 77300 74525 8 8 1 1 0 0 1
pinnumber=16
T 77300 74525 8 8 0 0 0 0 1
pinseq=16
T 77600 74425 8 8 1 1 0 0 1
pinlabel=D1
T 77300 74525 8 8 0 1 0 0 1
pintype=pas
}
P 77200 74075 77500 74075 1 0 0
{
T 77300 74125 8 8 1 1 0 0 1
pinnumber=17
T 77300 74125 8 8 0 0 0 0 1
pinseq=17
T 77600 74025 8 8 1 1 0 0 1
pinlabel=D2
T 77300 74125 8 8 0 1 0 0 1
pintype=pas
}
P 77200 73675 77500 73675 1 0 0
{
T 77300 73725 8 8 1 1 0 0 1
pinnumber=18
T 77300 73725 8 8 0 0 0 0 1
pinseq=18
T 77600 73625 8 8 1 1 0 0 1
pinlabel=D3
T 77300 73725 8 8 0 1 0 0 1
pintype=pas
}
P 77200 73275 77500 73275 1 0 0
{
T 77300 73325 8 8 1 1 0 0 1
pinnumber=19
T 77300 73325 8 8 0 0 0 0 1
pinseq=19
T 77600 73225 8 8 1 1 0 0 1
pinlabel=D4
T 77300 73325 8 8 0 1 0 0 1
pintype=pas
}
P 77200 72875 77500 72875 1 0 0
{
T 77300 72925 8 8 1 1 0 0 1
pinnumber=20
T 77300 72925 8 8 0 0 0 0 1
pinseq=20
T 77600 72825 8 8 1 1 0 0 1
pinlabel=D5
T 77300 72925 8 8 0 1 0 0 1
pintype=pas
}
P 77200 72475 77500 72475 1 0 0
{
T 77300 72525 8 8 1 1 0 0 1
pinnumber=21
T 77300 72525 8 8 0 0 0 0 1
pinseq=21
T 77600 72425 8 8 1 1 0 0 1
pinlabel=D6
T 77300 72525 8 8 0 1 0 0 1
pintype=pas
}
P 77200 72075 77500 72075 1 0 0
{
T 77300 72125 8 8 1 1 0 0 1
pinnumber=22
T 77300 72125 8 8 0 0 0 0 1
pinseq=22
T 77600 72025 8 8 1 1 0 0 1
pinlabel=D7
T 77300 72125 8 8 0 1 0 0 1
pintype=pas
}
P 77200 71675 77500 71675 1 0 0
{
T 77300 71725 8 8 1 1 0 0 1
pinnumber=23
T 77300 71725 8 8 0 0 0 0 1
pinseq=23
T 77600 71625 8 8 1 1 0 0 1
pinlabel=D8
T 77300 71725 8 8 0 1 0 0 1
pintype=pas
}
P 77200 71275 77500 71275 1 0 0
{
T 77300 71325 8 8 1 1 0 0 1
pinnumber=24
T 77300 71325 8 8 0 0 0 0 1
pinseq=24
T 77600 71225 8 8 1 1 0 0 1
pinlabel=D9
T 77300 71325 8 8 0 1 0 0 1
pintype=pas
}
P 77200 70875 77500 70875 1 0 0
{
T 77300 70925 8 8 1 1 0 0 1
pinnumber=25
T 77300 70925 8 8 0 0 0 0 1
pinseq=25
T 77600 70825 8 8 1 1 0 0 1
pinlabel=D10
T 77300 70925 8 8 0 1 0 0 1
pintype=pas
}
P 77200 70475 77500 70475 1 0 0
{
T 77300 70525 8 8 1 1 0 0 1
pinnumber=26
T 77300 70525 8 8 0 0 0 0 1
pinseq=26
T 77600 70425 8 8 1 1 0 0 1
pinlabel=D11
T 77300 70525 8 8 0 1 0 0 1
pintype=pas
}
P 77200 70075 77500 70075 1 0 0
{
T 77300 70125 8 8 1 1 0 0 1
pinnumber=27
T 77300 70125 8 8 0 0 0 0 1
pinseq=27
T 77600 70025 8 8 1 1 0 0 1
pinlabel=D12
T 77300 70125 8 8 0 1 0 0 1
pintype=pas
}
P 77200 69675 77500 69675 1 0 0
{
T 77300 69725 8 8 1 1 0 0 1
pinnumber=28
T 77300 69725 8 8 0 0 0 0 1
pinseq=28
T 77600 69625 8 8 1 1 0 0 1
pinlabel=D13
T 77300 69725 8 8 0 1 0 0 1
pintype=pas
}
B 80500 72675 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 80500 73475 80900 73475 3 0 0 0 -1 -1
L 80500 73075 80900 73075 3 0 0 0 -1 -1
L 80500 73875 80900 73875 3 0 0 0 -1 -1
L 80500 74275 80900 74275 3 0 0 0 -1 -1
L 80500 74675 80900 74675 3 0 0 0 -1 -1
P 80200 74875 80500 74875 1 0 0
{
T 80300 74925 8 8 0 0 0 0 1
pinseq=29
T 80300 74925 8 8 0 1 0 0 1
pintype=pas
T 80300 74925 8 8 1 1 0 0 1
pinnumber=29
T 80600 74825 8 8 1 1 0 0 1
pinlabel=GND
}
P 80200 74475 80500 74475 1 0 0
{
T 80300 74525 8 8 0 0 0 0 1
pinseq=30
T 80300 74525 8 8 0 1 0 0 1
pintype=pas
T 80300 74525 8 8 1 1 0 0 1
pinnumber=30
T 80600 74425 8 8 1 1 0 0 1
pinlabel=AREF
}
P 80200 74075 80500 74075 1 0 0
{
T 80300 74125 8 8 0 0 0 0 1
pinseq=31
T 80300 74125 8 8 0 1 0 0 1
pintype=pas
T 80300 74125 8 8 1 1 0 0 1
pinnumber=31
T 80600 74025 8 8 1 1 0 0 1
pinlabel=SDA
}
P 80200 73675 80500 73675 1 0 0
{
T 80300 73725 8 8 0 0 0 0 1
pinseq=32
T 80300 73725 8 8 0 1 0 0 1
pintype=pas
T 80300 73725 8 8 1 1 0 0 1
pinnumber=32
T 80600 73625 8 8 1 1 0 0 1
pinlabel=SCL
}
T 80600 75175 8 8 0 1 0 0 1
refdes=J7
B 83600 72675 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 83600 73475 84000 73475 3 0 0 0 -1 -1
L 83600 73075 84000 73075 3 0 0 0 -1 -1
L 83600 73875 84000 73875 3 0 0 0 -1 -1
L 83600 74275 84000 74275 3 0 0 0 -1 -1
L 83600 74675 84000 74675 3 0 0 0 -1 -1
P 83300 74875 83600 74875 1 0 0
{
T 83400 74925 8 8 0 0 0 0 1
pinseq=33
T 83400 74925 8 8 0 1 0 0 1
pintype=pas
T 83400 74925 8 8 1 1 0 0 1
pinnumber=33
T 83700 74825 8 8 1 1 0 0 1
pinlabel=MOSI
}
P 83300 74475 83600 74475 1 0 0
{
T 83400 74525 8 8 0 0 0 0 1
pinseq=34
T 83400 74525 8 8 0 1 0 0 1
pintype=pas
T 83400 74525 8 8 1 1 0 0 1
pinnumber=34
T 83700 74425 8 8 1 1 0 0 1
pinlabel=GND
}
P 83300 74075 83600 74075 1 0 0
{
T 83400 74125 8 8 0 0 0 0 1
pinseq=35
T 83400 74125 8 8 0 1 0 0 1
pintype=pas
T 83400 74125 8 8 1 1 0 0 1
pinnumber=35
T 83700 74025 8 8 1 1 0 0 1
pinlabel=+5V
}
P 83300 73675 83600 73675 1 0 0
{
T 83400 73725 8 8 0 0 0 0 1
pinseq=36
T 83400 73725 8 8 0 1 0 0 1
pintype=pas
T 83400 73725 8 8 1 1 0 0 1
pinnumber=36
T 83700 73625 8 8 1 1 0 0 1
pinlabel=SCK
}
T 83700 75175 8 8 0 1 0 0 1
refdes=J8
P 83300 73275 83600 73275 1 0 0
{
T 83400 73325 8 8 0 0 0 0 1
pinseq=37
T 83400 73325 8 8 0 1 0 0 1
pintype=pas
T 83400 73325 8 8 1 1 0 0 1
pinnumber=37
T 83700 73225 8 8 1 1 0 0 1
pinlabel=RES
}
P 83300 72875 83600 72875 1 0 0
{
T 83400 72925 8 8 0 0 0 0 1
pinseq=38
T 83400 72925 8 8 0 1 0 0 1
pintype=pas
T 83400 72925 8 8 1 1 0 0 1
pinnumber=38
T 83700 72825 8 8 1 1 0 0 1
pinlabel=MISO
}
]
{
T 68000 66375 5 8 0 0 0 0 1
device=arduino_header
T 74400 75175 5 8 1 1 0 0 1
refdes=J1
T 68000 66175 5 8 0 0 0 0 1
footprint=arduino_header
T 77600 75175 5 8 1 1 0 0 1
refdes=J2
T 80600 75175 5 8 1 1 0 0 1
refdes=J3
T 83700 75175 5 8 1 1 0 0 1
refdes=J4
}
C 72700 74900 1 0 0 EMBEDDEDvcc-1.sym
[
P 72900 74900 72900 75100 1 0 0
{
T 72950 74950 5 6 0 1 0 0 1
pinnumber=1
T 72950 74950 5 6 0 0 0 0 1
pinseq=1
T 72950 74950 5 6 0 1 0 0 1
pinlabel=1
T 72950 74950 5 6 0 1 0 0 1
pintype=pwr
}
L 72750 75100 73050 75100 3 0 0 0 -1 -1
T 72775 75150 9 8 1 0 0 0 1
Vcc
T 73150 75100 8 10 0 0 0 0 1
net=Vcc:1
]
N 72900 73300 72900 74900 4
N 72900 74500 74000 74475 4
U 67400 72800 67400 65400 10 -1
U 67400 65400 67400 67300 10 0
U 67400 67300 76100 67300 10 0
U 76100 67300 76100 75300 10 -1
U 72300 67300 72300 72400 10 -1
C 73100 72100 1 0 0 EMBEDDEDgnd-1.sym
[
P 73200 72200 73200 72400 1 0 1
{
T 73258 72261 5 4 0 1 0 0 1
pinnumber=1
T 73258 72261 5 4 0 0 0 0 1
pinseq=1
T 73258 72261 5 4 0 1 0 0 1
pinlabel=1
T 73258 72261 5 4 0 1 0 0 1
pintype=pwr
}
L 73100 72200 73300 72200 3 0 0 0 -1 -1
L 73155 72150 73245 72150 3 0 0 0 -1 -1
L 73180 72110 73220 72110 3 0 0 0 -1 -1
T 73400 72150 8 10 0 0 0 0 1
net=GND:1
]
N 73200 72400 73200 72900 4
N 73200 72900 74000 72875 4
N 74000 72475 73200 72500 4
N 77200 74875 76300 74900 4
{
T 76200 75000 5 10 1 1 0 0 1
netname=SHIELD_D0
}
C 76300 74900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 74500 5 8 0 0 180 0 1
device=none
P 76300 74900 76200 74800 1 0 0
{
T 76300 74400 5 8 0 0 180 0 1
pinseq=1
T 76300 74300 5 8 0 0 180 0 1
pinnumber=1
T 76300 74200 5 8 0 0 180 0 1
pintype=pas
T 76300 74100 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 74600 5 8 0 0 180 0 1
graphical=1
L 76100 74700 76200 74800 10 30 0 0 -1 -1
]
{
T 76300 74500 5 8 0 0 180 0 1
device=none
}
N 77200 74475 76300 74500 4
{
T 76200 74600 5 10 1 1 0 0 1
netname=SHIELD_D1
}
C 76300 74500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 74100 5 8 0 0 180 0 1
device=none
P 76300 74500 76200 74400 1 0 0
{
T 76300 74000 5 8 0 0 180 0 1
pinseq=1
T 76300 73900 5 8 0 0 180 0 1
pinnumber=1
T 76300 73800 5 8 0 0 180 0 1
pintype=pas
T 76300 73700 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 74200 5 8 0 0 180 0 1
graphical=1
L 76100 74300 76200 74400 10 30 0 0 -1 -1
]
{
T 76300 74100 5 8 0 0 180 0 1
device=none
}
N 77200 74075 76300 74100 4
{
T 76200 74200 5 10 1 1 0 0 1
netname=SHIELD_D2
}
C 76300 74100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 73700 5 8 0 0 180 0 1
device=none
P 76300 74100 76200 74000 1 0 0
{
T 76300 73600 5 8 0 0 180 0 1
pinseq=1
T 76300 73500 5 8 0 0 180 0 1
pinnumber=1
T 76300 73400 5 8 0 0 180 0 1
pintype=pas
T 76300 73300 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 73800 5 8 0 0 180 0 1
graphical=1
L 76100 73900 76200 74000 10 30 0 0 -1 -1
]
{
T 76300 73700 5 8 0 0 180 0 1
device=none
}
N 77200 73675 76300 73700 4
{
T 76200 73800 5 10 1 1 0 0 1
netname=SHIELD_D3
}
C 76300 73700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 73300 5 8 0 0 180 0 1
device=none
P 76300 73700 76200 73600 1 0 0
{
T 76300 73200 5 8 0 0 180 0 1
pinseq=1
T 76300 73100 5 8 0 0 180 0 1
pinnumber=1
T 76300 73000 5 8 0 0 180 0 1
pintype=pas
T 76300 72900 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 73400 5 8 0 0 180 0 1
graphical=1
L 76100 73500 76200 73600 10 30 0 0 -1 -1
]
{
T 76300 73300 5 8 0 0 180 0 1
device=none
}
N 77200 73275 76300 73300 4
{
T 76200 73400 5 10 1 1 0 0 1
netname=SHIELD_D4
}
C 76300 73300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 72900 5 8 0 0 180 0 1
device=none
P 76300 73300 76200 73200 1 0 0
{
T 76300 72800 5 8 0 0 180 0 1
pinseq=1
T 76300 72700 5 8 0 0 180 0 1
pinnumber=1
T 76300 72600 5 8 0 0 180 0 1
pintype=pas
T 76300 72500 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 73000 5 8 0 0 180 0 1
graphical=1
L 76100 73100 76200 73200 10 30 0 0 -1 -1
]
{
T 76300 72900 5 8 0 0 180 0 1
device=none
}
N 77200 72875 76300 72900 4
{
T 76200 73000 5 10 1 1 0 0 1
netname=SHIELD_D5
}
C 76300 72900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 72500 5 8 0 0 180 0 1
device=none
P 76300 72900 76200 72800 1 0 0
{
T 76300 72400 5 8 0 0 180 0 1
pinseq=1
T 76300 72300 5 8 0 0 180 0 1
pinnumber=1
T 76300 72200 5 8 0 0 180 0 1
pintype=pas
T 76300 72100 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 72600 5 8 0 0 180 0 1
graphical=1
L 76100 72700 76200 72800 10 30 0 0 -1 -1
]
{
T 76300 72500 5 8 0 0 180 0 1
device=none
}
N 77200 72475 76300 72500 4
{
T 76200 72600 5 10 1 1 0 0 1
netname=SHIELD_D6
}
C 76300 72500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 72100 5 8 0 0 180 0 1
device=none
P 76300 72500 76200 72400 1 0 0
{
T 76300 72000 5 8 0 0 180 0 1
pinseq=1
T 76300 71900 5 8 0 0 180 0 1
pinnumber=1
T 76300 71800 5 8 0 0 180 0 1
pintype=pas
T 76300 71700 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 72200 5 8 0 0 180 0 1
graphical=1
L 76100 72300 76200 72400 10 30 0 0 -1 -1
]
{
T 76300 72100 5 8 0 0 180 0 1
device=none
}
N 77200 72075 76300 72100 4
{
T 76200 72200 5 10 1 1 0 0 1
netname=SHIELD_D7
}
C 76300 72100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 71700 5 8 0 0 180 0 1
device=none
P 76300 72100 76200 72000 1 0 0
{
T 76300 71600 5 8 0 0 180 0 1
pinseq=1
T 76300 71500 5 8 0 0 180 0 1
pinnumber=1
T 76300 71400 5 8 0 0 180 0 1
pintype=pas
T 76300 71300 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 71800 5 8 0 0 180 0 1
graphical=1
L 76100 71900 76200 72000 10 30 0 0 -1 -1
]
{
T 76300 71700 5 8 0 0 180 0 1
device=none
}
N 77200 71675 76300 71700 4
{
T 76200 71800 5 10 1 1 0 0 1
netname=SHIELD_D8
}
C 76300 71700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 71300 5 8 0 0 180 0 1
device=none
P 76300 71700 76200 71600 1 0 0
{
T 76300 71200 5 8 0 0 180 0 1
pinseq=1
T 76300 71100 5 8 0 0 180 0 1
pinnumber=1
T 76300 71000 5 8 0 0 180 0 1
pintype=pas
T 76300 70900 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 71400 5 8 0 0 180 0 1
graphical=1
L 76100 71500 76200 71600 10 30 0 0 -1 -1
]
{
T 76300 71300 5 8 0 0 180 0 1
device=none
}
N 77200 71275 76300 71300 4
{
T 76200 71400 5 10 1 1 0 0 1
netname=SHIELD_D9
}
C 76300 71300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 70900 5 8 0 0 180 0 1
device=none
P 76300 71300 76200 71200 1 0 0
{
T 76300 70800 5 8 0 0 180 0 1
pinseq=1
T 76300 70700 5 8 0 0 180 0 1
pinnumber=1
T 76300 70600 5 8 0 0 180 0 1
pintype=pas
T 76300 70500 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 71000 5 8 0 0 180 0 1
graphical=1
L 76100 71100 76200 71200 10 30 0 0 -1 -1
]
{
T 76300 70900 5 8 0 0 180 0 1
device=none
}
N 77200 70875 76300 70900 4
{
T 76200 71000 5 10 1 1 0 0 1
netname=SHIELD_D10
}
C 76300 70900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 70500 5 8 0 0 180 0 1
device=none
P 76300 70900 76200 70800 1 0 0
{
T 76300 70400 5 8 0 0 180 0 1
pinseq=1
T 76300 70300 5 8 0 0 180 0 1
pinnumber=1
T 76300 70200 5 8 0 0 180 0 1
pintype=pas
T 76300 70100 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 70600 5 8 0 0 180 0 1
graphical=1
L 76100 70700 76200 70800 10 30 0 0 -1 -1
]
{
T 76300 70500 5 8 0 0 180 0 1
device=none
}
N 77200 70475 76300 70500 4
{
T 76200 70600 5 10 1 1 0 0 1
netname=SHIELD_D11
}
C 76300 70500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 70100 5 8 0 0 180 0 1
device=none
P 76300 70500 76200 70400 1 0 0
{
T 76300 70000 5 8 0 0 180 0 1
pinseq=1
T 76300 69900 5 8 0 0 180 0 1
pinnumber=1
T 76300 69800 5 8 0 0 180 0 1
pintype=pas
T 76300 69700 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 70200 5 8 0 0 180 0 1
graphical=1
L 76100 70300 76200 70400 10 30 0 0 -1 -1
]
{
T 76300 70100 5 8 0 0 180 0 1
device=none
}
N 77200 70075 76300 70100 4
{
T 76200 70200 5 10 1 1 0 0 1
netname=SHIELD_D12
}
C 76300 70100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 69700 5 8 0 0 180 0 1
device=none
P 76300 70100 76200 70000 1 0 0
{
T 76300 69600 5 8 0 0 180 0 1
pinseq=1
T 76300 69500 5 8 0 0 180 0 1
pinnumber=1
T 76300 69400 5 8 0 0 180 0 1
pintype=pas
T 76300 69300 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 69800 5 8 0 0 180 0 1
graphical=1
L 76100 69900 76200 70000 10 30 0 0 -1 -1
]
{
T 76300 69700 5 8 0 0 180 0 1
device=none
}
N 77200 69675 76300 69700 4
{
T 76200 69800 5 10 1 1 0 0 1
netname=SHIELD_D13
}
C 76300 69700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 76300 69300 5 8 0 0 180 0 1
device=none
P 76300 69700 76200 69600 1 0 0
{
T 76300 69200 5 8 0 0 180 0 1
pinseq=1
T 76300 69100 5 8 0 0 180 0 1
pinnumber=1
T 76300 69000 5 8 0 0 180 0 1
pintype=pas
T 76300 68900 5 8 0 0 180 0 1
pinlabel=netside
}
T 76300 69400 5 8 0 0 180 0 1
graphical=1
L 76100 69500 76200 69600 10 30 0 0 -1 -1
]
{
T 76300 69300 5 8 0 0 180 0 1
device=none
}
C 70700 63200 1 0 1 EMBEDDEDMCP3008.sym
[
B 69000 63200 1400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 70700 65400 70400 65400 1 0 0
{
T 70500 65450 5 8 1 1 0 0 1
pinnumber=1
T 70500 65350 5 8 0 1 0 2 1
pinseq=1
T 70350 65400 9 8 1 1 0 6 1
pinlabel=CH0
T 70350 65400 5 8 0 1 0 8 1
pintype=in
}
P 70700 65100 70400 65100 1 0 0
{
T 70500 65150 5 8 1 1 0 0 1
pinnumber=2
T 70500 65050 5 8 0 1 0 2 1
pinseq=2
T 70350 65100 9 8 1 1 0 6 1
pinlabel=CH1
T 70350 65100 5 8 0 1 0 8 1
pintype=in
}
P 70700 64800 70400 64800 1 0 0
{
T 70500 64850 5 8 1 1 0 0 1
pinnumber=3
T 70500 64750 5 8 0 1 0 2 1
pinseq=3
T 70350 64800 9 8 1 1 0 6 1
pinlabel=CH2
T 70350 64800 5 8 0 1 0 8 1
pintype=in
}
P 70700 64500 70400 64500 1 0 0
{
T 70500 64550 5 8 1 1 0 0 1
pinnumber=4
T 70500 64450 5 8 0 1 0 2 1
pinseq=4
T 70350 64500 9 8 1 1 0 6 1
pinlabel=CH3
T 70350 64500 5 8 0 1 0 8 1
pintype=in
}
P 70700 63900 70400 63900 1 0 0
{
T 70500 63950 5 8 1 1 0 0 1
pinnumber=6
T 70500 63850 5 8 0 1 0 2 1
pinseq=6
T 70350 63900 9 8 1 1 0 6 1
pinlabel=CH5
T 70350 63900 5 8 0 1 0 8 1
pintype=in
}
P 70700 64200 70400 64200 1 0 0
{
T 70500 64250 5 8 1 1 0 0 1
pinnumber=5
T 70500 64150 5 8 0 1 0 2 1
pinseq=5
T 70350 64200 9 8 1 1 0 6 1
pinlabel=CH4
T 70350 64200 5 8 0 1 0 8 1
pintype=in
}
P 68700 63900 69000 63900 1 0 0
{
T 69050 63900 9 8 1 1 0 0 1
pinlabel=Din
T 68900 63950 5 8 1 1 0 6 1
pinnumber=11
T 68900 63850 5 8 0 1 0 8 1
pinseq=11
T 69050 63900 5 8 0 1 0 2 1
pintype=in
}
P 68700 64200 69000 64200 1 0 0
{
T 69050 64200 9 8 1 1 0 0 1
pinlabel=Dout
T 68900 64250 5 8 1 1 0 6 1
pinnumber=12
T 68900 64150 5 8 0 1 0 8 1
pinseq=12
T 69050 64200 5 8 0 1 0 2 1
pintype=out
}
P 68700 64500 69000 64500 1 0 0
{
T 69050 64500 9 8 1 1 0 0 1
pinlabel=CLK
T 68900 64550 5 8 1 1 0 6 1
pinnumber=13
T 68900 64450 5 8 0 1 0 8 1
pinseq=13
T 69050 64500 5 8 0 1 0 2 1
pintype=clk
}
P 68700 64800 69000 64800 1 0 0
{
T 69050 64800 9 8 1 1 0 0 1
pinlabel=AGND
T 68900 64850 5 8 1 1 0 6 1
pinnumber=14
T 68900 64750 5 8 0 1 0 8 1
pinseq=14
T 69050 64800 5 8 0 1 0 2 1
pintype=pwr
}
P 68700 65100 69000 65100 1 0 0
{
T 69050 65100 9 8 1 1 0 0 1
pinlabel=Vref
T 68900 65150 5 8 1 1 0 6 1
pinnumber=15
T 68900 65050 5 8 0 1 0 8 1
pinseq=15
T 69050 65100 5 8 0 1 0 2 1
pintype=pwr
}
P 68700 65400 69000 65400 1 0 0
{
T 69050 65400 9 8 1 1 0 0 1
pinlabel=Vdo
T 68900 65450 5 8 1 1 0 6 1
pinnumber=16
T 68900 65350 5 8 0 1 0 8 1
pinseq=16
T 69050 65400 5 8 0 1 0 2 1
pintype=pwr
}
T 70400 65950 5 10 0 0 0 6 1
numslots=0
T 70400 65750 5 10 0 0 0 6 1
description=2.7V 8-Channel 10-Bit A/D with SPI
T 70400 65550 5 10 0 0 0 6 1
device=MCP3008
T 70400 65350 5 10 0 0 0 6 1
footprint=
T 69400 65700 8 10 0 1 0 6 1
refdes=U52
T 70400 65650 9 10 1 0 0 6 1
MCP3008
P 70700 63600 70400 63600 1 0 0
{
T 70500 63650 5 8 1 1 0 0 1
pinnumber=7
T 70500 63550 5 8 0 1 0 2 1
pinseq=7
T 70350 63600 9 8 1 1 0 6 1
pinlabel=CH6
T 70350 63600 5 8 0 1 0 8 1
pintype=in
}
P 70700 63300 70400 63300 1 0 0
{
T 70500 63350 5 8 1 1 0 0 1
pinnumber=8
T 70500 63250 5 8 0 1 0 2 1
pinseq=8
T 70350 63300 9 8 1 1 0 6 1
pinlabel=CH7
T 70350 63300 5 8 0 1 0 8 1
pintype=in
}
P 68700 63600 69000 63600 1 0 0
{
T 68800 63650 5 8 1 1 0 0 1
pinnumber=10
T 68900 63550 5 8 0 1 0 8 1
pinseq=10
T 69050 63600 9 8 1 1 0 0 1
pinlabel=\_CS\_/SHDN
T 69050 63600 5 8 0 1 0 2 1
pintype=in
}
P 68700 63300 69000 63300 1 0 0
{
T 68900 63350 5 8 1 1 0 6 1
pinnumber=9
T 68900 63250 5 8 0 1 0 8 1
pinseq=9
T 69050 63300 9 8 1 1 0 0 1
pinlabel=DGND
T 69050 63300 5 8 0 1 0 2 1
pintype=pwr
}
]
{
T 70400 65550 5 10 0 0 0 6 1
device=MCP3008
T 69400 65700 5 10 1 1 0 6 1
refdes=U14
T 70700 63200 5 10 0 0 0 0 1
footprint=ic-soic-16-n
}
U 72300 67300 72300 63100 10 -1
N 70700 65400 72100 65400 4
{
T 70900 65500 5 10 1 1 0 0 1
netname=SHIELD_A0
}
C 72100 65400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 65400 5 8 0 0 270 0 1
device=none
P 72100 65400 72200 65300 1 0 0
{
T 72600 65400 5 8 0 0 270 0 1
pinseq=1
T 72700 65400 5 8 0 0 270 0 1
pinnumber=1
T 72800 65400 5 8 0 0 270 0 1
pintype=pas
T 72900 65400 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 65400 5 8 0 0 270 0 1
graphical=1
L 72300 65200 72200 65300 10 30 0 0 -1 -1
]
{
T 72500 65400 5 8 0 0 270 0 1
device=none
}
N 70700 65100 72100 65100 4
{
T 70900 65200 5 10 1 1 0 0 1
netname=SHIELD_A1
}
C 72100 65100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 65100 5 8 0 0 270 0 1
device=none
P 72100 65100 72200 65000 1 0 0
{
T 72600 65100 5 8 0 0 270 0 1
pinseq=1
T 72700 65100 5 8 0 0 270 0 1
pinnumber=1
T 72800 65100 5 8 0 0 270 0 1
pintype=pas
T 72900 65100 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 65100 5 8 0 0 270 0 1
graphical=1
L 72300 64900 72200 65000 10 30 0 0 -1 -1
]
{
T 72500 65100 5 8 0 0 270 0 1
device=none
}
N 70700 64800 72100 64800 4
{
T 70900 64900 5 10 1 1 0 0 1
netname=SHIELD_A2
}
C 72100 64800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 64800 5 8 0 0 270 0 1
device=none
P 72100 64800 72200 64700 1 0 0
{
T 72600 64800 5 8 0 0 270 0 1
pinseq=1
T 72700 64800 5 8 0 0 270 0 1
pinnumber=1
T 72800 64800 5 8 0 0 270 0 1
pintype=pas
T 72900 64800 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 64800 5 8 0 0 270 0 1
graphical=1
L 72300 64600 72200 64700 10 30 0 0 -1 -1
]
{
T 72500 64800 5 8 0 0 270 0 1
device=none
}
N 70700 64500 72100 64500 4
{
T 70900 64600 5 10 1 1 0 0 1
netname=SHIELD_A3
}
C 72100 64500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 64500 5 8 0 0 270 0 1
device=none
P 72100 64500 72200 64400 1 0 0
{
T 72600 64500 5 8 0 0 270 0 1
pinseq=1
T 72700 64500 5 8 0 0 270 0 1
pinnumber=1
T 72800 64500 5 8 0 0 270 0 1
pintype=pas
T 72900 64500 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 64500 5 8 0 0 270 0 1
graphical=1
L 72300 64300 72200 64400 10 30 0 0 -1 -1
]
{
T 72500 64500 5 8 0 0 270 0 1
device=none
}
N 70700 64200 72100 64200 4
{
T 70900 64300 5 10 1 1 0 0 1
netname=SHIELD_A4
}
C 72100 64200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 64200 5 8 0 0 270 0 1
device=none
P 72100 64200 72200 64100 1 0 0
{
T 72600 64200 5 8 0 0 270 0 1
pinseq=1
T 72700 64200 5 8 0 0 270 0 1
pinnumber=1
T 72800 64200 5 8 0 0 270 0 1
pintype=pas
T 72900 64200 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 64200 5 8 0 0 270 0 1
graphical=1
L 72300 64000 72200 64100 10 30 0 0 -1 -1
]
{
T 72500 64200 5 8 0 0 270 0 1
device=none
}
N 70700 63900 72100 63900 4
{
T 70900 64000 5 10 1 1 0 0 1
netname=SHIELD_A5
}
C 72100 63900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 72500 63900 5 8 0 0 270 0 1
device=none
P 72100 63900 72200 63800 1 0 0
{
T 72600 63900 5 8 0 0 270 0 1
pinseq=1
T 72700 63900 5 8 0 0 270 0 1
pinnumber=1
T 72800 63900 5 8 0 0 270 0 1
pintype=pas
T 72900 63900 5 8 0 0 270 0 1
pinlabel=netside
}
T 72400 63900 5 8 0 0 270 0 1
graphical=1
L 72300 63700 72200 63800 10 30 0 0 -1 -1
]
{
T 72500 63900 5 8 0 0 270 0 1
device=none
}
N 74000 71675 72500 71700 4
{
T 73000 71700 5 10 1 1 0 0 1
netname=SHIELD_A0
}
C 72500 71700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 71300 5 8 0 0 180 0 1
device=none
P 72500 71700 72400 71600 1 0 0
{
T 72500 71200 5 8 0 0 180 0 1
pinseq=1
T 72500 71100 5 8 0 0 180 0 1
pinnumber=1
T 72500 71000 5 8 0 0 180 0 1
pintype=pas
T 72500 70900 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 71400 5 8 0 0 180 0 1
graphical=1
L 72300 71500 72400 71600 10 30 0 0 -1 -1
]
{
T 72500 71300 5 8 0 0 180 0 1
device=none
}
N 74000 71275 72500 71300 4
{
T 73000 71300 5 10 1 1 0 0 1
netname=SHIELD_A1
}
C 72500 71300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 70900 5 8 0 0 180 0 1
device=none
P 72500 71300 72400 71200 1 0 0
{
T 72500 70800 5 8 0 0 180 0 1
pinseq=1
T 72500 70700 5 8 0 0 180 0 1
pinnumber=1
T 72500 70600 5 8 0 0 180 0 1
pintype=pas
T 72500 70500 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 71000 5 8 0 0 180 0 1
graphical=1
L 72300 71100 72400 71200 10 30 0 0 -1 -1
]
{
T 72500 70900 5 8 0 0 180 0 1
device=none
}
N 74000 70875 72500 70900 4
{
T 73000 70900 5 10 1 1 0 0 1
netname=SHIELD_A2
}
C 72500 70900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 70500 5 8 0 0 180 0 1
device=none
P 72500 70900 72400 70800 1 0 0
{
T 72500 70400 5 8 0 0 180 0 1
pinseq=1
T 72500 70300 5 8 0 0 180 0 1
pinnumber=1
T 72500 70200 5 8 0 0 180 0 1
pintype=pas
T 72500 70100 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 70600 5 8 0 0 180 0 1
graphical=1
L 72300 70700 72400 70800 10 30 0 0 -1 -1
]
{
T 72500 70500 5 8 0 0 180 0 1
device=none
}
N 74000 70475 72500 70500 4
{
T 73000 70500 5 10 1 1 0 0 1
netname=SHIELD_A3
}
C 72500 70500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 70100 5 8 0 0 180 0 1
device=none
P 72500 70500 72400 70400 1 0 0
{
T 72500 70000 5 8 0 0 180 0 1
pinseq=1
T 72500 69900 5 8 0 0 180 0 1
pinnumber=1
T 72500 69800 5 8 0 0 180 0 1
pintype=pas
T 72500 69700 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 70200 5 8 0 0 180 0 1
graphical=1
L 72300 70300 72400 70400 10 30 0 0 -1 -1
]
{
T 72500 70100 5 8 0 0 180 0 1
device=none
}
N 74000 70075 72500 70100 4
{
T 73000 70100 5 10 1 1 0 0 1
netname=SHIELD_A4
}
C 72500 70100 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 69700 5 8 0 0 180 0 1
device=none
P 72500 70100 72400 70000 1 0 0
{
T 72500 69600 5 8 0 0 180 0 1
pinseq=1
T 72500 69500 5 8 0 0 180 0 1
pinnumber=1
T 72500 69400 5 8 0 0 180 0 1
pintype=pas
T 72500 69300 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 69800 5 8 0 0 180 0 1
graphical=1
L 72300 69900 72400 70000 10 30 0 0 -1 -1
]
{
T 72500 69700 5 8 0 0 180 0 1
device=none
}
N 74000 69675 72500 69700 4
{
T 73000 69700 5 10 1 1 0 0 1
netname=SHIELD_A5
}
C 72500 69700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72500 69300 5 8 0 0 180 0 1
device=none
P 72500 69700 72400 69600 1 0 0
{
T 72500 69200 5 8 0 0 180 0 1
pinseq=1
T 72500 69100 5 8 0 0 180 0 1
pinnumber=1
T 72500 69000 5 8 0 0 180 0 1
pintype=pas
T 72500 68900 5 8 0 0 180 0 1
pinlabel=netside
}
T 72500 69400 5 8 0 0 180 0 1
graphical=1
L 72300 69500 72400 69600 10 30 0 0 -1 -1
]
{
T 72500 69300 5 8 0 0 180 0 1
device=none
}
C 79200 73800 1 0 0 EMBEDDEDgnd-1.sym
[
P 79300 73900 79300 74100 1 0 1
{
T 79358 73961 5 4 0 1 0 0 1
pinnumber=1
T 79358 73961 5 4 0 0 0 0 1
pinseq=1
T 79358 73961 5 4 0 1 0 0 1
pinlabel=1
T 79358 73961 5 4 0 1 0 0 1
pintype=pwr
}
L 79200 73900 79400 73900 3 0 0 0 -1 -1
L 79255 73850 79345 73850 3 0 0 0 -1 -1
L 79280 73810 79320 73810 3 0 0 0 -1 -1
T 79500 73850 8 10 0 0 0 0 1
net=GND:1
]
N 79300 74100 79300 74900 4
N 79300 74900 80200 74875 4
C 68000 62900 1 0 0 EMBEDDEDgnd-1.sym
[
P 68100 63000 68100 63200 1 0 1
{
T 68158 63061 5 4 0 1 0 0 1
pinnumber=1
T 68158 63061 5 4 0 0 0 0 1
pinseq=1
T 68158 63061 5 4 0 1 0 0 1
pinlabel=1
T 68158 63061 5 4 0 1 0 0 1
pintype=pwr
}
L 68000 63000 68200 63000 3 0 0 0 -1 -1
L 68055 62950 68145 62950 3 0 0 0 -1 -1
L 68080 62910 68120 62910 3 0 0 0 -1 -1
T 68300 62950 8 10 0 0 0 0 1
net=GND:1
]
N 68700 63300 68100 63300 4
N 68100 63200 68100 64800 4
N 68100 64800 68700 64800 4
N 65400 72600 67200 72600 4
{
T 65800 72600 5 10 1 1 0 0 1
netname=SHIELD_D0
}
C 67200 72600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 72600 5 8 0 0 270 0 1
device=none
P 67200 72600 67300 72500 1 0 0
{
T 67700 72600 5 8 0 0 270 0 1
pinseq=1
T 67800 72600 5 8 0 0 270 0 1
pinnumber=1
T 67900 72600 5 8 0 0 270 0 1
pintype=pas
T 68000 72600 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 72600 5 8 0 0 270 0 1
graphical=1
L 67400 72400 67300 72500 10 30 0 0 -1 -1
]
{
T 67600 72600 5 8 0 0 270 0 1
device=none
}
N 65400 72200 67200 72200 4
{
T 65800 72200 5 10 1 1 0 0 1
netname=SHIELD_D1
}
C 67200 72200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 72200 5 8 0 0 270 0 1
device=none
P 67200 72200 67300 72100 1 0 0
{
T 67700 72200 5 8 0 0 270 0 1
pinseq=1
T 67800 72200 5 8 0 0 270 0 1
pinnumber=1
T 67900 72200 5 8 0 0 270 0 1
pintype=pas
T 68000 72200 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 72200 5 8 0 0 270 0 1
graphical=1
L 67400 72000 67300 72100 10 30 0 0 -1 -1
]
{
T 67600 72200 5 8 0 0 270 0 1
device=none
}
T 65100 72500 5 10 1 1 0 6 1
refdes=U15
N 65400 71800 67200 71800 4
{
T 65800 71800 5 10 1 1 0 0 1
netname=SHIELD_D2
}
C 67200 71800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 71800 5 8 0 0 270 0 1
device=none
P 67200 71800 67300 71700 1 0 0
{
T 67700 71800 5 8 0 0 270 0 1
pinseq=1
T 67800 71800 5 8 0 0 270 0 1
pinnumber=1
T 67900 71800 5 8 0 0 270 0 1
pintype=pas
T 68000 71800 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 71800 5 8 0 0 270 0 1
graphical=1
L 67400 71600 67300 71700 10 30 0 0 -1 -1
]
{
T 67600 71800 5 8 0 0 270 0 1
device=none
}
T 65100 72100 5 10 1 1 0 6 1
refdes=U16
N 65400 71400 67200 71400 4
{
T 65800 71400 5 10 1 1 0 0 1
netname=SHIELD_D3
}
C 67200 71400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 71400 5 8 0 0 270 0 1
device=none
P 67200 71400 67300 71300 1 0 0
{
T 67700 71400 5 8 0 0 270 0 1
pinseq=1
T 67800 71400 5 8 0 0 270 0 1
pinnumber=1
T 67900 71400 5 8 0 0 270 0 1
pintype=pas
T 68000 71400 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 71400 5 8 0 0 270 0 1
graphical=1
L 67400 71200 67300 71300 10 30 0 0 -1 -1
]
{
T 67600 71400 5 8 0 0 270 0 1
device=none
}
T 65100 71700 5 10 1 1 0 6 1
refdes=U17
N 65400 71000 67200 71000 4
{
T 65800 71000 5 10 1 1 0 0 1
netname=SHIELD_D4
}
C 67200 71000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 71000 5 8 0 0 270 0 1
device=none
P 67200 71000 67300 70900 1 0 0
{
T 67700 71000 5 8 0 0 270 0 1
pinseq=1
T 67800 71000 5 8 0 0 270 0 1
pinnumber=1
T 67900 71000 5 8 0 0 270 0 1
pintype=pas
T 68000 71000 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 71000 5 8 0 0 270 0 1
graphical=1
L 67400 70800 67300 70900 10 30 0 0 -1 -1
]
{
T 67600 71000 5 8 0 0 270 0 1
device=none
}
T 65100 71300 5 10 1 1 0 6 1
refdes=U18
N 65400 70600 67200 70600 4
{
T 65800 70600 5 10 1 1 0 0 1
netname=SHIELD_D5
}
C 67200 70600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 70600 5 8 0 0 270 0 1
device=none
P 67200 70600 67300 70500 1 0 0
{
T 67700 70600 5 8 0 0 270 0 1
pinseq=1
T 67800 70600 5 8 0 0 270 0 1
pinnumber=1
T 67900 70600 5 8 0 0 270 0 1
pintype=pas
T 68000 70600 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 70600 5 8 0 0 270 0 1
graphical=1
L 67400 70400 67300 70500 10 30 0 0 -1 -1
]
{
T 67600 70600 5 8 0 0 270 0 1
device=none
}
T 65100 70900 5 10 1 1 0 6 1
refdes=U19
N 65400 70200 67200 70200 4
{
T 65800 70200 5 10 1 1 0 0 1
netname=SHIELD_D6
}
C 67200 70200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 70200 5 8 0 0 270 0 1
device=none
P 67200 70200 67300 70100 1 0 0
{
T 67700 70200 5 8 0 0 270 0 1
pinseq=1
T 67800 70200 5 8 0 0 270 0 1
pinnumber=1
T 67900 70200 5 8 0 0 270 0 1
pintype=pas
T 68000 70200 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 70200 5 8 0 0 270 0 1
graphical=1
L 67400 70000 67300 70100 10 30 0 0 -1 -1
]
{
T 67600 70200 5 8 0 0 270 0 1
device=none
}
T 65100 70500 5 10 1 1 0 6 1
refdes=U20
N 65400 69800 67200 69800 4
{
T 65800 69800 5 10 1 1 0 0 1
netname=SHIELD_D7
}
C 67200 69800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 69800 5 8 0 0 270 0 1
device=none
P 67200 69800 67300 69700 1 0 0
{
T 67700 69800 5 8 0 0 270 0 1
pinseq=1
T 67800 69800 5 8 0 0 270 0 1
pinnumber=1
T 67900 69800 5 8 0 0 270 0 1
pintype=pas
T 68000 69800 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 69800 5 8 0 0 270 0 1
graphical=1
L 67400 69600 67300 69700 10 30 0 0 -1 -1
]
{
T 67600 69800 5 8 0 0 270 0 1
device=none
}
T 65100 70100 5 10 1 1 0 6 1
refdes=U21
N 65400 68600 67200 68600 4
{
T 65800 68600 5 10 1 1 0 0 1
netname=SHIELD_D8
}
C 67200 68600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 68600 5 8 0 0 270 0 1
device=none
P 67200 68600 67300 68500 1 0 0
{
T 67700 68600 5 8 0 0 270 0 1
pinseq=1
T 67800 68600 5 8 0 0 270 0 1
pinnumber=1
T 67900 68600 5 8 0 0 270 0 1
pintype=pas
T 68000 68600 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 68600 5 8 0 0 270 0 1
graphical=1
L 67400 68400 67300 68500 10 30 0 0 -1 -1
]
{
T 67600 68600 5 8 0 0 270 0 1
device=none
}
N 65400 68200 67200 68200 4
{
T 65800 68200 5 10 1 1 0 0 1
netname=SHIELD_D9
}
C 67200 68200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 68200 5 8 0 0 270 0 1
device=none
P 67200 68200 67300 68100 1 0 0
{
T 67700 68200 5 8 0 0 270 0 1
pinseq=1
T 67800 68200 5 8 0 0 270 0 1
pinnumber=1
T 67900 68200 5 8 0 0 270 0 1
pintype=pas
T 68000 68200 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 68200 5 8 0 0 270 0 1
graphical=1
L 67400 68000 67300 68100 10 30 0 0 -1 -1
]
{
T 67600 68200 5 8 0 0 270 0 1
device=none
}
N 65400 67800 67200 67800 4
{
T 65800 67800 5 10 1 1 0 0 1
netname=SHIELD_D10
}
C 67200 67800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 67800 5 8 0 0 270 0 1
device=none
P 67200 67800 67300 67700 1 0 0
{
T 67700 67800 5 8 0 0 270 0 1
pinseq=1
T 67800 67800 5 8 0 0 270 0 1
pinnumber=1
T 67900 67800 5 8 0 0 270 0 1
pintype=pas
T 68000 67800 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 67800 5 8 0 0 270 0 1
graphical=1
L 67400 67600 67300 67700 10 30 0 0 -1 -1
]
{
T 67600 67800 5 8 0 0 270 0 1
device=none
}
N 65400 67400 67200 67400 4
{
T 65800 67400 5 10 1 1 0 0 1
netname=SHIELD_D11
}
C 67200 67400 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 67400 5 8 0 0 270 0 1
device=none
P 67200 67400 67300 67300 1 0 0
{
T 67700 67400 5 8 0 0 270 0 1
pinseq=1
T 67800 67400 5 8 0 0 270 0 1
pinnumber=1
T 67900 67400 5 8 0 0 270 0 1
pintype=pas
T 68000 67400 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 67400 5 8 0 0 270 0 1
graphical=1
L 67400 67200 67300 67300 10 30 0 0 -1 -1
]
{
T 67600 67400 5 8 0 0 270 0 1
device=none
}
N 65400 67000 67200 67000 4
{
T 65800 67000 5 10 1 1 0 0 1
netname=SHIELD_D12
}
C 67200 67000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 67000 5 8 0 0 270 0 1
device=none
P 67200 67000 67300 66900 1 0 0
{
T 67700 67000 5 8 0 0 270 0 1
pinseq=1
T 67800 67000 5 8 0 0 270 0 1
pinnumber=1
T 67900 67000 5 8 0 0 270 0 1
pintype=pas
T 68000 67000 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 67000 5 8 0 0 270 0 1
graphical=1
L 67400 66800 67300 66900 10 30 0 0 -1 -1
]
{
T 67600 67000 5 8 0 0 270 0 1
device=none
}
N 65400 66600 67200 66600 4
{
T 65800 66600 5 10 1 1 0 0 1
netname=SHIELD_D13
}
C 67200 66600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 66600 5 8 0 0 270 0 1
device=none
P 67200 66600 67300 66500 1 0 0
{
T 67700 66600 5 8 0 0 270 0 1
pinseq=1
T 67800 66600 5 8 0 0 270 0 1
pinnumber=1
T 67900 66600 5 8 0 0 270 0 1
pintype=pas
T 68000 66600 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 66600 5 8 0 0 270 0 1
graphical=1
L 67400 66400 67300 66500 10 30 0 0 -1 -1
]
{
T 67600 66600 5 8 0 0 270 0 1
device=none
}
N 65400 66200 67200 66200 4
{
T 65800 66200 5 10 1 1 0 0 1
netname=SHIELD_D14
}
C 67200 66200 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 66200 5 8 0 0 270 0 1
device=none
P 67200 66200 67300 66100 1 0 0
{
T 67700 66200 5 8 0 0 270 0 1
pinseq=1
T 67800 66200 5 8 0 0 270 0 1
pinnumber=1
T 67900 66200 5 8 0 0 270 0 1
pintype=pas
T 68000 66200 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 66200 5 8 0 0 270 0 1
graphical=1
L 67400 66000 67300 66100 10 30 0 0 -1 -1
]
{
T 67600 66200 5 8 0 0 270 0 1
device=none
}
N 65400 65800 67200 65800 4
{
T 65800 65800 5 10 1 1 0 0 1
netname=SHIELD_D15
}
C 67200 65800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 67600 65800 5 8 0 0 270 0 1
device=none
P 67200 65800 67300 65700 1 0 0
{
T 67700 65800 5 8 0 0 270 0 1
pinseq=1
T 67800 65800 5 8 0 0 270 0 1
pinnumber=1
T 67900 65800 5 8 0 0 270 0 1
pintype=pas
T 68000 65800 5 8 0 0 270 0 1
pinlabel=netside
}
T 67500 65800 5 8 0 0 270 0 1
graphical=1
L 67400 65600 67300 65700 10 30 0 0 -1 -1
]
{
T 67600 65800 5 8 0 0 270 0 1
device=none
}
T 65100 68900 5 10 1 1 0 6 1
refdes=U22
T 65100 68500 5 10 1 1 0 6 1
refdes=U23
T 65100 68100 5 10 1 1 0 6 1
refdes=U24
T 65100 67700 5 10 1 1 0 6 1
refdes=U25
T 65100 67300 5 10 1 1 0 6 1
refdes=U26
T 65100 66900 5 10 1 1 0 6 1
refdes=U27
T 65100 66500 5 10 1 1 0 6 1
refdes=U28
T 65100 66100 5 10 1 1 0 6 1
refdes=U29
U 66200 56500 66200 65400 10 -1
U 66200 65400 67400 65400 10 0
N 68700 63900 66400 63900 4
{
T 67000 63900 5 10 1 1 0 0 1
netname=AD_DIN
}
C 66400 63900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66400 63500 5 8 0 0 180 0 1
device=none
P 66400 63900 66300 63800 1 0 0
{
T 66400 63400 5 8 0 0 180 0 1
pinseq=1
T 66400 63300 5 8 0 0 180 0 1
pinnumber=1
T 66400 63200 5 8 0 0 180 0 1
pintype=pas
T 66400 63100 5 8 0 0 180 0 1
pinlabel=netside
}
T 66400 63600 5 8 0 0 180 0 1
graphical=1
L 66200 63700 66300 63800 10 30 0 0 -1 -1
]
{
T 66400 63500 5 8 0 0 180 0 1
device=none
}
N 68700 64200 66400 64200 4
{
T 66900 64200 5 10 1 1 0 0 1
netname=AD_DOUT
}
C 66400 64200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66400 63800 5 8 0 0 180 0 1
device=none
P 66400 64200 66300 64100 1 0 0
{
T 66400 63700 5 8 0 0 180 0 1
pinseq=1
T 66400 63600 5 8 0 0 180 0 1
pinnumber=1
T 66400 63500 5 8 0 0 180 0 1
pintype=pas
T 66400 63400 5 8 0 0 180 0 1
pinlabel=netside
}
T 66400 63900 5 8 0 0 180 0 1
graphical=1
L 66200 64000 66300 64100 10 30 0 0 -1 -1
]
{
T 66400 63800 5 8 0 0 180 0 1
device=none
}
N 68800 63600 66400 63600 4
{
T 67000 63600 5 10 1 1 0 0 1
netname=AD_CS
}
C 66400 63600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66400 63200 5 8 0 0 180 0 1
device=none
P 66400 63600 66300 63500 1 0 0
{
T 66400 63100 5 8 0 0 180 0 1
pinseq=1
T 66400 63000 5 8 0 0 180 0 1
pinnumber=1
T 66400 62900 5 8 0 0 180 0 1
pintype=pas
T 66400 62800 5 8 0 0 180 0 1
pinlabel=netside
}
T 66400 63300 5 8 0 0 180 0 1
graphical=1
L 66200 63400 66300 63500 10 30 0 0 -1 -1
]
{
T 66400 63200 5 8 0 0 180 0 1
device=none
}
N 68700 64500 66400 64500 4
{
T 67000 64500 5 10 1 1 0 0 1
netname=AD_CLK
}
C 66400 64500 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66400 64100 5 8 0 0 180 0 1
device=none
P 66400 64500 66300 64400 1 0 0
{
T 66400 64000 5 8 0 0 180 0 1
pinseq=1
T 66400 63900 5 8 0 0 180 0 1
pinnumber=1
T 66400 63800 5 8 0 0 180 0 1
pintype=pas
T 66400 63700 5 8 0 0 180 0 1
pinlabel=netside
}
T 66400 64200 5 8 0 0 180 0 1
graphical=1
L 66200 64300 66300 64400 10 30 0 0 -1 -1
]
{
T 66400 64100 5 8 0 0 180 0 1
device=none
}
N 65400 63900 66000 63900 4
{
T 65400 63900 5 10 1 1 0 0 1
netname=AD_CS
}
C 66000 63900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 63900 5 8 0 0 270 0 1
device=none
P 66000 63900 66100 63800 1 0 0
{
T 66500 63900 5 8 0 0 270 0 1
pinseq=1
T 66600 63900 5 8 0 0 270 0 1
pinnumber=1
T 66700 63900 5 8 0 0 270 0 1
pintype=pas
T 66800 63900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 63900 5 8 0 0 270 0 1
graphical=1
L 66200 63700 66100 63800 10 30 0 0 -1 -1
]
{
T 66400 63900 5 8 0 0 270 0 1
device=none
}
N 65400 63500 66000 63500 4
{
T 65400 63500 5 10 1 1 0 0 1
netname=AD_CLK
}
C 66000 63500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 63500 5 8 0 0 270 0 1
device=none
P 66000 63500 66100 63400 1 0 0
{
T 66500 63500 5 8 0 0 270 0 1
pinseq=1
T 66600 63500 5 8 0 0 270 0 1
pinnumber=1
T 66700 63500 5 8 0 0 270 0 1
pintype=pas
T 66800 63500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 63500 5 8 0 0 270 0 1
graphical=1
L 66200 63300 66100 63400 10 30 0 0 -1 -1
]
{
T 66400 63500 5 8 0 0 270 0 1
device=none
}
T 65100 63800 5 10 1 1 0 6 1
refdes=U30
N 65400 63100 66000 63100 4
{
T 65400 63100 5 10 1 1 0 0 1
netname=AD_DIN
}
C 66000 63100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 63100 5 8 0 0 270 0 1
device=none
P 66000 63100 66100 63000 1 0 0
{
T 66500 63100 5 8 0 0 270 0 1
pinseq=1
T 66600 63100 5 8 0 0 270 0 1
pinnumber=1
T 66700 63100 5 8 0 0 270 0 1
pintype=pas
T 66800 63100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 63100 5 8 0 0 270 0 1
graphical=1
L 66200 62900 66100 63000 10 30 0 0 -1 -1
]
{
T 66400 63100 5 8 0 0 270 0 1
device=none
}
T 65100 63400 5 10 1 1 0 6 1
refdes=U31
N 65400 62700 66000 62700 4
{
T 65400 62700 5 10 1 1 0 0 1
netname=AD_DOUT
}
C 66000 62700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 62700 5 8 0 0 270 0 1
device=none
P 66000 62700 66100 62600 1 0 0
{
T 66500 62700 5 8 0 0 270 0 1
pinseq=1
T 66600 62700 5 8 0 0 270 0 1
pinnumber=1
T 66700 62700 5 8 0 0 270 0 1
pintype=pas
T 66800 62700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 62700 5 8 0 0 270 0 1
graphical=1
L 66200 62500 66100 62600 10 30 0 0 -1 -1
]
{
T 66400 62700 5 8 0 0 270 0 1
device=none
}
T 65100 63000 5 10 1 1 0 6 1
refdes=U32
N 72900 73300 74000 73275 4
C 82300 75300 1 0 0 EMBEDDEDvcc-1.sym
[
P 82500 75300 82500 75500 1 0 0
{
T 82550 75350 5 6 0 1 0 0 1
pinnumber=1
T 82550 75350 5 6 0 0 0 0 1
pinseq=1
T 82550 75350 5 6 0 1 0 0 1
pinlabel=1
T 82550 75350 5 6 0 1 0 0 1
pintype=pwr
}
L 82350 75500 82650 75500 3 0 0 0 -1 -1
T 82375 75550 9 8 1 0 0 0 1
Vcc
T 82750 75500 8 10 0 0 0 0 1
net=Vcc:1
]
N 82500 75300 82500 74100 4
N 82500 74100 83300 74075 4
C 45100 36800 1 0 0 EMBEDDED7404-1.sym
[
L 45400 37600 45900 37300 3 0 0 0 -1 -1
T 45700 37700 5 10 0 0 0 0 1
device=7404
T 45700 37900 5 10 0 0 0 0 1
slot=1
T 45700 38100 5 10 0 0 0 0 1
numslots=6
T 45700 38300 5 10 0 0 0 0 1
slotdef=1:1,2
T 45700 38500 5 10 0 0 0 0 1
slotdef=2:3,4
T 45700 38700 5 10 0 0 0 0 1
slotdef=3:5,6
T 45700 38900 5 10 0 0 0 0 1
slotdef=4:9,8
T 45700 39100 5 10 0 0 0 0 1
slotdef=5:11,10
T 45700 39300 5 10 0 0 0 0 1
slotdef=6:13,12
L 45900 37300 45400 37000 3 0 0 0 -1 -1
L 45400 37600 45400 37300 3 0 0 0 -1 -1
L 45400 37300 45400 37000 3 0 0 0 -1 -1
V 45950 37300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 45400 37300 45100 37300 1 0 1
{
T 45300 37350 5 8 1 1 0 6 1
pinnumber=1
T 45300 37250 5 8 0 1 0 8 1
pinseq=1
T 45450 37300 9 8 0 1 0 0 1
pinlabel=A
T 45450 37300 5 8 0 1 0 2 1
pintype=in
}
P 46200 37300 46000 37300 1 0 0
{
T 46000 37350 5 8 1 1 0 0 1
pinnumber=2
T 46000 37250 5 8 0 1 0 2 1
pinseq=2
T 45850 37300 9 8 0 1 0 6 1
pinlabel=Y
T 45850 37300 5 8 0 1 0 8 1
pintype=out
}
T 45400 36800 9 8 1 0 0 0 1
7404
T 45400 37700 8 10 0 1 0 0 1
refdes=U53
T 45700 39700 5 10 0 0 0 0 1
pins=14
T 45700 39500 5 10 0 0 0 0 1
class=IC
T 45700 40100 5 10 0 0 0 0 1
net=GND:7
T 45700 39900 5 10 0 0 0 0 1
net=Vcc:14
T 45700 40300 5 10 0 0 0 0 1
footprint=DIP14
T 45700 40500 5 10 0 0 0 0 1
description=6 NOT gates
T 45700 40700 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 45700 37700 5 10 0 0 0 0 1
device=7404
T 45400 37700 5 10 1 1 0 0 1
refdes=U42
T 45700 40300 5 10 0 0 0 0 1
footprint=DIP14
}
C 47600 36800 1 0 0 EMBEDDED7404-1.sym
[
L 47900 37600 48400 37300 3 0 0 0 -1 -1
T 48200 37700 5 10 0 0 0 0 1
device=7404
T 48200 37900 5 10 0 0 0 0 1
slot=1
T 48200 38100 5 10 0 0 0 0 1
numslots=6
T 48200 38300 5 10 0 0 0 0 1
slotdef=1:1,2
T 48200 38500 5 10 0 0 0 0 1
slotdef=2:3,4
T 48200 38700 5 10 0 0 0 0 1
slotdef=3:5,6
T 48200 38900 5 10 0 0 0 0 1
slotdef=4:9,8
T 48200 39100 5 10 0 0 0 0 1
slotdef=5:11,10
T 48200 39300 5 10 0 0 0 0 1
slotdef=6:13,12
L 48400 37300 47900 37000 3 0 0 0 -1 -1
L 47900 37600 47900 37300 3 0 0 0 -1 -1
L 47900 37300 47900 37000 3 0 0 0 -1 -1
V 48450 37300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47900 37300 47600 37300 1 0 1
{
T 47800 37350 5 8 1 1 0 6 1
pinnumber=3
T 47800 37250 5 8 0 1 0 8 1
pinseq=1
T 47950 37300 9 8 0 1 0 0 1
pinlabel=A
T 47950 37300 5 8 0 1 0 2 1
pintype=in
}
P 48700 37300 48500 37300 1 0 0
{
T 48500 37350 5 8 1 1 0 0 1
pinnumber=4
T 48500 37250 5 8 0 1 0 2 1
pinseq=2
T 48350 37300 9 8 0 1 0 6 1
pinlabel=Y
T 48350 37300 5 8 0 1 0 8 1
pintype=out
}
T 47900 36800 9 8 1 0 0 0 1
7404
T 47900 37700 8 10 0 1 0 0 1
refdes=U54
T 48200 39700 5 10 0 0 0 0 1
pins=14
T 48200 39500 5 10 0 0 0 0 1
class=IC
T 48200 40100 5 10 0 0 0 0 1
net=GND:7
T 48200 39900 5 10 0 0 0 0 1
net=Vcc:14
T 48200 40300 5 10 0 0 0 0 1
footprint=DIP14
T 48200 40500 5 10 0 0 0 0 1
description=6 NOT gates
T 48200 40700 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 48200 37700 5 10 0 0 0 0 1
device=7404
T 47900 37700 5 10 1 1 0 0 1
refdes=U42
T 48200 40300 5 10 0 0 0 0 1
footprint=DIP14
T 47600 36800 5 10 0 0 0 0 1
slot=2
}
C 45100 38100 1 0 0 EMBEDDEDresistor-2.sym
[
P 46000 38200 45850 38200 1 0 0
{
T 45900 38250 5 8 0 1 0 0 1
pinnumber=2
T 45900 38250 5 8 0 0 0 0 1
pinseq=2
T 45900 38250 5 8 0 1 0 0 1
pinlabel=2
T 45900 38250 5 8 0 1 0 0 1
pintype=pas
}
P 45100 38200 45250 38200 1 0 0
{
T 45200 38250 5 8 0 1 0 0 1
pinnumber=1
T 45200 38250 5 8 0 0 0 0 1
pinseq=1
T 45200 38250 5 8 0 1 0 0 1
pinlabel=1
T 45200 38250 5 8 0 1 0 0 1
pintype=pas
}
B 45250 38100 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45500 38450 5 10 0 0 0 0 1
device=RESISTOR
T 45300 38400 8 10 0 1 0 0 1
refdes=R17
]
{
T 45500 38450 5 10 0 0 0 0 1
device=RESISTOR
T 45200 38600 5 10 1 1 0 0 1
refdes=R3
T 45100 38100 5 10 0 0 0 0 1
footprint=res300
T 45200 38400 5 10 1 1 0 0 1
value=1M
}
C 45200 36100 1 0 0 EMBEDDEDcrystal-1.sym
[
P 45200 36200 45400 36200 1 0 0
{
T 45350 36250 5 8 0 1 0 6 1
pinnumber=1
T 45350 36150 5 8 0 1 0 8 1
pinseq=1
T 45450 36200 9 8 0 1 0 0 1
pinlabel=1
T 45450 36200 5 8 0 1 0 2 1
pintype=pas
}
P 45700 36200 45900 36200 1 0 1
{
T 45750 36250 5 8 0 1 0 0 1
pinnumber=2
T 45750 36150 5 8 0 1 0 2 1
pinseq=2
T 45650 36200 9 8 0 1 0 6 1
pinlabel=2
T 45650 36200 5 8 0 1 0 8 1
pintype=pas
}
B 45450 36100 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45400 36600 5 10 0 0 0 0 1
device=CRYSTAL
L 45400 36340 45400 36060 3 0 0 0 -1 -1
L 45700 36340 45700 36060 3 0 0 0 -1 -1
T 45400 36400 8 10 0 1 0 0 1
refdes=U55
T 45400 37200 5 10 0 0 0 0 1
description=crystal
T 45400 37000 5 10 0 0 0 0 1
numslots=0
T 45400 36800 5 10 0 0 0 0 1
symversion=0.1
]
{
T 45400 36600 5 10 0 0 0 0 1
device=CRYSTAL
T 45400 36400 5 10 1 1 0 0 1
refdes=U36
T 45400 36800 5 10 0 0 0 0 1
symversion=0.1
T 45200 36100 5 10 0 0 0 0 1
footprint=HC49
}
C 47200 35200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 47000 35200 47000 35400 1 0 0
{
T 46950 35350 5 8 0 1 90 6 1
pinnumber=1
T 47050 35350 5 8 0 1 90 8 1
pinseq=1
T 47000 35400 9 8 0 1 90 0 1
pinlabel=1
T 47000 35400 5 8 0 1 90 2 1
pintype=pas
}
P 47000 36100 47000 35900 1 0 0
{
T 46950 35950 5 8 0 1 90 0 1
pinnumber=2
T 47050 35950 5 8 0 1 90 2 1
pinseq=2
T 47000 35900 9 8 0 1 90 6 1
pinlabel=2
T 47000 35900 5 8 0 1 90 8 1
pintype=pas
}
L 46800 35600 47200 35600 3 0 0 0 -1 -1
L 46800 35700 47200 35700 3 0 0 0 -1 -1
L 47000 35900 47000 35700 3 0 0 0 -1 -1
L 47000 35600 47000 35400 3 0 0 0 -1 -1
T 46500 35400 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 35400 8 10 0 1 90 0 1
refdes=C23
T 45900 35400 5 10 0 0 90 0 1
description=capacitor
T 46100 35400 5 10 0 0 90 0 1
numslots=0
T 46300 35400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 46500 35400 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 35900 5 10 1 1 180 0 1
refdes=C6
T 46300 35400 5 10 0 0 90 0 1
symversion=0.1
T 47200 35200 5 10 0 0 0 0 1
footprint=0805
T 46300 35500 5 10 1 1 0 0 1
value=22pF
}
C 44300 35200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44100 35200 44100 35400 1 0 0
{
T 44050 35350 5 8 0 1 90 6 1
pinnumber=1
T 44150 35350 5 8 0 1 90 8 1
pinseq=1
T 44100 35400 9 8 0 1 90 0 1
pinlabel=1
T 44100 35400 5 8 0 1 90 2 1
pintype=pas
}
P 44100 36100 44100 35900 1 0 0
{
T 44050 35950 5 8 0 1 90 0 1
pinnumber=2
T 44150 35950 5 8 0 1 90 2 1
pinseq=2
T 44100 35900 9 8 0 1 90 6 1
pinlabel=2
T 44100 35900 5 8 0 1 90 8 1
pintype=pas
}
L 43900 35600 44300 35600 3 0 0 0 -1 -1
L 43900 35700 44300 35700 3 0 0 0 -1 -1
L 44100 35900 44100 35700 3 0 0 0 -1 -1
L 44100 35600 44100 35400 3 0 0 0 -1 -1
T 43600 35400 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 35400 8 10 0 1 90 0 1
refdes=C24
T 43000 35400 5 10 0 0 90 0 1
description=capacitor
T 43200 35400 5 10 0 0 90 0 1
numslots=0
T 43400 35400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43600 35400 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 35900 5 10 1 1 180 0 1
refdes=C7
T 43400 35400 5 10 0 0 90 0 1
symversion=0.1
T 44300 35200 5 10 0 0 0 0 1
footprint=0805
T 43400 35600 5 10 1 1 0 0 1
value=22pF
}
C 46900 34400 1 0 0 EMBEDDEDgnd-1.sym
[
P 47000 34500 47000 34700 1 0 1
{
T 47058 34561 5 4 0 1 0 0 1
pinnumber=1
T 47058 34561 5 4 0 0 0 0 1
pinseq=1
T 47058 34561 5 4 0 1 0 0 1
pinlabel=1
T 47058 34561 5 4 0 1 0 0 1
pintype=pwr
}
L 46900 34500 47100 34500 3 0 0 0 -1 -1
L 46955 34450 47045 34450 3 0 0 0 -1 -1
L 46980 34410 47020 34410 3 0 0 0 -1 -1
T 47200 34450 8 10 0 0 0 0 1
net=GND:1
]
C 44000 34400 1 0 0 EMBEDDEDgnd-1.sym
[
P 44100 34500 44100 34700 1 0 1
{
T 44158 34561 5 4 0 1 0 0 1
pinnumber=1
T 44158 34561 5 4 0 0 0 0 1
pinseq=1
T 44158 34561 5 4 0 1 0 0 1
pinlabel=1
T 44158 34561 5 4 0 1 0 0 1
pintype=pwr
}
L 44000 34500 44200 34500 3 0 0 0 -1 -1
L 44055 34450 44145 34450 3 0 0 0 -1 -1
L 44080 34410 44120 34410 3 0 0 0 -1 -1
T 44300 34450 8 10 0 0 0 0 1
net=GND:1
]
N 44100 34700 44100 35200 4
N 47000 34700 47000 35200 4
N 47000 36200 45900 36200 4
N 45200 36200 44100 36200 4
N 44100 36100 44100 38200 4
N 46000 38200 47000 38200 4
N 45100 38200 44100 38200 4
N 45100 37300 44100 37300 4
C 51000 60700 1 0 0 EMBEDDEDTLV1117_SOT-223.sym
[
B 51300 61000 2300 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53600 62300 9 10 0 0 0 0 1
footprint=sot223-4
T 53600 62500 9 10 0 0 0 0 1
description=Adjustable voltage regulator
T 53600 62700 9 10 0 0 0 0 1
dist-license=GPL
T 53600 62900 9 10 0 0 0 0 1
use-license=unlimited
T 53600 63100 9 10 0 0 0 0 1
author=Stephen Trier
T 53600 63300 9 10 0 0 0 0 1
copyright=2010 Stephen Trier, sct@skywired.net
T 53000 62200 9 10 0 1 0 3 1
device=TLV1117xDCY
T 51400 62200 9 10 0 1 0 3 1
refdes=U56
P 52500 60700 52500 61000 1 0 0
{
T 52500 61050 9 10 1 1 0 3 1
pinlabel=ADJ
T 52550 60950 5 8 1 1 0 2 1
pinnumber=1
T 52550 60950 5 8 0 1 0 2 1
pinseq=1
}
P 53900 61800 53600 61800 1 0 0
{
T 53550 61800 9 10 1 1 0 7 1
pinlabel=OUT
T 53700 61850 5 8 1 1 0 0 1
pinnumber=2
T 53700 61850 5 8 0 1 0 0 1
pinseq=2
}
P 51000 61800 51300 61800 1 0 0
{
T 51350 61800 9 10 1 1 0 1 1
pinlabel=IN
T 51200 61850 5 8 1 1 0 6 1
pinnumber=3
T 51200 61850 5 8 0 1 0 6 1
pinseq=3
}
P 53900 61400 53600 61400 1 0 0
{
T 53550 61400 9 10 1 1 0 7 1
pinlabel=OUT
T 53700 61450 5 8 1 1 0 0 1
pinnumber=4
T 53700 61450 5 8 0 1 0 0 1
pinseq=4
}
]
{
T 53600 62300 5 10 0 0 0 0 1
footprint=SOT223
T 53000 62200 5 10 1 1 0 3 1
device=TLV1117xDCY
T 51400 62200 5 10 1 1 0 3 1
refdes=U37
}
C 48900 61100 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 49100 61100 49100 60900 1 0 0
{
T 49150 60950 5 8 1 1 270 6 1
pinnumber=1
T 49050 60900 5 8 0 1 270 8 1
pinseq=1
T 49100 60850 9 8 0 1 270 0 1
pinlabel=+
T 49100 60850 5 8 0 1 270 2 1
pintype=pas
}
P 49100 60200 49100 60400 1 0 0
{
T 49150 60350 5 8 1 1 270 0 1
pinnumber=2
T 49050 60400 5 8 0 1 270 2 1
pinseq=2
T 49100 60450 9 8 0 1 270 6 1
pinlabel=-
T 49100 60450 5 8 0 1 270 8 1
pintype=pas
}
L 49300 60700 48900 60700 3 0 0 0 -1 -1
L 49100 60400 49100 60600 3 0 0 0 -1 -1
L 49100 60700 49100 60900 3 0 0 0 -1 -1
T 49600 60900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 49100 59900 700 75 30 3 0 0 0 -1 -1
L 49300 60811 49200 60811 3 0 0 0 -1 -1
L 49249 60760 49249 60860 3 0 0 0 -1 -1
T 49400 60900 8 10 0 1 270 0 1
refdes=C25
T 50200 60900 5 10 0 0 270 0 1
description=polarized capacitor
T 50000 60900 5 10 0 0 270 0 1
numslots=0
T 49800 60900 5 10 0 0 270 0 1
symversion=0.1
]
{
T 49600 60900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 49400 60800 5 10 1 1 0 0 1
refdes=C8
T 49800 60900 5 10 0 0 270 0 1
symversion=0.1
T 48900 61100 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
}
C 52900 63600 1 180 0 EMBEDDEDdiode-1.sym
[
L 52600 63200 52600 63600 3 0 0 0 -1 -1
L 52600 63200 52300 63400 3 0 0 0 -1 -1
T 52500 63000 5 10 0 0 180 0 1
device=DIODE
L 52300 63400 52600 63600 3 0 0 0 -1 -1
L 52300 63200 52300 63600 3 0 0 0 -1 -1
P 52900 63400 52700 63400 1 0 0
{
T 52800 63350 5 8 0 1 180 0 1
pinnumber=1
T 52800 63350 5 8 0 0 180 0 1
pinseq=1
T 52800 63350 5 8 0 1 180 0 1
pinlabel=1
T 52800 63350 5 8 0 1 180 0 1
pintype=pas
}
P 52000 63400 52200 63400 1 0 0
{
T 52200 63350 5 8 0 1 180 0 1
pinnumber=2
T 52200 63350 5 8 0 0 180 0 1
pinseq=2
T 52200 63350 5 8 0 1 180 0 1
pinlabel=2
T 52200 63350 5 8 0 1 180 0 1
pintype=pas
}
L 52200 63400 52300 63400 3 0 0 0 -1 -1
L 52600 63400 52700 63400 3 0 0 0 -1 -1
T 52600 63100 8 10 0 1 180 0 1
refdes=D4
]
{
T 52500 63000 5 10 0 0 180 0 1
device=DIODE
T 52600 63100 5 10 1 1 180 0 1
refdes=D1
T 52900 63600 5 10 0 0 0 0 1
footprint=res300
}
C 52700 59500 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 52500 59500 52500 59700 1 0 0
{
T 52450 59650 5 8 0 1 90 6 1
pinnumber=1
T 52550 59650 5 8 0 1 90 8 1
pinseq=1
T 52500 59700 9 8 0 1 90 0 1
pinlabel=1
T 52500 59700 5 8 0 1 90 2 1
pintype=pas
}
P 52500 60400 52500 60200 1 0 0
{
T 52450 60250 5 8 0 1 90 0 1
pinnumber=2
T 52550 60250 5 8 0 1 90 2 1
pinseq=2
T 52500 60200 9 8 0 1 90 6 1
pinlabel=2
T 52500 60200 5 8 0 1 90 8 1
pintype=pas
}
L 52300 59900 52700 59900 3 0 0 0 -1 -1
L 52300 60000 52700 60000 3 0 0 0 -1 -1
L 52500 60200 52500 60000 3 0 0 0 -1 -1
L 52500 59900 52500 59700 3 0 0 0 -1 -1
T 52000 59700 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 59700 8 10 0 1 90 0 1
refdes=C26
T 51400 59700 5 10 0 0 90 0 1
description=capacitor
T 51600 59700 5 10 0 0 90 0 1
numslots=0
T 51800 59700 5 10 0 0 90 0 1
symversion=0.1
]
{
T 52000 59700 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 59900 5 10 1 1 180 0 1
refdes=C9
T 51800 59700 5 10 0 0 90 0 1
symversion=0.1
T 52700 59500 5 10 0 0 0 0 1
footprint=0805
T 51800 59600 5 10 1 1 0 0 1
value=nopop
}
C 54700 60300 1 90 0 EMBEDDEDresistor-2.sym
[
P 54600 61200 54600 61050 1 0 0
{
T 54550 61100 5 8 0 1 90 0 1
pinnumber=2
T 54550 61100 5 8 0 0 90 0 1
pinseq=2
T 54550 61100 5 8 0 1 90 0 1
pinlabel=2
T 54550 61100 5 8 0 1 90 0 1
pintype=pas
}
P 54600 60300 54600 60450 1 0 0
{
T 54550 60400 5 8 0 1 90 0 1
pinnumber=1
T 54550 60400 5 8 0 0 90 0 1
pinseq=1
T 54550 60400 5 8 0 1 90 0 1
pinlabel=1
T 54550 60400 5 8 0 1 90 0 1
pintype=pas
}
B 54500 60450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54350 60700 5 10 0 0 90 0 1
device=RESISTOR
T 54400 60500 8 10 0 1 90 0 1
refdes=R18
]
{
T 54350 60700 5 10 0 0 90 0 1
device=RESISTOR
T 54400 60700 5 10 1 1 180 0 1
refdes=R4
T 54700 60300 5 10 0 0 0 0 1
footprint=res300
T 53900 60400 5 10 1 1 0 0 1
value=nopop
}
C 54700 58900 1 90 0 EMBEDDEDresistor-2.sym
[
P 54600 59800 54600 59650 1 0 0
{
T 54550 59700 5 8 0 1 90 0 1
pinnumber=2
T 54550 59700 5 8 0 0 90 0 1
pinseq=2
T 54550 59700 5 8 0 1 90 0 1
pinlabel=2
T 54550 59700 5 8 0 1 90 0 1
pintype=pas
}
P 54600 58900 54600 59050 1 0 0
{
T 54550 59000 5 8 0 1 90 0 1
pinnumber=1
T 54550 59000 5 8 0 0 90 0 1
pinseq=1
T 54550 59000 5 8 0 1 90 0 1
pinlabel=1
T 54550 59000 5 8 0 1 90 0 1
pintype=pas
}
B 54500 59050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54350 59300 5 10 0 0 90 0 1
device=RESISTOR
T 54400 59100 8 10 0 1 90 0 1
refdes=R19
]
{
T 54350 59300 5 10 0 0 90 0 1
device=RESISTOR
T 54300 59700 5 10 1 1 180 0 1
refdes=R5
T 54700 58900 5 10 0 0 0 0 1
footprint=res300
T 54000 59300 5 10 1 1 0 0 1
value=0R
}
C 55300 60700 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 55500 60700 55500 60500 1 0 0
{
T 55550 60550 5 8 1 1 270 6 1
pinnumber=1
T 55450 60500 5 8 0 1 270 8 1
pinseq=1
T 55500 60450 9 8 0 1 270 0 1
pinlabel=+
T 55500 60450 5 8 0 1 270 2 1
pintype=pas
}
P 55500 59800 55500 60000 1 0 0
{
T 55550 59950 5 8 1 1 270 0 1
pinnumber=2
T 55450 60000 5 8 0 1 270 2 1
pinseq=2
T 55500 60050 9 8 0 1 270 6 1
pinlabel=-
T 55500 60050 5 8 0 1 270 8 1
pintype=pas
}
L 55700 60300 55300 60300 3 0 0 0 -1 -1
L 55500 60000 55500 60200 3 0 0 0 -1 -1
L 55500 60300 55500 60500 3 0 0 0 -1 -1
T 56000 60500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 55500 59500 700 75 30 3 0 0 0 -1 -1
L 55700 60411 55600 60411 3 0 0 0 -1 -1
L 55649 60360 55649 60460 3 0 0 0 -1 -1
T 55800 60500 8 10 0 1 270 0 1
refdes=C27
T 56600 60500 5 10 0 0 270 0 1
description=polarized capacitor
T 56400 60500 5 10 0 0 270 0 1
numslots=0
T 56200 60500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56000 60500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 55900 60500 5 10 1 1 0 0 1
refdes=C10
T 56200 60500 5 10 0 0 270 0 1
symversion=0.1
T 55300 60700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
}
C 52400 58500 1 0 0 EMBEDDEDgnd-1.sym
[
P 52500 58600 52500 58800 1 0 1
{
T 52558 58661 5 4 0 1 0 0 1
pinnumber=1
T 52558 58661 5 4 0 0 0 0 1
pinseq=1
T 52558 58661 5 4 0 1 0 0 1
pinlabel=1
T 52558 58661 5 4 0 1 0 0 1
pintype=pwr
}
L 52400 58600 52600 58600 3 0 0 0 -1 -1
L 52455 58550 52545 58550 3 0 0 0 -1 -1
L 52480 58510 52520 58510 3 0 0 0 -1 -1
T 52700 58550 8 10 0 0 0 0 1
net=GND:1
]
C 49000 58400 1 0 0 EMBEDDEDgnd-1.sym
[
P 49100 58500 49100 58700 1 0 1
{
T 49158 58561 5 4 0 1 0 0 1
pinnumber=1
T 49158 58561 5 4 0 0 0 0 1
pinseq=1
T 49158 58561 5 4 0 1 0 0 1
pinlabel=1
T 49158 58561 5 4 0 1 0 0 1
pintype=pwr
}
L 49000 58500 49200 58500 3 0 0 0 -1 -1
L 49055 58450 49145 58450 3 0 0 0 -1 -1
L 49080 58410 49120 58410 3 0 0 0 -1 -1
T 49300 58450 8 10 0 0 0 0 1
net=GND:1
]
C 55400 58400 1 0 0 EMBEDDEDgnd-1.sym
[
P 55500 58500 55500 58700 1 0 1
{
T 55558 58561 5 4 0 1 0 0 1
pinnumber=1
T 55558 58561 5 4 0 0 0 0 1
pinseq=1
T 55558 58561 5 4 0 1 0 0 1
pinlabel=1
T 55558 58561 5 4 0 1 0 0 1
pintype=pwr
}
L 55400 58500 55600 58500 3 0 0 0 -1 -1
L 55455 58450 55545 58450 3 0 0 0 -1 -1
L 55480 58410 55520 58410 3 0 0 0 -1 -1
T 55700 58450 8 10 0 0 0 0 1
net=GND:1
]
C 54500 58400 1 0 0 EMBEDDEDgnd-1.sym
[
P 54600 58500 54600 58700 1 0 1
{
T 54658 58561 5 4 0 1 0 0 1
pinnumber=1
T 54658 58561 5 4 0 0 0 0 1
pinseq=1
T 54658 58561 5 4 0 1 0 0 1
pinlabel=1
T 54658 58561 5 4 0 1 0 0 1
pintype=pwr
}
L 54500 58500 54700 58500 3 0 0 0 -1 -1
L 54555 58450 54645 58450 3 0 0 0 -1 -1
L 54580 58410 54620 58410 3 0 0 0 -1 -1
T 54800 58450 8 10 0 0 0 0 1
net=GND:1
]
C 48900 62200 1 0 0 EMBEDDEDvcc-1.sym
[
P 49100 62200 49100 62400 1 0 0
{
T 49150 62250 5 6 0 1 0 0 1
pinnumber=1
T 49150 62250 5 6 0 0 0 0 1
pinseq=1
T 49150 62250 5 6 0 1 0 0 1
pinlabel=1
T 49150 62250 5 6 0 1 0 0 1
pintype=pwr
}
L 48950 62400 49250 62400 3 0 0 0 -1 -1
T 48975 62450 9 8 1 0 0 0 1
Vcc
T 49350 62400 8 10 0 0 0 0 1
net=Vcc:1
]
N 49100 58700 49100 60200 4
N 49100 61100 49100 62200 4
N 51000 61800 49100 61800 4
N 52000 63400 50400 63400 4
N 50400 63400 50400 61800 4
N 52900 63400 54600 63400 4
N 54600 63400 54600 61200 4
N 53900 61400 54600 61400 4
N 53900 61800 54600 61800 4
N 52500 60700 52500 60400 4
N 52500 59500 52500 58800 4
N 54600 60300 54600 59800 4
N 54600 58700 54600 58900 4
N 55500 60700 55500 85000 4
N 55500 61400 54600 61400 4
N 55500 59800 55500 58700 4
N 54600 60100 53500 60100 4
N 53500 60100 53500 60600 4
N 53500 60600 52500 60600 4
N 55500 85000 72000 85000 4
N 72000 73700 72000 85000 4
N 72000 73700 74000 73675 4
C 73700 36200 1 180 0 EMBEDDED7404-1.sym
[
L 73400 35400 72900 35700 3 0 0 0 -1 -1
T 73100 35300 5 10 0 0 180 0 1
device=7404
T 73100 35100 5 10 0 0 180 0 1
slot=1
T 73100 34900 5 10 0 0 180 0 1
numslots=6
T 73100 34700 5 10 0 0 180 0 1
slotdef=1:1,2
T 73100 34500 5 10 0 0 180 0 1
slotdef=2:3,4
T 73100 34300 5 10 0 0 180 0 1
slotdef=3:5,6
T 73100 34100 5 10 0 0 180 0 1
slotdef=4:9,8
T 73100 33900 5 10 0 0 180 0 1
slotdef=5:11,10
T 73100 33700 5 10 0 0 180 0 1
slotdef=6:13,12
L 72900 35700 73400 36000 3 0 0 0 -1 -1
L 73400 35400 73400 35700 3 0 0 0 -1 -1
L 73400 35700 73400 36000 3 0 0 0 -1 -1
V 72850 35700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 73400 35700 73700 35700 1 0 1
{
T 73500 35650 5 8 1 1 180 6 1
pinnumber=9
T 73500 35750 5 8 0 1 180 8 1
pinseq=1
T 73350 35700 9 8 0 1 180 0 1
pinlabel=A
T 73350 35700 5 8 0 1 180 2 1
pintype=in
}
P 72600 35700 72800 35700 1 0 0
{
T 72800 35650 5 8 1 1 180 0 1
pinnumber=8
T 72800 35750 5 8 0 1 180 2 1
pinseq=2
T 72950 35700 9 8 0 1 180 6 1
pinlabel=Y
T 72950 35700 5 8 0 1 180 8 1
pintype=out
}
T 73400 36200 9 8 1 0 180 0 1
7404
T 73400 35300 8 10 0 1 180 0 1
refdes=U57
T 73100 33300 5 10 0 0 180 0 1
pins=14
T 73100 33500 5 10 0 0 180 0 1
class=IC
T 73100 32900 5 10 0 0 180 0 1
net=GND:7
T 73100 33100 5 10 0 0 180 0 1
net=Vcc:14
T 73100 32700 5 10 0 0 180 0 1
footprint=DIP14
T 73100 32500 5 10 0 0 180 0 1
description=6 NOT gates
T 73100 32300 5 10 0 0 180 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 73100 35300 5 10 0 0 180 0 1
device=7404
T 73400 35300 5 10 1 1 180 0 1
refdes=U42
T 73100 32700 5 10 0 0 180 0 1
footprint=DIP14
T 73700 36200 5 10 0 0 0 0 1
slot=4
}
C 71700 36200 1 180 0 EMBEDDED7404-1.sym
[
L 71400 35400 70900 35700 3 0 0 0 -1 -1
T 71100 35300 5 10 0 0 180 0 1
device=7404
T 71100 35100 5 10 0 0 180 0 1
slot=1
T 71100 34900 5 10 0 0 180 0 1
numslots=6
T 71100 34700 5 10 0 0 180 0 1
slotdef=1:1,2
T 71100 34500 5 10 0 0 180 0 1
slotdef=2:3,4
T 71100 34300 5 10 0 0 180 0 1
slotdef=3:5,6
T 71100 34100 5 10 0 0 180 0 1
slotdef=4:9,8
T 71100 33900 5 10 0 0 180 0 1
slotdef=5:11,10
T 71100 33700 5 10 0 0 180 0 1
slotdef=6:13,12
L 70900 35700 71400 36000 3 0 0 0 -1 -1
L 71400 35400 71400 35700 3 0 0 0 -1 -1
L 71400 35700 71400 36000 3 0 0 0 -1 -1
V 70850 35700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 71400 35700 71700 35700 1 0 1
{
T 71500 35650 5 8 1 1 180 6 1
pinnumber=5
T 71500 35750 5 8 0 1 180 8 1
pinseq=1
T 71350 35700 9 8 0 1 180 0 1
pinlabel=A
T 71350 35700 5 8 0 1 180 2 1
pintype=in
}
P 70600 35700 70800 35700 1 0 0
{
T 70800 35650 5 8 1 1 180 0 1
pinnumber=6
T 70800 35750 5 8 0 1 180 2 1
pinseq=2
T 70950 35700 9 8 0 1 180 6 1
pinlabel=Y
T 70950 35700 5 8 0 1 180 8 1
pintype=out
}
T 71400 36200 9 8 1 0 180 0 1
7404
T 71400 35300 8 10 0 1 180 0 1
refdes=U58
T 71100 33300 5 10 0 0 180 0 1
pins=14
T 71100 33500 5 10 0 0 180 0 1
class=IC
T 71100 32900 5 10 0 0 180 0 1
net=GND:7
T 71100 33100 5 10 0 0 180 0 1
net=Vcc:14
T 71100 32700 5 10 0 0 180 0 1
footprint=DIP14
T 71100 32500 5 10 0 0 180 0 1
description=6 NOT gates
T 71100 32300 5 10 0 0 180 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 71100 35300 5 10 0 0 180 0 1
device=7404
T 71400 35300 5 10 1 1 180 0 1
refdes=U42
T 71100 32700 5 10 0 0 180 0 1
footprint=DIP14
T 71700 36200 5 10 0 0 0 0 1
slot=3
}
C 74600 34200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 74400 34200 74400 34400 1 0 0
{
T 74350 34350 5 8 0 1 90 6 1
pinnumber=1
T 74450 34350 5 8 0 1 90 8 1
pinseq=1
T 74400 34400 9 8 0 1 90 0 1
pinlabel=1
T 74400 34400 5 8 0 1 90 2 1
pintype=pas
}
P 74400 35100 74400 34900 1 0 0
{
T 74350 34950 5 8 0 1 90 0 1
pinnumber=2
T 74450 34950 5 8 0 1 90 2 1
pinseq=2
T 74400 34900 9 8 0 1 90 6 1
pinlabel=2
T 74400 34900 5 8 0 1 90 8 1
pintype=pas
}
L 74200 34600 74600 34600 3 0 0 0 -1 -1
L 74200 34700 74600 34700 3 0 0 0 -1 -1
L 74400 34900 74400 34700 3 0 0 0 -1 -1
L 74400 34600 74400 34400 3 0 0 0 -1 -1
T 73900 34400 5 10 0 0 90 0 1
device=CAPACITOR
T 74100 34400 8 10 0 1 90 0 1
refdes=C28
T 73300 34400 5 10 0 0 90 0 1
description=capacitor
T 73500 34400 5 10 0 0 90 0 1
numslots=0
T 73700 34400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 73900 34400 5 10 0 0 90 0 1
device=CAPACITOR
T 74000 34900 5 10 1 1 180 0 1
refdes=C11
T 73700 34400 5 10 0 0 90 0 1
symversion=0.1
T 74600 34200 5 10 0 0 0 0 1
footprint=0805
T 73600 34500 5 10 1 1 0 0 1
value=1uF
}
C 74300 32600 1 0 0 EMBEDDEDgnd-1.sym
[
P 74400 32700 74400 32900 1 0 1
{
T 74458 32761 5 4 0 1 0 0 1
pinnumber=1
T 74458 32761 5 4 0 0 0 0 1
pinseq=1
T 74458 32761 5 4 0 1 0 0 1
pinlabel=1
T 74458 32761 5 4 0 1 0 0 1
pintype=pwr
}
L 74300 32700 74500 32700 3 0 0 0 -1 -1
L 74355 32650 74445 32650 3 0 0 0 -1 -1
L 74380 32610 74420 32610 3 0 0 0 -1 -1
T 74600 32650 8 10 0 0 0 0 1
net=GND:1
]
C 74500 36100 1 90 0 EMBEDDEDresistor-2.sym
[
P 74400 37000 74400 36850 1 0 0
{
T 74350 36900 5 8 0 1 90 0 1
pinnumber=2
T 74350 36900 5 8 0 0 90 0 1
pinseq=2
T 74350 36900 5 8 0 1 90 0 1
pinlabel=2
T 74350 36900 5 8 0 1 90 0 1
pintype=pas
}
P 74400 36100 74400 36250 1 0 0
{
T 74350 36200 5 8 0 1 90 0 1
pinnumber=1
T 74350 36200 5 8 0 0 90 0 1
pinseq=1
T 74350 36200 5 8 0 1 90 0 1
pinlabel=1
T 74350 36200 5 8 0 1 90 0 1
pintype=pas
}
B 74300 36250 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 74150 36500 5 10 0 0 90 0 1
device=RESISTOR
T 74200 36300 8 10 0 1 90 0 1
refdes=R20
]
{
T 74150 36500 5 10 0 0 90 0 1
device=RESISTOR
T 74100 36900 5 10 1 1 180 0 1
refdes=R6
T 74500 36100 5 10 0 0 0 0 1
footprint=res300
T 73800 36500 5 10 1 1 0 0 1
value=4k7
}
C 74600 37500 1 0 1 EMBEDDEDvcc-1.sym
[
P 74400 37500 74400 37700 1 0 0
{
T 74350 37550 5 6 0 1 0 6 1
pinnumber=1
T 74350 37550 5 6 0 0 0 6 1
pinseq=1
T 74350 37550 5 6 0 1 0 6 1
pinlabel=1
T 74350 37550 5 6 0 1 0 6 1
pintype=pwr
}
L 74550 37700 74250 37700 3 0 0 0 -1 -1
T 74525 37750 9 8 1 0 0 6 1
Vcc
T 74150 37700 8 10 0 0 0 6 1
net=Vcc:1
]
N 71700 35700 72600 35700 4
N 73700 35700 74400 35700 4
N 74400 35100 74400 36100 4
N 74400 37000 74400 37500 4
N 74400 34200 74400 32900 4
N 70600 35700 66500 35700 4
{
T 68600 35800 5 10 1 1 0 0 1
netname=HW_RESET
}
C 66500 35700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66500 35300 5 8 0 0 180 0 1
device=none
P 66500 35700 66400 35600 1 0 0
{
T 66500 35200 5 8 0 0 180 0 1
pinseq=1
T 66500 35100 5 8 0 0 180 0 1
pinnumber=1
T 66500 35000 5 8 0 0 180 0 1
pintype=pas
T 66500 34900 5 8 0 0 180 0 1
pinlabel=netside
}
T 66500 35400 5 8 0 0 180 0 1
graphical=1
L 66300 35500 66400 35600 10 30 0 0 -1 -1
]
{
T 66500 35300 5 8 0 0 180 0 1
device=none
}
C 52400 34600 1 0 0 EMBEDDED74153-1.sym
[
V 52650 37600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52400 37600 52600 37600 1 0 0
{
T 52600 37650 5 8 1 1 0 6 1
pinnumber=1
T 52600 37550 5 8 0 1 0 8 1
pinseq=1
T 52750 37600 9 8 1 1 0 0 1
pinlabel=\_EN1\_
T 52750 37600 5 8 0 1 0 2 1
pintype=in
}
P 52400 38000 52700 38000 1 0 0
{
T 52600 38050 5 8 1 1 0 6 1
pinnumber=2
T 52600 37950 5 8 0 1 0 8 1
pinseq=2
T 52750 38000 9 8 1 1 0 0 1
pinlabel=B
T 52750 38000 5 8 0 1 0 2 1
pintype=in
}
P 52400 36400 52700 36400 1 0 0
{
T 52600 36450 5 8 1 1 0 6 1
pinnumber=3
T 52600 36350 5 8 0 1 0 8 1
pinseq=3
T 52750 36400 9 8 1 1 0 0 1
pinlabel=1C3
T 52750 36400 5 8 0 1 0 2 1
pintype=in
}
P 52400 36700 52700 36700 1 0 0
{
T 52600 36750 5 8 1 1 0 6 1
pinnumber=4
T 52600 36650 5 8 0 1 0 8 1
pinseq=4
T 52750 36700 9 8 1 1 0 0 1
pinlabel=1C2
T 52750 36700 5 8 0 1 0 2 1
pintype=in
}
P 52400 37000 52700 37000 1 0 0
{
T 52600 37050 5 8 1 1 0 6 1
pinnumber=5
T 52600 36950 5 8 0 1 0 8 1
pinseq=5
T 52750 37000 9 8 1 1 0 0 1
pinlabel=1C1
T 52750 37000 5 8 0 1 0 2 1
pintype=in
}
P 52400 37300 52700 37300 1 0 0
{
T 52600 37350 5 8 1 1 0 6 1
pinnumber=6
T 52600 37250 5 8 0 1 0 8 1
pinseq=6
T 52750 37300 9 8 1 1 0 0 1
pinlabel=1C0
T 52750 37300 5 8 0 1 0 2 1
pintype=in
}
P 54100 37600 54400 37600 1 0 1
{
T 54200 37650 5 8 1 1 0 0 1
pinnumber=7
T 54200 37550 5 8 0 1 0 2 1
pinseq=7
T 54050 37600 9 8 1 1 0 6 1
pinlabel=1Y
T 54050 37600 5 8 0 1 0 8 1
pintype=out
}
V 52650 36000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52400 36000 52600 36000 1 0 0
{
T 52600 36050 5 8 1 1 0 6 1
pinnumber=15
T 52600 35950 5 8 0 1 0 8 1
pinseq=15
T 52750 36000 9 8 1 1 0 0 1
pinlabel=\_EN2\_
T 52750 36000 5 8 0 1 0 2 1
pintype=in
}
P 52400 38300 52700 38300 1 0 0
{
T 52600 38350 5 8 1 1 0 6 1
pinnumber=14
T 52600 38250 5 8 0 1 0 8 1
pinseq=14
T 52750 38300 9 8 1 1 0 0 1
pinlabel=A
T 52750 38300 5 8 0 1 0 2 1
pintype=in
}
P 52400 34800 52700 34800 1 0 0
{
T 52600 34850 5 8 1 1 0 6 1
pinnumber=13
T 52600 34750 5 8 0 1 0 8 1
pinseq=13
T 52750 34800 9 8 1 1 0 0 1
pinlabel=2C3
T 52750 34800 5 8 0 1 0 2 1
pintype=in
}
P 52400 35100 52700 35100 1 0 0
{
T 52600 35150 5 8 1 1 0 6 1
pinnumber=12
T 52600 35050 5 8 0 1 0 8 1
pinseq=12
T 52750 35100 9 8 1 1 0 0 1
pinlabel=2C2
T 52750 35100 5 8 0 1 0 2 1
pintype=in
}
P 52400 35400 52700 35400 1 0 0
{
T 52600 35450 5 8 1 1 0 6 1
pinnumber=11
T 52600 35350 5 8 0 1 0 8 1
pinseq=11
T 52750 35400 9 8 1 1 0 0 1
pinlabel=2C1
T 52750 35400 5 8 0 1 0 2 1
pintype=in
}
P 52400 35700 52700 35700 1 0 0
{
T 52600 35750 5 8 1 1 0 6 1
pinnumber=10
T 52600 35650 5 8 0 1 0 8 1
pinseq=10
T 52750 35700 9 8 1 1 0 0 1
pinlabel=2C0
T 52750 35700 5 8 0 1 0 2 1
pintype=in
}
P 54100 36000 54400 36000 1 0 1
{
T 54200 36050 5 8 1 1 0 0 1
pinnumber=9
T 54200 35950 5 8 0 1 0 2 1
pinseq=9
T 54050 36000 9 8 1 1 0 6 1
pinlabel=2Y
T 54050 36000 5 8 0 1 0 8 1
pintype=out
}
B 52700 34600 1400 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52700 38850 5 10 0 0 0 0 1
device=74153
T 54100 38700 8 10 0 1 0 6 1
refdes=U59
T 52700 39050 5 10 0 0 0 0 1
footprint=DIP16
T 52700 39250 5 10 0 0 0 0 1
description=2 4-to-1 multiplexer
T 52700 39850 5 10 0 0 0 0 1
numslots=0
T 52700 39450 5 10 0 0 0 0 1
net=Vcc:16
T 52700 39650 5 10 0 0 0 0 1
net=GND:8
T 52700 38650 9 10 1 0 0 0 1
74153
T 52700 40050 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc153.pdf
]
{
T 52700 38850 5 10 0 0 0 0 1
device=74153
T 54100 38700 5 10 1 1 0 6 1
refdes=U40
T 52700 39050 5 10 0 0 0 0 1
footprint=DIP16
}
N 54400 37600 58200 37600 4
{
T 54400 37700 5 10 1 1 0 0 1
netname=CLK
}
C 57700 54700 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 57900 54700 57900 54500 1 0 0
{
T 57950 54550 5 8 0 1 270 6 1
pinnumber=1
T 57850 54550 5 8 0 1 270 8 1
pinseq=1
T 57900 54500 9 8 0 1 270 0 1
pinlabel=1
T 57900 54500 5 8 0 1 270 2 1
pintype=pas
}
P 57900 53800 57900 54000 1 0 0
{
T 57950 53950 5 8 0 1 270 0 1
pinnumber=2
T 57850 53950 5 8 0 1 270 2 1
pinseq=2
T 57900 54000 9 8 0 1 270 6 1
pinlabel=2
T 57900 54000 5 8 0 1 270 8 1
pintype=pas
}
L 58100 54300 57700 54300 3 0 0 0 -1 -1
L 58100 54200 57700 54200 3 0 0 0 -1 -1
L 57900 54000 57900 54200 3 0 0 0 -1 -1
L 57900 54300 57900 54500 3 0 0 0 -1 -1
T 58400 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 58200 54500 8 10 0 1 270 0 1
refdes=C29
T 59000 54500 5 10 0 0 270 0 1
description=capacitor
T 58800 54500 5 10 0 0 270 0 1
numslots=0
T 58600 54500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 58400 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 58200 54300 5 10 1 1 0 0 1
refdes=C12
T 58600 54500 5 10 0 0 270 0 1
symversion=0.1
T 57700 54700 5 10 0 0 0 0 1
footprint=0805
T 58200 54100 5 10 1 1 0 0 1
value=100nF
}
N 48700 37300 52400 37300 4
C 50500 34000 1 0 0 EMBEDDEDgnd-1.sym
[
P 50600 34100 50600 34300 1 0 1
{
T 50658 34161 5 4 0 1 0 0 1
pinnumber=1
T 50658 34161 5 4 0 0 0 0 1
pinseq=1
T 50658 34161 5 4 0 1 0 0 1
pinlabel=1
T 50658 34161 5 4 0 1 0 0 1
pintype=pwr
}
L 50500 34100 50700 34100 3 0 0 0 -1 -1
L 50555 34050 50645 34050 3 0 0 0 -1 -1
L 50580 34010 50620 34010 3 0 0 0 -1 -1
T 50800 34050 8 10 0 0 0 0 1
net=GND:1
]
N 50600 34300 50600 37600 4
N 50600 36000 52400 36000 4
N 50600 37600 52400 37600 4
U 66200 56500 66200 55800 10 0
U 66200 55800 49700 55800 10 0
U 49700 55800 49700 37800 10 1
N 52400 38300 49900 38300 4
{
T 50400 38400 5 10 1 1 0 0 1
netname=SW0
}
C 49900 38300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 49500 38300 5 8 0 0 90 0 1
device=none
P 49900 38300 49800 38400 1 0 0
{
T 49400 38300 5 8 0 0 90 0 1
pinseq=1
T 49300 38300 5 8 0 0 90 0 1
pinnumber=1
T 49200 38300 5 8 0 0 90 0 1
pintype=pas
T 49100 38300 5 8 0 0 90 0 1
pinlabel=netside
}
T 49600 38300 5 8 0 0 90 0 1
graphical=1
L 49700 38500 49800 38400 10 30 0 0 -1 -1
]
{
T 49500 38300 5 8 0 0 90 0 1
device=none
}
N 52400 38000 49900 38000 4
{
T 50400 38100 5 10 1 1 0 0 1
netname=SW1
}
C 49900 38000 1 90 0 EMBEDDEDbusripper-1.sym
[
T 49500 38000 5 8 0 0 90 0 1
device=none
P 49900 38000 49800 38100 1 0 0
{
T 49400 38000 5 8 0 0 90 0 1
pinseq=1
T 49300 38000 5 8 0 0 90 0 1
pinnumber=1
T 49200 38000 5 8 0 0 90 0 1
pintype=pas
T 49100 38000 5 8 0 0 90 0 1
pinlabel=netside
}
T 49600 38000 5 8 0 0 90 0 1
graphical=1
L 49700 38200 49800 38100 10 30 0 0 -1 -1
]
{
T 49500 38000 5 8 0 0 90 0 1
device=none
}
N 46200 37300 47600 37300 4
U 49700 37800 49700 34600 10 -1
N 52400 37000 49900 37000 4
{
T 50700 37100 5 10 1 1 0 0 1
netname=A_CLK
}
C 49900 37000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 49900 36600 5 8 0 0 180 0 1
device=none
P 49900 37000 49800 36900 1 0 0
{
T 49900 36500 5 8 0 0 180 0 1
pinseq=1
T 49900 36400 5 8 0 0 180 0 1
pinnumber=1
T 49900 36300 5 8 0 0 180 0 1
pintype=pas
T 49900 36200 5 8 0 0 180 0 1
pinlabel=netside
}
T 49900 36700 5 8 0 0 180 0 1
graphical=1
L 49700 36800 49800 36900 10 30 0 0 -1 -1
]
{
T 49900 36600 5 8 0 0 180 0 1
device=none
}
N 52400 35400 49900 35400 4
{
T 50700 35500 5 10 1 1 0 0 1
netname=A_RES
}
C 49900 35400 1 180 0 EMBEDDEDbusripper-1.sym
[
T 49900 35000 5 8 0 0 180 0 1
device=none
P 49900 35400 49800 35300 1 0 0
{
T 49900 34900 5 8 0 0 180 0 1
pinseq=1
T 49900 34800 5 8 0 0 180 0 1
pinnumber=1
T 49900 34700 5 8 0 0 180 0 1
pintype=pas
T 49900 34600 5 8 0 0 180 0 1
pinlabel=netside
}
T 49900 35100 5 8 0 0 180 0 1
graphical=1
L 49700 35200 49800 35300 10 30 0 0 -1 -1
]
{
T 49900 35000 5 8 0 0 180 0 1
device=none
}
N 61600 40200 58600 40200 4
{
T 60400 40300 5 10 1 1 0 0 1
netname=CLK
}
C 58600 40200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 58200 40200 5 8 0 0 90 0 1
device=none
P 58600 40200 58500 40300 1 0 0
{
T 58100 40200 5 8 0 0 90 0 1
pinseq=1
T 58000 40200 5 8 0 0 90 0 1
pinnumber=1
T 57900 40200 5 8 0 0 90 0 1
pintype=pas
T 57800 40200 5 8 0 0 90 0 1
pinlabel=netside
}
T 58300 40200 5 8 0 0 90 0 1
graphical=1
L 58400 40400 58500 40300 10 30 0 0 -1 -1
]
{
T 58200 40200 5 8 0 0 90 0 1
device=none
}
C 58200 37600 1 270 0 EMBEDDEDbusripper-1.sym
[
T 58600 37600 5 8 0 0 270 0 1
device=none
P 58200 37600 58300 37500 1 0 0
{
T 58700 37600 5 8 0 0 270 0 1
pinseq=1
T 58800 37600 5 8 0 0 270 0 1
pinnumber=1
T 58900 37600 5 8 0 0 270 0 1
pintype=pas
T 59000 37600 5 8 0 0 270 0 1
pinlabel=netside
}
T 58500 37600 5 8 0 0 270 0 1
graphical=1
L 58400 37400 58300 37500 10 30 0 0 -1 -1
]
{
T 58600 37600 5 8 0 0 270 0 1
device=none
}
N 54400 36000 58200 36000 4
{
T 54400 36100 5 10 1 1 0 0 1
netname=RESET
}
C 58200 36000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 58600 36000 5 8 0 0 270 0 1
device=none
P 58200 36000 58300 35900 1 0 0
{
T 58700 36000 5 8 0 0 270 0 1
pinseq=1
T 58800 36000 5 8 0 0 270 0 1
pinnumber=1
T 58900 36000 5 8 0 0 270 0 1
pintype=pas
T 59000 36000 5 8 0 0 270 0 1
pinlabel=netside
}
T 58500 36000 5 8 0 0 270 0 1
graphical=1
L 58400 35800 58300 35900 10 30 0 0 -1 -1
]
{
T 58600 36000 5 8 0 0 270 0 1
device=none
}
N 52400 35700 50100 35700 4
N 50100 32800 50100 35700 4
N 50100 32800 58200 32800 4
{
T 53500 32900 5 10 1 1 0 0 1
netname=HW_RESET
}
C 58200 32800 1 270 0 EMBEDDEDbusripper-1.sym
[
T 58600 32800 5 8 0 0 270 0 1
device=none
P 58200 32800 58300 32700 1 0 0
{
T 58700 32800 5 8 0 0 270 0 1
pinseq=1
T 58800 32800 5 8 0 0 270 0 1
pinnumber=1
T 58900 32800 5 8 0 0 270 0 1
pintype=pas
T 59000 32800 5 8 0 0 270 0 1
pinlabel=netside
}
T 58500 32800 5 8 0 0 270 0 1
graphical=1
L 58400 32600 58300 32700 10 30 0 0 -1 -1
]
{
T 58600 32800 5 8 0 0 270 0 1
device=none
}
C 51500 33800 1 90 0 EMBEDDEDresistor-2.sym
[
P 51400 34700 51400 34550 1 0 0
{
T 51350 34600 5 8 0 1 90 0 1
pinnumber=2
T 51350 34600 5 8 0 0 90 0 1
pinseq=2
T 51350 34600 5 8 0 1 90 0 1
pinlabel=2
T 51350 34600 5 8 0 1 90 0 1
pintype=pas
}
P 51400 33800 51400 33950 1 0 0
{
T 51350 33900 5 8 0 1 90 0 1
pinnumber=1
T 51350 33900 5 8 0 0 90 0 1
pinseq=1
T 51350 33900 5 8 0 1 90 0 1
pinlabel=1
T 51350 33900 5 8 0 1 90 0 1
pintype=pas
}
B 51300 33950 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51150 34200 5 10 0 0 90 0 1
device=RESISTOR
T 51200 34000 8 10 0 1 90 0 1
refdes=R21
]
{
T 51150 34200 5 10 0 0 90 0 1
device=RESISTOR
T 51200 34400 5 10 1 1 180 0 1
refdes=R7
T 51500 33800 5 10 0 0 0 0 1
footprint=res300
T 51000 34100 5 10 1 1 0 0 1
value=1k
}
C 52100 33800 1 90 0 EMBEDDEDresistor-2.sym
[
P 52000 34700 52000 34550 1 0 0
{
T 51950 34600 5 8 0 1 90 0 1
pinnumber=2
T 51950 34600 5 8 0 0 90 0 1
pinseq=2
T 51950 34600 5 8 0 1 90 0 1
pinlabel=2
T 51950 34600 5 8 0 1 90 0 1
pintype=pas
}
P 52000 33800 52000 33950 1 0 0
{
T 51950 33900 5 8 0 1 90 0 1
pinnumber=1
T 51950 33900 5 8 0 0 90 0 1
pinseq=1
T 51950 33900 5 8 0 1 90 0 1
pinlabel=1
T 51950 33900 5 8 0 1 90 0 1
pintype=pas
}
B 51900 33950 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51750 34200 5 10 0 0 90 0 1
device=RESISTOR
T 51800 34000 8 10 0 1 90 0 1
refdes=R22
]
{
T 51750 34200 5 10 0 0 90 0 1
device=RESISTOR
T 52400 34400 5 10 1 1 180 0 1
refdes=R8
T 52100 33800 5 10 0 0 0 0 1
footprint=res300
T 52200 34000 5 10 1 1 0 0 1
value=1k
}
N 52000 34700 52000 38300 4
N 51400 34700 51400 38000 4
C 51300 33300 1 0 0 EMBEDDEDgnd-1.sym
[
P 51400 33400 51400 33600 1 0 1
{
T 51458 33461 5 4 0 1 0 0 1
pinnumber=1
T 51458 33461 5 4 0 0 0 0 1
pinseq=1
T 51458 33461 5 4 0 1 0 0 1
pinlabel=1
T 51458 33461 5 4 0 1 0 0 1
pintype=pwr
}
L 51300 33400 51500 33400 3 0 0 0 -1 -1
L 51355 33350 51445 33350 3 0 0 0 -1 -1
L 51380 33310 51420 33310 3 0 0 0 -1 -1
T 51600 33350 8 10 0 0 0 0 1
net=GND:1
]
C 51900 33300 1 0 0 EMBEDDEDgnd-1.sym
[
P 52000 33400 52000 33600 1 0 1
{
T 52058 33461 5 4 0 1 0 0 1
pinnumber=1
T 52058 33461 5 4 0 0 0 0 1
pinseq=1
T 52058 33461 5 4 0 1 0 0 1
pinlabel=1
T 52058 33461 5 4 0 1 0 0 1
pintype=pwr
}
L 51900 33400 52100 33400 3 0 0 0 -1 -1
L 51955 33350 52045 33350 3 0 0 0 -1 -1
L 51980 33310 52020 33310 3 0 0 0 -1 -1
T 52200 33350 8 10 0 0 0 0 1
net=GND:1
]
N 51400 33800 51400 33600 4
N 52000 33600 52000 33800 4
C 55900 51400 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 56100 51400 56100 51200 1 0 0
{
T 56150 51250 5 8 1 1 270 6 1
pinnumber=1
T 56050 51200 5 8 0 1 270 8 1
pinseq=1
T 56100 51150 9 8 0 1 270 0 1
pinlabel=+
T 56100 51150 5 8 0 1 270 2 1
pintype=pas
}
P 56100 50500 56100 50700 1 0 0
{
T 56150 50650 5 8 1 1 270 0 1
pinnumber=2
T 56050 50700 5 8 0 1 270 2 1
pinseq=2
T 56100 50750 9 8 0 1 270 6 1
pinlabel=-
T 56100 50750 5 8 0 1 270 8 1
pintype=pas
}
L 56300 51000 55900 51000 3 0 0 0 -1 -1
L 56100 50700 56100 50900 3 0 0 0 -1 -1
L 56100 51000 56100 51200 3 0 0 0 -1 -1
T 56600 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 56100 50200 700 75 30 3 0 0 0 -1 -1
L 56300 51111 56200 51111 3 0 0 0 -1 -1
L 56249 51060 56249 51160 3 0 0 0 -1 -1
T 56400 51200 8 10 0 1 270 0 1
refdes=C30
T 57200 51200 5 10 0 0 270 0 1
description=polarized capacitor
T 57000 51200 5 10 0 0 270 0 1
numslots=0
T 56800 51200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56600 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 56400 51100 5 10 1 1 0 0 1
refdes=C13
T 56800 51200 5 10 0 0 270 0 1
symversion=0.1
T 55900 51400 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 56400 50900 5 10 1 1 0 0 1
value=10uF
}
C 54900 51400 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 55100 51400 55100 51200 1 0 0
{
T 55150 51250 5 8 1 1 270 6 1
pinnumber=1
T 55050 51200 5 8 0 1 270 8 1
pinseq=1
T 55100 51150 9 8 0 1 270 0 1
pinlabel=+
T 55100 51150 5 8 0 1 270 2 1
pintype=pas
}
P 55100 50500 55100 50700 1 0 0
{
T 55150 50650 5 8 1 1 270 0 1
pinnumber=2
T 55050 50700 5 8 0 1 270 2 1
pinseq=2
T 55100 50750 9 8 0 1 270 6 1
pinlabel=-
T 55100 50750 5 8 0 1 270 8 1
pintype=pas
}
L 55300 51000 54900 51000 3 0 0 0 -1 -1
L 55100 50700 55100 50900 3 0 0 0 -1 -1
L 55100 51000 55100 51200 3 0 0 0 -1 -1
T 55600 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 55100 50200 700 75 30 3 0 0 0 -1 -1
L 55300 51111 55200 51111 3 0 0 0 -1 -1
L 55249 51060 55249 51160 3 0 0 0 -1 -1
T 55400 51200 8 10 0 1 270 0 1
refdes=C31
T 56200 51200 5 10 0 0 270 0 1
description=polarized capacitor
T 56000 51200 5 10 0 0 270 0 1
numslots=0
T 55800 51200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 55600 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 55400 51100 5 10 1 1 0 0 1
refdes=C14
T 55800 51200 5 10 0 0 270 0 1
symversion=0.1
T 54900 51400 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 55400 50900 5 10 1 1 0 0 1
value=10uF
}
C 54200 51400 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 54400 51400 54400 51200 1 0 0
{
T 54450 51250 5 8 1 1 270 6 1
pinnumber=1
T 54350 51200 5 8 0 1 270 8 1
pinseq=1
T 54400 51150 9 8 0 1 270 0 1
pinlabel=+
T 54400 51150 5 8 0 1 270 2 1
pintype=pas
}
P 54400 50500 54400 50700 1 0 0
{
T 54450 50650 5 8 1 1 270 0 1
pinnumber=2
T 54350 50700 5 8 0 1 270 2 1
pinseq=2
T 54400 50750 9 8 0 1 270 6 1
pinlabel=-
T 54400 50750 5 8 0 1 270 8 1
pintype=pas
}
L 54600 51000 54200 51000 3 0 0 0 -1 -1
L 54400 50700 54400 50900 3 0 0 0 -1 -1
L 54400 51000 54400 51200 3 0 0 0 -1 -1
T 54900 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
A 54400 50200 700 75 30 3 0 0 0 -1 -1
L 54600 51111 54500 51111 3 0 0 0 -1 -1
L 54549 51060 54549 51160 3 0 0 0 -1 -1
T 54700 51200 8 10 0 1 270 0 1
refdes=C32
T 55500 51200 5 10 0 0 270 0 1
description=polarized capacitor
T 55300 51200 5 10 0 0 270 0 1
numslots=0
T 55100 51200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 54900 51200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 53700 51100 5 10 1 1 0 0 1
refdes=C15
T 55100 51200 5 10 0 0 270 0 1
symversion=0.1
T 54200 51400 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 53600 50900 5 10 1 1 0 0 1
value=10uF
}
C 55000 49700 1 0 0 EMBEDDEDgnd-1.sym
[
P 55100 49800 55100 50000 1 0 1
{
T 55158 49861 5 4 0 1 0 0 1
pinnumber=1
T 55158 49861 5 4 0 0 0 0 1
pinseq=1
T 55158 49861 5 4 0 1 0 0 1
pinlabel=1
T 55158 49861 5 4 0 1 0 0 1
pintype=pwr
}
L 55000 49800 55200 49800 3 0 0 0 -1 -1
L 55055 49750 55145 49750 3 0 0 0 -1 -1
L 55080 49710 55120 49710 3 0 0 0 -1 -1
T 55300 49750 8 10 0 0 0 0 1
net=GND:1
]
C 54900 52000 1 0 0 EMBEDDEDvcc-1.sym
[
P 55100 52000 55100 52200 1 0 0
{
T 55150 52050 5 6 0 1 0 0 1
pinnumber=1
T 55150 52050 5 6 0 0 0 0 1
pinseq=1
T 55150 52050 5 6 0 1 0 0 1
pinlabel=1
T 55150 52050 5 6 0 1 0 0 1
pintype=pwr
}
L 54950 52200 55250 52200 3 0 0 0 -1 -1
T 54975 52250 9 8 1 0 0 0 1
Vcc
T 55350 52200 8 10 0 0 0 0 1
net=Vcc:1
]
N 54400 51400 54400 51700 4
N 54400 51700 56100 51700 4
N 56100 51700 56100 51400 4
N 55100 51400 55100 51700 4
N 55100 52000 55100 51700 4
N 54400 50500 54400 50200 4
N 54400 50200 55100 50200 4
N 55100 50000 55100 50500 4
N 55100 50200 56100 50200 4
N 56100 50200 56100 50500 4
U 60500 76200 60500 73900 10 -1
U 60500 73900 67700 73900 10 0
U 67700 73900 67700 79900 10 1
U 66700 56700 66700 62550 10 -1
N 65400 61100 66000 61100 4
{
T 65500 61100 5 10 1 1 0 0 1
netname=SCL
}
C 66000 61100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 61100 5 8 0 0 270 0 1
device=none
P 66000 61100 66100 61000 1 0 0
{
T 66500 61100 5 8 0 0 270 0 1
pinseq=1
T 66600 61100 5 8 0 0 270 0 1
pinnumber=1
T 66700 61100 5 8 0 0 270 0 1
pintype=pas
T 66800 61100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 61100 5 8 0 0 270 0 1
graphical=1
L 66200 60900 66100 61000 10 30 0 0 -1 -1
]
{
T 66400 61100 5 8 0 0 270 0 1
device=none
}
N 65400 59100 66000 59100 4
{
T 65500 59200 5 10 1 1 0 0 1
netname=SCK
}
C 66500 58300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66900 58300 5 8 0 0 270 0 1
device=none
P 66500 58300 66600 58200 1 0 0
{
T 67000 58300 5 8 0 0 270 0 1
pinseq=1
T 67100 58300 5 8 0 0 270 0 1
pinnumber=1
T 67200 58300 5 8 0 0 270 0 1
pintype=pas
T 67300 58300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66800 58300 5 8 0 0 270 0 1
graphical=1
L 66700 58100 66600 58200 10 30 0 0 -1 -1
]
{
T 66900 58300 5 8 0 0 270 0 1
device=none
}
C 66500 57900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66900 57900 5 8 0 0 270 0 1
device=none
P 66500 57900 66600 57800 1 0 0
{
T 67000 57900 5 8 0 0 270 0 1
pinseq=1
T 67100 57900 5 8 0 0 270 0 1
pinnumber=1
T 67200 57900 5 8 0 0 270 0 1
pintype=pas
T 67300 57900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66800 57900 5 8 0 0 270 0 1
graphical=1
L 66700 57700 66600 57800 10 30 0 0 -1 -1
]
{
T 66900 57900 5 8 0 0 270 0 1
device=none
}
C 66500 57500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66900 57500 5 8 0 0 270 0 1
device=none
P 66500 57500 66600 57400 1 0 0
{
T 67000 57500 5 8 0 0 270 0 1
pinseq=1
T 67100 57500 5 8 0 0 270 0 1
pinnumber=1
T 67200 57500 5 8 0 0 270 0 1
pintype=pas
T 67300 57500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66800 57500 5 8 0 0 270 0 1
graphical=1
L 66700 57300 66600 57400 10 30 0 0 -1 -1
]
{
T 66900 57500 5 8 0 0 270 0 1
device=none
}
N 68600 61600 66900 61600 4
{
T 67500 61600 5 10 1 1 0 0 1
netname=AUXIO1
}
C 66900 61600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66900 61200 5 8 0 0 180 0 1
device=none
P 66900 61600 66800 61500 1 0 0
{
T 66900 61100 5 8 0 0 180 0 1
pinseq=1
T 66900 61000 5 8 0 0 180 0 1
pinnumber=1
T 66900 60900 5 8 0 0 180 0 1
pintype=pas
T 66900 60800 5 8 0 0 180 0 1
pinlabel=netside
}
T 66900 61300 5 8 0 0 180 0 1
graphical=1
L 66700 61400 66800 61500 10 30 0 0 -1 -1
]
{
T 66900 61200 5 8 0 0 180 0 1
device=none
}
C 66900 61200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66900 60800 5 8 0 0 180 0 1
device=none
P 66900 61200 66800 61100 1 0 0
{
T 66900 60700 5 8 0 0 180 0 1
pinseq=1
T 66900 60600 5 8 0 0 180 0 1
pinnumber=1
T 66900 60500 5 8 0 0 180 0 1
pintype=pas
T 66900 60400 5 8 0 0 180 0 1
pinlabel=netside
}
T 66900 60900 5 8 0 0 180 0 1
graphical=1
L 66700 61000 66800 61100 10 30 0 0 -1 -1
]
{
T 66900 60800 5 8 0 0 180 0 1
device=none
}
N 68600 61200 66900 61200 4
{
T 67500 61200 5 10 1 1 0 0 1
netname=AUXIO2
}
N 61800 76000 60700 76000 4
{
T 61100 76000 5 10 1 1 0 0 1
netname=CTCIO1
}
C 60700 76000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60700 75600 5 8 0 0 180 0 1
device=none
P 60700 76000 60600 75900 1 0 0
{
T 60700 75500 5 8 0 0 180 0 1
pinseq=1
T 60700 75400 5 8 0 0 180 0 1
pinnumber=1
T 60700 75300 5 8 0 0 180 0 1
pintype=pas
T 60700 75200 5 8 0 0 180 0 1
pinlabel=netside
}
T 60700 75700 5 8 0 0 180 0 1
graphical=1
L 60500 75800 60600 75900 10 30 0 0 -1 -1
]
{
T 60700 75600 5 8 0 0 180 0 1
device=none
}
N 61800 75600 60700 75600 4
{
T 61100 75600 5 10 1 1 0 0 1
netname=CTCIO2
}
C 60700 75600 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60700 75200 5 8 0 0 180 0 1
device=none
P 60700 75600 60600 75500 1 0 0
{
T 60700 75100 5 8 0 0 180 0 1
pinseq=1
T 60700 75000 5 8 0 0 180 0 1
pinnumber=1
T 60700 74900 5 8 0 0 180 0 1
pintype=pas
T 60700 74800 5 8 0 0 180 0 1
pinlabel=netside
}
T 60700 75300 5 8 0 0 180 0 1
graphical=1
L 60500 75400 60600 75500 10 30 0 0 -1 -1
]
{
T 60700 75200 5 8 0 0 180 0 1
device=none
}
N 61800 75200 60700 75200 4
{
T 61100 75200 5 10 1 1 0 0 1
netname=CTCIO3
}
C 60700 75200 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60700 74800 5 8 0 0 180 0 1
device=none
P 60700 75200 60600 75100 1 0 0
{
T 60700 74700 5 8 0 0 180 0 1
pinseq=1
T 60700 74600 5 8 0 0 180 0 1
pinnumber=1
T 60700 74500 5 8 0 0 180 0 1
pintype=pas
T 60700 74400 5 8 0 0 180 0 1
pinlabel=netside
}
T 60700 74900 5 8 0 0 180 0 1
graphical=1
L 60500 75000 60600 75100 10 30 0 0 -1 -1
]
{
T 60700 74800 5 8 0 0 180 0 1
device=none
}
N 61800 74800 60700 74800 4
{
T 61100 74800 5 10 1 1 0 0 1
netname=CTCIO4
}
C 60700 74800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60700 74400 5 8 0 0 180 0 1
device=none
P 60700 74800 60600 74700 1 0 0
{
T 60700 74300 5 8 0 0 180 0 1
pinseq=1
T 60700 74200 5 8 0 0 180 0 1
pinnumber=1
T 60700 74100 5 8 0 0 180 0 1
pintype=pas
T 60700 74000 5 8 0 0 180 0 1
pinlabel=netside
}
T 60700 74500 5 8 0 0 180 0 1
graphical=1
L 60500 74600 60600 74700 10 30 0 0 -1 -1
]
{
T 60700 74400 5 8 0 0 180 0 1
device=none
}
N 65400 76000 67500 76000 4
{
T 66100 76000 5 10 1 1 0 0 1
netname=CTCIO5
}
C 67500 76000 1 0 0 EMBEDDEDbusripper-1.sym
[
T 67500 76400 5 8 0 0 0 0 1
device=none
P 67500 76000 67600 76100 1 0 0
{
T 67500 76500 5 8 0 0 0 0 1
pinseq=1
T 67500 76600 5 8 0 0 0 0 1
pinnumber=1
T 67500 76700 5 8 0 0 0 0 1
pintype=pas
T 67500 76800 5 8 0 0 0 0 1
pinlabel=netside
}
T 67500 76300 5 8 0 0 0 0 1
graphical=1
L 67700 76200 67600 76100 10 30 0 0 -1 -1
]
{
T 67500 76400 5 8 0 0 0 0 1
device=none
}
N 65400 75600 67500 75600 4
{
T 66100 75600 5 10 1 1 0 0 1
netname=CTCIO6
}
C 67500 75600 1 0 0 EMBEDDEDbusripper-1.sym
[
T 67500 76000 5 8 0 0 0 0 1
device=none
P 67500 75600 67600 75700 1 0 0
{
T 67500 76100 5 8 0 0 0 0 1
pinseq=1
T 67500 76200 5 8 0 0 0 0 1
pinnumber=1
T 67500 76300 5 8 0 0 0 0 1
pintype=pas
T 67500 76400 5 8 0 0 0 0 1
pinlabel=netside
}
T 67500 75900 5 8 0 0 0 0 1
graphical=1
L 67700 75800 67600 75700 10 30 0 0 -1 -1
]
{
T 67500 76000 5 8 0 0 0 0 1
device=none
}
N 65400 75200 67500 75200 4
{
T 66100 75200 5 10 1 1 0 0 1
netname=CTCIO7
}
C 67500 75200 1 0 0 EMBEDDEDbusripper-1.sym
[
T 67500 75600 5 8 0 0 0 0 1
device=none
P 67500 75200 67600 75300 1 0 0
{
T 67500 75700 5 8 0 0 0 0 1
pinseq=1
T 67500 75800 5 8 0 0 0 0 1
pinnumber=1
T 67500 75900 5 8 0 0 0 0 1
pintype=pas
T 67500 76000 5 8 0 0 0 0 1
pinlabel=netside
}
T 67500 75500 5 8 0 0 0 0 1
graphical=1
L 67700 75400 67600 75300 10 30 0 0 -1 -1
]
{
T 67500 75600 5 8 0 0 0 0 1
device=none
}
N 68400 79200 67900 79200 4
{
T 68000 79200 5 10 1 1 0 0 1
netname=CTCIO1
}
C 67900 79200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 79200 5 8 0 0 90 0 1
device=none
P 67900 79200 67800 79300 1 0 0
{
T 67400 79200 5 8 0 0 90 0 1
pinseq=1
T 67300 79200 5 8 0 0 90 0 1
pinnumber=1
T 67200 79200 5 8 0 0 90 0 1
pintype=pas
T 67100 79200 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 79200 5 8 0 0 90 0 1
graphical=1
L 67700 79400 67800 79300 10 30 0 0 -1 -1
]
{
T 67500 79200 5 8 0 0 90 0 1
device=none
}
C 67900 78800 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 78800 5 8 0 0 90 0 1
device=none
P 67900 78800 67800 78900 1 0 0
{
T 67400 78800 5 8 0 0 90 0 1
pinseq=1
T 67300 78800 5 8 0 0 90 0 1
pinnumber=1
T 67200 78800 5 8 0 0 90 0 1
pintype=pas
T 67100 78800 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 78800 5 8 0 0 90 0 1
graphical=1
L 67700 79000 67800 78900 10 30 0 0 -1 -1
]
{
T 67500 78800 5 8 0 0 90 0 1
device=none
}
N 68400 78800 67900 78800 4
{
T 68000 78800 5 10 1 1 0 0 1
netname=CTCIO2
}
C 67900 78400 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 78400 5 8 0 0 90 0 1
device=none
P 67900 78400 67800 78500 1 0 0
{
T 67400 78400 5 8 0 0 90 0 1
pinseq=1
T 67300 78400 5 8 0 0 90 0 1
pinnumber=1
T 67200 78400 5 8 0 0 90 0 1
pintype=pas
T 67100 78400 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 78400 5 8 0 0 90 0 1
graphical=1
L 67700 78600 67800 78500 10 30 0 0 -1 -1
]
{
T 67500 78400 5 8 0 0 90 0 1
device=none
}
N 68400 78400 67900 78400 4
{
T 68000 78400 5 10 1 1 0 0 1
netname=CTCIO3
}
C 67900 78000 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 78000 5 8 0 0 90 0 1
device=none
P 67900 78000 67800 78100 1 0 0
{
T 67400 78000 5 8 0 0 90 0 1
pinseq=1
T 67300 78000 5 8 0 0 90 0 1
pinnumber=1
T 67200 78000 5 8 0 0 90 0 1
pintype=pas
T 67100 78000 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 78000 5 8 0 0 90 0 1
graphical=1
L 67700 78200 67800 78100 10 30 0 0 -1 -1
]
{
T 67500 78000 5 8 0 0 90 0 1
device=none
}
N 68400 78000 67900 78000 4
{
T 68000 78000 5 10 1 1 0 0 1
netname=CTCIO4
}
C 67900 77600 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 77600 5 8 0 0 90 0 1
device=none
P 67900 77600 67800 77700 1 0 0
{
T 67400 77600 5 8 0 0 90 0 1
pinseq=1
T 67300 77600 5 8 0 0 90 0 1
pinnumber=1
T 67200 77600 5 8 0 0 90 0 1
pintype=pas
T 67100 77600 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 77600 5 8 0 0 90 0 1
graphical=1
L 67700 77800 67800 77700 10 30 0 0 -1 -1
]
{
T 67500 77600 5 8 0 0 90 0 1
device=none
}
N 68400 77600 67900 77600 4
{
T 68000 77600 5 10 1 1 0 0 1
netname=CTCIO5
}
C 67900 77200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 77200 5 8 0 0 90 0 1
device=none
P 67900 77200 67800 77300 1 0 0
{
T 67400 77200 5 8 0 0 90 0 1
pinseq=1
T 67300 77200 5 8 0 0 90 0 1
pinnumber=1
T 67200 77200 5 8 0 0 90 0 1
pintype=pas
T 67100 77200 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 77200 5 8 0 0 90 0 1
graphical=1
L 67700 77400 67800 77300 10 30 0 0 -1 -1
]
{
T 67500 77200 5 8 0 0 90 0 1
device=none
}
N 68400 77200 67900 77200 4
{
T 68000 77200 5 10 1 1 0 0 1
netname=CTCIO6
}
C 67900 76800 1 90 0 EMBEDDEDbusripper-1.sym
[
T 67500 76800 5 8 0 0 90 0 1
device=none
P 67900 76800 67800 76900 1 0 0
{
T 67400 76800 5 8 0 0 90 0 1
pinseq=1
T 67300 76800 5 8 0 0 90 0 1
pinnumber=1
T 67200 76800 5 8 0 0 90 0 1
pintype=pas
T 67100 76800 5 8 0 0 90 0 1
pinlabel=netside
}
T 67600 76800 5 8 0 0 90 0 1
graphical=1
L 67700 77000 67800 76900 10 30 0 0 -1 -1
]
{
T 67500 76800 5 8 0 0 90 0 1
device=none
}
N 68400 76800 67900 76800 4
{
T 68000 76800 5 10 1 1 0 0 1
netname=CTCIO7
}
C 68100 67600 1 0 0 EMBEDDEDvcc-1.sym
[
P 68300 67600 68300 67800 1 0 0
{
T 68350 67650 5 6 0 1 0 0 1
pinnumber=1
T 68350 67650 5 6 0 0 0 0 1
pinseq=1
T 68350 67650 5 6 0 1 0 0 1
pinlabel=1
T 68350 67650 5 6 0 1 0 0 1
pintype=pwr
}
L 68150 67800 68450 67800 3 0 0 0 -1 -1
T 68175 67850 9 8 1 0 0 0 1
Vcc
T 68550 67800 8 10 0 0 0 0 1
net=Vcc:1
]
N 68300 65400 68300 67600 4
N 68300 65400 68700 65400 4
C 75400 54000 1 0 0 EMBEDDED74138-1.sym
[
P 75400 56300 75700 56300 1 0 0
{
T 75600 56350 5 8 1 1 0 6 1
pinnumber=1
T 75600 56250 5 8 0 1 0 8 1
pinseq=1
T 75750 56300 9 8 1 1 0 0 1
pinlabel=A
T 75750 56300 5 8 0 1 0 2 1
pintype=in
}
P 75400 56000 75700 56000 1 0 0
{
T 75600 56050 5 8 1 1 0 6 1
pinnumber=2
T 75600 55950 5 8 0 1 0 8 1
pinseq=2
T 75750 56000 9 8 1 1 0 0 1
pinlabel=B
T 75750 56000 5 8 0 1 0 2 1
pintype=in
}
P 75400 55700 75700 55700 1 0 0
{
T 75600 55750 5 8 1 1 0 6 1
pinnumber=3
T 75600 55650 5 8 0 1 0 8 1
pinseq=3
T 75750 55700 9 8 1 1 0 0 1
pinlabel=C
T 75750 55700 5 8 0 1 0 2 1
pintype=in
}
V 75650 54500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75400 54500 75600 54500 1 0 0
{
T 75600 54550 5 8 1 1 0 6 1
pinnumber=4
T 75600 54450 5 8 0 1 0 8 1
pinseq=4
T 75750 54500 9 8 1 1 0 0 1
pinlabel=G2A
T 75750 54500 5 8 0 1 0 2 1
pintype=in
}
V 75650 54200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 75400 54200 75600 54200 1 0 0
{
T 75600 54250 5 8 1 1 0 6 1
pinnumber=5
T 75600 54150 5 8 0 1 0 8 1
pinseq=5
T 75750 54200 9 8 1 1 0 0 1
pinlabel=G2B
T 75750 54200 5 8 0 1 0 2 1
pintype=in
}
P 75400 54800 75700 54800 1 0 0
{
T 75600 54850 5 8 1 1 0 6 1
pinnumber=6
T 75600 54750 5 8 0 1 0 8 1
pinseq=6
T 75750 54800 9 8 1 1 0 0 1
pinlabel=G1
T 75750 54800 5 8 0 1 0 2 1
pintype=in
}
V 77150 56300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 56300 77400 56300 1 0 1
{
T 77200 56350 5 8 1 1 0 0 1
pinnumber=15
T 77200 56250 5 8 0 1 0 2 1
pinseq=15
T 77050 56300 9 8 1 1 0 6 1
pinlabel=Y0
T 77050 56300 5 8 0 1 0 8 1
pintype=out
}
V 77150 56000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 56000 77400 56000 1 0 1
{
T 77200 56050 5 8 1 1 0 0 1
pinnumber=14
T 77200 55950 5 8 0 1 0 2 1
pinseq=14
T 77050 56000 9 8 1 1 0 6 1
pinlabel=Y1
T 77050 56000 5 8 0 1 0 8 1
pintype=out
}
V 77150 55700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 55700 77400 55700 1 0 1
{
T 77200 55750 5 8 1 1 0 0 1
pinnumber=13
T 77200 55650 5 8 0 1 0 2 1
pinseq=13
T 77050 55700 9 8 1 1 0 6 1
pinlabel=Y2
T 77050 55700 5 8 0 1 0 8 1
pintype=out
}
V 77150 55400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 55400 77400 55400 1 0 1
{
T 77200 55450 5 8 1 1 0 0 1
pinnumber=12
T 77200 55350 5 8 0 1 0 2 1
pinseq=12
T 77050 55400 9 8 1 1 0 6 1
pinlabel=Y3
T 77050 55400 5 8 0 1 0 8 1
pintype=out
}
V 77150 55100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 55100 77400 55100 1 0 1
{
T 77200 55150 5 8 1 1 0 0 1
pinnumber=11
T 77200 55050 5 8 0 1 0 2 1
pinseq=11
T 77050 55100 9 8 1 1 0 6 1
pinlabel=Y4
T 77050 55100 5 8 0 1 0 8 1
pintype=out
}
V 77150 54800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 54800 77400 54800 1 0 1
{
T 77200 54850 5 8 1 1 0 0 1
pinnumber=10
T 77200 54750 5 8 0 1 0 2 1
pinseq=10
T 77050 54800 9 8 1 1 0 6 1
pinlabel=Y5
T 77050 54800 5 8 0 1 0 8 1
pintype=out
}
V 77150 54500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 77200 54500 77400 54500 1 0 1
{
T 77200 54550 5 8 1 1 0 0 1
pinnumber=9
T 77200 54450 5 8 0 1 0 2 1
pinseq=9
T 77050 54500 9 8 1 1 0 6 1
pinlabel=Y6
T 77050 54500 5 8 0 1 0 8 1
pintype=out
}
P 77200 54200 77400 54200 1 0 1
{
T 77200 54250 5 8 1 1 0 0 1
pinnumber=7
T 77200 54150 5 8 0 1 0 2 1
pinseq=7
T 77050 54200 9 8 1 1 0 6 1
pinlabel=Y7
T 77050 54200 5 8 0 1 0 8 1
pintype=out
}
V 77150 54200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 75700 54000 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 75700 56850 5 10 0 0 0 0 1
device=74138
T 77100 56700 8 10 0 1 0 6 1
refdes=U60
T 75700 57250 5 10 0 0 0 0 1
footprint=DIP16
T 75700 57450 5 10 0 0 0 0 1
description=3 to 8 decoder/demultiplexer
T 75700 57050 5 10 0 0 0 0 1
numslots=0
T 75700 57650 5 10 0 0 0 0 1
net=Vcc:16
T 75700 57850 5 10 0 0 0 0 1
net=GND:8
T 75700 56640 9 10 1 0 0 0 1
74138
T 75700 58050 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc138.pdf
]
{
T 75700 56850 5 10 0 0 0 0 1
device=74138
T 77100 56700 5 10 1 1 0 6 1
refdes=U43
T 75700 57250 5 10 0 0 0 0 1
footprint=DIP16
}
U 79000 56200 79000 53000 10 -1
U 73600 55600 73600 53000 10 1
N 75400 54500 73800 54500 4
{
T 74300 54600 5 10 1 1 0 0 1
netname=MREQ
}
C 73800 54500 1 90 0 EMBEDDEDbusripper-1.sym
[
T 73400 54500 5 8 0 0 90 0 1
device=none
P 73800 54500 73700 54600 1 0 0
{
T 73300 54500 5 8 0 0 90 0 1
pinseq=1
T 73200 54500 5 8 0 0 90 0 1
pinnumber=1
T 73100 54500 5 8 0 0 90 0 1
pintype=pas
T 73000 54500 5 8 0 0 90 0 1
pinlabel=netside
}
T 73500 54500 5 8 0 0 90 0 1
graphical=1
L 73600 54700 73700 54600 10 30 0 0 -1 -1
]
{
T 73400 54500 5 8 0 0 90 0 1
device=none
}
N 77400 56300 78800 56300 4
{
T 77400 56400 5 10 1 1 0 0 1
netname=FLASH_CE
}
C 78800 56300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 56300 5 8 0 0 270 0 1
device=none
P 78800 56300 78900 56200 1 0 0
{
T 79300 56300 5 8 0 0 270 0 1
pinseq=1
T 79400 56300 5 8 0 0 270 0 1
pinnumber=1
T 79500 56300 5 8 0 0 270 0 1
pintype=pas
T 79600 56300 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 56300 5 8 0 0 270 0 1
graphical=1
L 79000 56100 78900 56200 10 30 0 0 -1 -1
]
{
T 79200 56300 5 8 0 0 270 0 1
device=none
}
N 77400 56000 78800 56000 4
{
T 77400 56100 5 10 1 1 0 0 1
netname=RAM_CE
}
C 78800 56000 1 270 0 EMBEDDEDbusripper-1.sym
[
T 79200 56000 5 8 0 0 270 0 1
device=none
P 78800 56000 78900 55900 1 0 0
{
T 79300 56000 5 8 0 0 270 0 1
pinseq=1
T 79400 56000 5 8 0 0 270 0 1
pinnumber=1
T 79500 56000 5 8 0 0 270 0 1
pintype=pas
T 79600 56000 5 8 0 0 270 0 1
pinlabel=netside
}
T 79100 56000 5 8 0 0 270 0 1
graphical=1
L 79000 55800 78900 55900 10 30 0 0 -1 -1
]
{
T 79200 56000 5 8 0 0 270 0 1
device=none
}
N 75400 56300 73800 56300 4
{
T 74500 56400 5 10 1 1 0 0 1
netname=A15
}
C 73800 56300 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73800 55900 5 8 0 0 180 0 1
device=none
P 73800 56300 73700 56200 1 0 0
{
T 73800 55800 5 8 0 0 180 0 1
pinseq=1
T 73800 55700 5 8 0 0 180 0 1
pinnumber=1
T 73800 55600 5 8 0 0 180 0 1
pintype=pas
T 73800 55500 5 8 0 0 180 0 1
pinlabel=netside
}
T 73800 56000 5 8 0 0 180 0 1
graphical=1
L 73600 56100 73700 56200 10 30 0 0 -1 -1
]
{
T 73800 55900 5 8 0 0 180 0 1
device=none
}
C 74600 55400 1 0 0 EMBEDDEDgnd-1.sym
[
P 74700 55500 74700 55700 1 0 1
{
T 74758 55561 5 4 0 1 0 0 1
pinnumber=1
T 74758 55561 5 4 0 0 0 0 1
pinseq=1
T 74758 55561 5 4 0 1 0 0 1
pinlabel=1
T 74758 55561 5 4 0 1 0 0 1
pintype=pwr
}
L 74600 55500 74800 55500 3 0 0 0 -1 -1
L 74655 55450 74745 55450 3 0 0 0 -1 -1
L 74680 55410 74720 55410 3 0 0 0 -1 -1
T 74900 55450 8 10 0 0 0 0 1
net=GND:1
]
N 75400 55700 74700 55700 4
N 74700 55700 74700 56000 4
N 74700 56000 75400 56000 4
C 74100 59900 1 0 0 EMBEDDEDvcc-1.sym
[
P 74300 59900 74300 60100 1 0 0
{
T 74350 59950 5 6 0 1 0 0 1
pinnumber=1
T 74350 59950 5 6 0 0 0 0 1
pinseq=1
T 74350 59950 5 6 0 1 0 0 1
pinlabel=1
T 74350 59950 5 6 0 1 0 0 1
pintype=pwr
}
L 74150 60100 74450 60100 3 0 0 0 -1 -1
T 74175 60150 9 8 1 0 0 0 1
Vcc
T 74550 60100 8 10 0 0 0 0 1
net=Vcc:1
]
N 74300 54800 74300 59900 4
N 74300 57900 75400 57900 4
N 75400 54800 74300 54800 4
N 75400 54200 73800 54200 4
{
T 74200 54300 5 10 1 1 0 0 1
netname=MAPRQM
}
C 73800 54200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 73400 54200 5 8 0 0 90 0 1
device=none
P 73800 54200 73700 54300 1 0 0
{
T 73300 54200 5 8 0 0 90 0 1
pinseq=1
T 73200 54200 5 8 0 0 90 0 1
pinnumber=1
T 73100 54200 5 8 0 0 90 0 1
pintype=pas
T 73000 54200 5 8 0 0 90 0 1
pinlabel=netside
}
T 73500 54200 5 8 0 0 90 0 1
graphical=1
L 73600 54400 73700 54300 10 30 0 0 -1 -1
]
{
T 73400 54200 5 8 0 0 90 0 1
device=none
}
N 65200 40700 66100 40700 4
{
T 65300 40800 5 10 1 1 0 0 1
netname=RFSH
}
C 66100 40700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66500 40700 5 8 0 0 270 0 1
device=none
P 66100 40700 66200 40600 1 0 0
{
T 66600 40700 5 8 0 0 270 0 1
pinseq=1
T 66700 40700 5 8 0 0 270 0 1
pinnumber=1
T 66800 40700 5 8 0 0 270 0 1
pintype=pas
T 66900 40700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66400 40700 5 8 0 0 270 0 1
graphical=1
L 66300 40500 66200 40600 10 30 0 0 -1 -1
]
{
T 66500 40700 5 8 0 0 270 0 1
device=none
}
C 59800 44800 1 90 0 EMBEDDEDresistor-2.sym
[
P 59700 45700 59700 45550 1 0 0
{
T 59650 45600 5 8 0 1 90 0 1
pinnumber=2
T 59650 45600 5 8 0 0 90 0 1
pinseq=2
T 59650 45600 5 8 0 1 90 0 1
pinlabel=2
T 59650 45600 5 8 0 1 90 0 1
pintype=pas
}
P 59700 44800 59700 44950 1 0 0
{
T 59650 44900 5 8 0 1 90 0 1
pinnumber=1
T 59650 44900 5 8 0 0 90 0 1
pinseq=1
T 59650 44900 5 8 0 1 90 0 1
pinlabel=1
T 59650 44900 5 8 0 1 90 0 1
pintype=pas
}
B 59600 44950 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 59450 45200 5 10 0 0 90 0 1
device=RESISTOR
T 59500 45000 8 10 0 1 90 0 1
refdes=R23
]
{
T 59450 45200 5 10 0 0 90 0 1
device=RESISTOR
T 59600 45500 5 10 1 1 180 0 1
refdes=R9
T 59800 44800 5 10 0 0 0 0 1
footprint=res300
T 59400 45100 5 10 1 1 0 0 1
value=1k
}
C 59300 44800 1 90 0 EMBEDDEDresistor-2.sym
[
P 59200 45700 59200 45550 1 0 0
{
T 59150 45600 5 8 0 1 90 0 1
pinnumber=2
T 59150 45600 5 8 0 0 90 0 1
pinseq=2
T 59150 45600 5 8 0 1 90 0 1
pinlabel=2
T 59150 45600 5 8 0 1 90 0 1
pintype=pas
}
P 59200 44800 59200 44950 1 0 0
{
T 59150 44900 5 8 0 1 90 0 1
pinnumber=1
T 59150 44900 5 8 0 0 90 0 1
pinseq=1
T 59150 44900 5 8 0 1 90 0 1
pinlabel=1
T 59150 44900 5 8 0 1 90 0 1
pintype=pas
}
B 59100 44950 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 58950 45200 5 10 0 0 90 0 1
device=RESISTOR
T 59000 45000 8 10 0 1 90 0 1
refdes=R24
]
{
T 58950 45200 5 10 0 0 90 0 1
device=RESISTOR
T 59000 45500 5 10 1 1 180 0 1
refdes=R10
T 59300 44800 5 10 0 0 0 0 1
footprint=res300
T 58600 45100 5 10 1 1 0 0 1
value=1k
}
N 59200 44800 59200 41900 4
N 59700 44800 59700 41500 4
N 59200 45700 59200 45900 4
N 59200 45900 57400 45900 4
N 59700 45700 59700 46200 4
N 59700 46200 57400 46200 4
C 72400 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 72000 52200 5 8 0 0 90 0 1
device=none
P 72400 52200 72300 52300 1 0 0
{
T 71900 52200 5 8 0 0 90 0 1
pinseq=1
T 71800 52200 5 8 0 0 90 0 1
pinnumber=1
T 71700 52200 5 8 0 0 90 0 1
pintype=pas
T 71600 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 72100 52200 5 8 0 0 90 0 1
graphical=1
L 72200 52400 72300 52300 10 30 0 0 -1 -1
]
{
T 72000 52200 5 8 0 0 90 0 1
device=none
}
C 55950 38050 1 90 0 EMBEDDEDresistor-2.sym
[
P 55850 38950 55850 38800 1 0 0
{
T 55800 38850 5 8 0 1 90 0 1
pinnumber=2
T 55800 38850 5 8 0 0 90 0 1
pinseq=2
T 55800 38850 5 8 0 1 90 0 1
pinlabel=2
T 55800 38850 5 8 0 1 90 0 1
pintype=pas
}
P 55850 38050 55850 38200 1 0 0
{
T 55800 38150 5 8 0 1 90 0 1
pinnumber=1
T 55800 38150 5 8 0 0 90 0 1
pinseq=1
T 55800 38150 5 8 0 1 90 0 1
pinlabel=1
T 55800 38150 5 8 0 1 90 0 1
pintype=pas
}
B 55750 38200 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55600 38450 5 10 0 0 90 0 1
device=RESISTOR
T 55650 38250 8 10 0 1 90 0 1
refdes=R25
]
{
T 55600 38450 5 10 0 0 90 0 1
device=RESISTOR
T 56350 38750 5 10 1 1 180 0 1
refdes=R11
T 55950 38050 5 10 0 0 0 0 1
footprint=res300
T 55950 38350 5 10 1 1 0 0 1
value=1k
}
C 55300 38050 1 90 0 EMBEDDEDresistor-2.sym
[
P 55200 38950 55200 38800 1 0 0
{
T 55150 38850 5 8 0 1 90 0 1
pinnumber=2
T 55150 38850 5 8 0 0 90 0 1
pinseq=2
T 55150 38850 5 8 0 1 90 0 1
pinlabel=2
T 55150 38850 5 8 0 1 90 0 1
pintype=pas
}
P 55200 38050 55200 38200 1 0 0
{
T 55150 38150 5 8 0 1 90 0 1
pinnumber=1
T 55150 38150 5 8 0 0 90 0 1
pinseq=1
T 55150 38150 5 8 0 1 90 0 1
pinlabel=1
T 55150 38150 5 8 0 1 90 0 1
pintype=pas
}
B 55100 38200 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54950 38450 5 10 0 0 90 0 1
device=RESISTOR
T 55000 38250 8 10 0 1 90 0 1
refdes=R26
]
{
T 54950 38450 5 10 0 0 90 0 1
device=RESISTOR
T 55050 38700 5 10 1 1 180 0 1
refdes=R12
T 55300 38050 5 10 0 0 0 0 1
footprint=res300
T 54700 38350 5 10 1 1 0 0 1
value=1k
}
C 55750 37700 1 0 0 EMBEDDEDgnd-1.sym
[
P 55850 37800 55850 38000 1 0 1
{
T 55908 37861 5 4 0 1 0 0 1
pinnumber=1
T 55908 37861 5 4 0 0 0 0 1
pinseq=1
T 55908 37861 5 4 0 1 0 0 1
pinlabel=1
T 55908 37861 5 4 0 1 0 0 1
pintype=pwr
}
L 55750 37800 55950 37800 3 0 0 0 -1 -1
L 55805 37750 55895 37750 3 0 0 0 -1 -1
L 55830 37710 55870 37710 3 0 0 0 -1 -1
T 56050 37750 8 10 0 0 0 0 1
net=GND:1
]
C 55100 37725 1 0 0 EMBEDDEDgnd-1.sym
[
P 55200 37825 55200 38025 1 0 1
{
T 55258 37886 5 4 0 1 0 0 1
pinnumber=1
T 55258 37886 5 4 0 0 0 0 1
pinseq=1
T 55258 37886 5 4 0 1 0 0 1
pinlabel=1
T 55258 37886 5 4 0 1 0 0 1
pintype=pwr
}
L 55100 37825 55300 37825 3 0 0 0 -1 -1
L 55155 37775 55245 37775 3 0 0 0 -1 -1
L 55180 37735 55220 37735 3 0 0 0 -1 -1
T 55400 37775 8 10 0 0 0 0 1
net=GND:1
]
N 55200 38025 55200 38050 4
N 55850 38000 55850 38050 4
C 67125 46175 1 0 0 EMBEDDEDajm-arduino-mega-digital.sym
[
P 76225 48975 75925 48975 1 0 0
{
T 76020 49020 5 8 1 1 0 0 1
pinnumber=42
T 76025 48925 5 8 0 1 0 2 1
pinseq=1
T 75870 48970 9 8 1 1 0 6 1
pinlabel=5V
T 75875 48975 5 8 0 1 0 8 1
pintype=pwr
}
P 76225 47775 75925 47775 1 0 0
{
T 76020 47820 5 8 1 1 0 0 1
pinnumber=60
T 76025 47725 5 8 0 1 0 2 1
pinseq=2
T 75870 47770 9 8 1 1 0 6 1
pinlabel=5V
T 75875 47775 5 8 0 1 0 8 1
pintype=pwr
}
P 75025 50475 75025 50175 1 0 0
{
T 74975 50270 5 8 1 1 90 0 1
pinnumber=41
T 74975 50275 5 8 0 1 90 0 1
pinseq=3
T 75025 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 22
T 75025 50125 5 8 0 1 90 6 1
pintype=io
}
P 75025 46275 75025 46575 1 0 0
{
T 74975 46480 5 8 1 1 90 6 1
pinnumber=59
T 74975 46475 5 8 0 1 90 6 1
pinseq=4
T 75025 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 23
T 75025 46625 5 8 0 1 90 0 1
pintype=io
}
P 74650 50475 74650 50175 1 0 0
{
T 74600 50270 5 8 1 1 90 0 1
pinnumber=40
T 74600 50275 5 8 0 1 90 0 1
pinseq=5
T 74650 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 24
T 74650 50125 5 8 0 1 90 6 1
pintype=io
}
P 74650 46275 74650 46575 1 0 0
{
T 74600 46480 5 8 1 1 90 6 1
pinnumber=58
T 74600 46475 5 8 0 1 90 6 1
pinseq=6
T 74650 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 25
T 74650 46625 5 8 0 1 90 0 1
pintype=io
}
P 74275 50475 74275 50175 1 0 0
{
T 74225 50270 5 8 1 1 90 0 1
pinnumber=39
T 74225 50275 5 8 0 1 90 0 1
pinseq=7
T 74275 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 26
T 74275 50125 5 8 0 1 90 6 1
pintype=io
}
P 74275 46275 74275 46575 1 0 0
{
T 74225 46480 5 8 1 1 90 6 1
pinnumber=57
T 74225 46475 5 8 0 1 90 6 1
pinseq=8
T 74275 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 27
T 74275 46625 5 8 0 1 90 0 1
pintype=io
}
P 73900 50475 73900 50175 1 0 0
{
T 73850 50270 5 8 1 1 90 0 1
pinnumber=38
T 73850 50275 5 8 0 1 90 0 1
pinseq=9
T 73900 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 28
T 73900 50125 5 8 0 1 90 6 1
pintype=io
}
P 73900 46275 73900 46575 1 0 0
{
T 73850 46480 5 8 1 1 90 6 1
pinnumber=56
T 73850 46475 5 8 0 1 90 6 1
pinseq=10
T 73900 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 29
T 73900 46625 5 8 0 1 90 0 1
pintype=io
}
P 73525 50475 73525 50175 1 0 0
{
T 73475 50270 5 8 1 1 90 0 1
pinnumber=37
T 73475 50275 5 8 0 1 90 0 1
pinseq=11
T 73525 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 30
T 73525 50125 5 8 0 1 90 6 1
pintype=io
}
P 73525 46275 73525 46575 1 0 0
{
T 73475 46480 5 8 1 1 90 6 1
pinnumber=55
T 73475 46475 5 8 0 1 90 6 1
pinseq=12
T 73525 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 31
T 73525 46625 5 8 0 1 90 0 1
pintype=io
}
P 73150 50475 73150 50175 1 0 0
{
T 73100 50270 5 8 1 1 90 0 1
pinnumber=36
T 73100 50275 5 8 0 1 90 0 1
pinseq=13
T 73150 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 32
T 73150 50125 5 8 0 1 90 6 1
pintype=io
}
P 73150 46275 73150 46575 1 0 0
{
T 73100 46480 5 8 1 1 90 6 1
pinnumber=54
T 73100 46475 5 8 0 1 90 6 1
pinseq=14
T 73150 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 33
T 73150 46625 5 8 0 1 90 0 1
pintype=io
}
P 72775 50475 72775 50175 1 0 0
{
T 72725 50270 5 8 1 1 90 0 1
pinnumber=35
T 72725 50275 5 8 0 1 90 0 1
pinseq=15
T 72775 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 34
T 72775 50125 5 8 0 1 90 6 1
pintype=io
}
P 72775 46275 72775 46575 1 0 0
{
T 72725 46480 5 8 1 1 90 6 1
pinnumber=53
T 72725 46475 5 8 0 1 90 6 1
pinseq=16
T 72775 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 35
T 72775 46625 5 8 0 1 90 0 1
pintype=io
}
P 72400 50475 72400 50175 1 0 0
{
T 72350 50270 5 8 1 1 90 0 1
pinnumber=34
T 72350 50275 5 8 0 1 90 0 1
pinseq=17
T 72400 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 36
T 72400 50125 5 8 0 1 90 6 1
pintype=io
}
P 72400 46275 72400 46575 1 0 0
{
T 72350 46480 5 8 1 1 90 6 1
pinnumber=52
T 72350 46475 5 8 0 1 90 6 1
pinseq=18
T 72400 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 37
T 72400 46625 5 8 0 1 90 0 1
pintype=io
}
P 72025 50475 72025 50175 1 0 0
{
T 71975 50270 5 8 1 1 90 0 1
pinnumber=33
T 71975 50275 5 8 0 1 90 0 1
pinseq=19
T 72025 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 38
T 72025 50125 5 8 0 1 90 6 1
pintype=io
}
P 72025 46275 72025 46575 1 0 0
{
T 71975 46480 5 8 1 1 90 6 1
pinnumber=51
T 71975 46475 5 8 0 1 90 6 1
pinseq=20
T 72025 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 39
T 72025 46625 5 8 0 1 90 0 1
pintype=io
}
P 71650 50475 71650 50175 1 0 0
{
T 71600 50270 5 8 1 1 90 0 1
pinnumber=32
T 71600 50275 5 8 0 1 90 0 1
pinseq=21
T 71650 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 40
T 71650 50125 5 8 0 1 90 6 1
pintype=io
}
P 71650 46275 71650 46575 1 0 0
{
T 71600 46480 5 8 1 1 90 6 1
pinnumber=50
T 71600 46475 5 8 0 1 90 6 1
pinseq=22
T 71650 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 41
T 71650 46625 5 8 0 1 90 0 1
pintype=io
}
P 71275 50475 71275 50175 1 0 0
{
T 71225 50270 5 8 1 1 90 0 1
pinnumber=31
T 71225 50275 5 8 0 1 90 0 1
pinseq=23
T 71275 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 42
T 71275 50125 5 8 0 1 90 6 1
pintype=io
}
P 71275 46275 71275 46575 1 0 0
{
T 71225 46480 5 8 1 1 90 6 1
pinnumber=49
T 71225 46475 5 8 0 1 90 6 1
pinseq=24
T 71275 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 43
T 71275 46625 5 8 0 1 90 0 1
pintype=io
}
P 70900 50475 70900 50175 1 0 0
{
T 70850 50270 5 8 1 1 90 0 1
pinnumber=30
T 70850 50275 5 8 0 1 90 0 1
pinseq=25
T 70900 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 44 (PWM)
T 70900 50125 5 8 0 1 90 6 1
pintype=io
}
P 70900 46275 70900 46575 1 0 0
{
T 70850 46480 5 8 1 1 90 6 1
pinnumber=48
T 70850 46475 5 8 0 1 90 6 1
pinseq=26
T 70900 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 45 (PWM)
T 70900 46625 5 8 0 1 90 0 1
pintype=io
}
P 70525 50475 70525 50175 1 0 0
{
T 70475 50270 5 8 1 1 90 0 1
pinnumber=29
T 70475 50275 5 8 0 1 90 0 1
pinseq=27
T 70525 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 46 (PWM)
T 70525 50125 5 8 0 1 90 6 1
pintype=io
}
P 70525 46275 70525 46575 1 0 0
{
T 70475 46480 5 8 1 1 90 6 1
pinnumber=47
T 70475 46475 5 8 0 1 90 6 1
pinseq=28
T 70525 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 47
T 70525 46625 5 8 0 1 90 0 1
pintype=io
}
P 70150 50475 70150 50175 1 0 0
{
T 70100 50270 5 8 1 1 90 0 1
pinnumber=28
T 70100 50275 5 8 0 1 90 0 1
pinseq=29
T 70150 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 48
T 70150 50125 5 8 0 1 90 6 1
pintype=io
}
P 70150 46275 70150 46575 1 0 0
{
T 70100 46480 5 8 1 1 90 6 1
pinnumber=46
T 70100 46475 5 8 0 1 90 6 1
pinseq=30
T 70150 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 49
T 70150 46625 5 8 0 1 90 0 1
pintype=io
}
P 69775 50475 69775 50175 1 0 0
{
T 69725 50270 5 8 1 1 90 0 1
pinnumber=27
T 69725 50275 5 8 0 1 90 0 1
pinseq=31
T 69775 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 50 (MISO)
T 69775 50125 5 8 0 1 90 6 1
pintype=io
}
P 69775 46275 69775 46575 1 0 0
{
T 69725 46480 5 8 1 1 90 6 1
pinnumber=45
T 69725 46475 5 8 0 1 90 6 1
pinseq=32
T 69775 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 51 (MOSI)
T 69775 46625 5 8 0 1 90 0 1
pintype=io
}
P 69400 50475 69400 50175 1 0 0
{
T 69350 50270 5 8 1 1 90 0 1
pinnumber=26
T 69350 50275 5 8 0 1 90 0 1
pinseq=33
T 69400 50120 9 8 1 1 90 6 1
pinlabel=Digital pin 52 (SCK)
T 69400 50125 5 8 0 1 90 6 1
pintype=io
}
P 69400 46275 69400 46575 1 0 0
{
T 69350 46480 5 8 1 1 90 6 1
pinnumber=44
T 69350 46475 5 8 0 1 90 6 1
pinseq=34
T 69400 46630 9 8 1 1 90 0 1
pinlabel=Digital pin 53 (SS)
T 69400 46625 5 8 0 1 90 0 1
pintype=io
}
P 68125 48975 68425 48975 1 0 0
{
T 68330 49020 5 8 1 1 0 6 1
pinnumber=25
T 68325 48925 5 8 0 1 0 8 1
pinseq=35
T 68480 48970 9 8 1 1 0 0 1
pinlabel=GND
T 68475 48975 5 8 0 1 0 2 1
pintype=pwr
}
P 68125 47775 68425 47775 1 0 0
{
T 68330 47820 5 8 1 1 0 6 1
pinnumber=43
T 68325 47725 5 8 0 1 0 8 1
pinseq=36
T 68480 47770 9 8 1 1 0 0 1
pinlabel=GND
T 68475 47775 5 8 0 1 0 2 1
pintype=pwr
}
B 68425 46575 7500 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 68425 50275 8 10 0 1 0 0 1
refdes=U61
T 72375 48275 9 10 1 0 0 6 1
Arduino-mega-Digital IO
T 71075 48575 5 10 0 0 0 0 1
device=Arduino-mega-Digital IO
T 71075 48775 5 10 0 0 0 0 1
author=R. Miloh Alexander
T 71075 48975 5 10 0 0 0 0 1
numslots=0
]
{
T 68425 50275 5 10 1 1 0 0 1
refdes=U5
T 71075 48575 5 10 0 0 0 0 1
device=Arduino-mega-Digital IO
T 67125 46175 5 10 0 1 0 0 1
footprint=ajm-arduino-mega-header
}
N 72400 50475 72400 52200 4
{
T 72300 50750 5 10 1 1 90 0 1
netname=D6
}
N 76600 47775 76600 49200 4
N 76600 47775 76225 47775 4
N 76225 48975 76600 48975 4
N 70900 50475 70875 52200 4
{
T 70800 50700 5 10 1 1 90 0 1
netname=BUSACK
}
C 70875 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 70475 52200 5 8 0 0 90 0 1
device=none
P 70875 52200 70775 52300 1 0 0
{
T 70375 52200 5 8 0 0 90 0 1
pinseq=1
T 70275 52200 5 8 0 0 90 0 1
pinnumber=1
T 70175 52200 5 8 0 0 90 0 1
pintype=pas
T 70075 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 70575 52200 5 8 0 0 90 0 1
graphical=1
L 70675 52400 70775 52300 10 30 0 0 -1 -1
]
{
T 70475 52200 5 8 0 0 90 0 1
device=none
}
C 52775 38800 1 0 1 EMBEDDEDajm-arduino-mega-pwm.sym
[
P 52675 42100 52375 42100 1 0 0
{
T 52475 42150 5 8 1 1 0 0 1
pinnumber=86
T 52475 42050 5 8 0 1 0 2 1
pinseq=1
T 52325 42100 9 8 1 1 0 6 1
pinlabel=SCL
T 52325 42100 5 8 0 1 0 8 1
pintype=oc
}
P 52675 41900 52375 41900 1 0 0
{
T 52475 41950 5 8 1 1 0 0 1
pinnumber=85
T 52475 41850 5 8 0 1 0 2 1
pinseq=2
T 52325 41900 9 8 1 1 0 6 1
pinlabel=SDA
T 52325 41900 5 8 0 1 0 8 1
pintype=out
}
P 52675 41700 52375 41700 1 0 0
{
T 52475 41750 5 8 1 1 0 0 1
pinnumber=84
T 52475 41650 5 8 0 1 0 2 1
pinseq=3
T 52325 41700 9 8 1 1 0 6 1
pinlabel=AREF
T 52325 41700 5 8 0 1 0 8 1
pintype=pwr
}
P 52675 41500 52375 41500 1 0 0
{
T 52475 41550 5 8 1 1 0 0 1
pinnumber=83
T 52475 41450 5 8 0 1 0 2 1
pinseq=4
T 52325 41500 9 8 1 1 0 6 1
pinlabel=GND
T 52325 41500 5 8 0 1 0 8 1
pintype=pwr
}
P 52675 41300 52375 41300 1 0 0
{
T 52475 41350 5 8 1 1 0 0 1
pinnumber=82
T 52475 41250 5 8 0 1 0 2 1
pinseq=5
T 52325 41300 9 8 1 1 0 6 1
pinlabel=Digital pin 13 (PWM)
T 52325 41300 5 8 0 1 0 8 1
pintype=io
}
P 52675 41100 52375 41100 1 0 0
{
T 52475 41150 5 8 1 1 0 0 1
pinnumber=81
T 52475 41050 5 8 0 1 0 2 1
pinseq=6
T 52325 41100 9 8 1 1 0 6 1
pinlabel=Digital pin 12 (PWM)
T 52325 41100 5 8 0 1 0 8 1
pintype=io
}
P 52675 40900 52375 40900 1 0 0
{
T 52475 40950 5 8 1 1 0 0 1
pinnumber=80
T 52475 40850 5 8 0 1 0 2 1
pinseq=7
T 52325 40900 9 8 1 1 0 6 1
pinlabel=Digital pin 11 (PWM)
T 52325 40900 5 8 0 1 0 8 1
pintype=io
}
P 52675 40700 52375 40700 1 0 0
{
T 52475 40750 5 8 1 1 0 0 1
pinnumber=79
T 52475 40650 5 8 0 1 0 2 1
pinseq=8
T 52325 40700 9 8 1 1 0 6 1
pinlabel=Digital pin 10 (PWM)
T 52325 40700 5 8 0 1 0 8 1
pintype=io
}
P 52675 40500 52375 40500 1 0 0
{
T 52475 40550 5 8 1 1 0 0 1
pinnumber=78
T 52475 40450 5 8 0 1 0 2 1
pinseq=9
T 52325 40500 9 8 1 1 0 6 1
pinlabel=Digital pin 9 (PWM)
T 52325 40500 5 8 0 1 0 8 1
pintype=io
}
P 52675 40300 52375 40300 1 0 0
{
T 52475 40350 5 8 1 1 0 0 1
pinnumber=77
T 52475 40250 5 8 0 1 0 2 1
pinseq=10
T 52325 40300 9 8 1 1 0 6 1
pinlabel=Digital pin 8 (PWM)
T 52325 40300 5 8 0 1 0 8 1
pintype=io
}
P 52675 40100 52375 40100 1 0 0
{
T 52475 40150 5 8 1 1 0 0 1
pinnumber=76
T 52475 40050 5 8 0 1 0 2 1
pinseq=11
T 52325 40100 9 8 1 1 0 6 1
pinlabel=Digital pin 7 (PWM)
T 52325 40100 5 8 0 1 0 8 1
pintype=io
}
P 52675 39900 52375 39900 1 0 0
{
T 52475 39950 5 8 1 1 0 0 1
pinnumber=75
T 52475 39850 5 8 0 1 0 2 1
pinseq=12
T 52325 39900 9 8 1 1 0 6 1
pinlabel=Digital pin 6 (PWM)
T 52325 39900 5 8 0 1 0 8 1
pintype=io
}
P 52675 39700 52375 39700 1 0 0
{
T 52475 39750 5 8 1 1 0 0 1
pinnumber=74
T 52475 39650 5 8 0 1 0 2 1
pinseq=13
T 52325 39700 9 8 1 1 0 6 1
pinlabel=Digital pin 5 (PWM)
T 52325 39700 5 8 0 1 0 8 1
pintype=io
}
P 52675 39500 52375 39500 1 0 0
{
T 52475 39550 5 8 1 1 0 0 1
pinnumber=73
T 52475 39450 5 8 0 1 0 2 1
pinseq=14
T 52325 39500 9 8 1 1 0 6 1
pinlabel=Digital pin 4 (PWM)
T 52325 39500 5 8 0 1 0 8 1
pintype=io
}
P 52675 39300 52375 39300 1 0 0
{
T 52475 39350 5 8 1 1 0 0 1
pinnumber=72
T 52475 39250 5 8 0 1 0 2 1
pinseq=15
T 52325 39300 9 8 1 1 0 6 1
pinlabel=Digital pin 3 (PWM)
T 52325 39300 5 8 0 1 0 8 1
pintype=io
}
P 52675 39100 52375 39100 1 0 0
{
T 52475 39150 5 8 1 1 0 0 1
pinnumber=71
T 52475 39050 5 8 0 1 0 2 1
pinseq=16
T 52325 39100 9 8 1 1 0 6 1
pinlabel=Digital pin 2 (PWM)
T 52325 39100 5 8 0 1 0 8 1
pintype=io
}
B 50675 38900 1700 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50375 42400 8 10 0 1 0 0 1
refdes=U62
T 52375 42400 9 10 1 0 0 6 1
Arduino-mega-pwm
T 52375 42600 5 10 0 0 0 6 1
device=Arduino-mega-pwm
T 52375 42800 5 10 0 0 0 6 1
author=R. Miloh Alexander
T 52375 43000 5 10 0 0 0 6 1
numslots=0
]
{
T 50375 42400 5 10 1 1 0 0 1
refdes=U5
T 52375 42600 5 10 0 0 0 6 1
device=Arduino-mega-pwm
T 52775 38800 5 10 0 0 0 0 1
footprint=ajm-arduino-mega-header
}
C 70350 40375 1 0 0 EMBEDDEDajm-arduino-mega-power.sym
[
P 72750 42075 72450 42075 1 0 0
{
T 72550 42125 5 8 1 1 0 0 1
pinnumber=1
T 72550 42025 5 8 0 1 0 2 1
pinseq=1
T 72400 42075 9 8 1 1 0 6 1
pinlabel=nc
T 72400 42075 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 41875 72450 41875 1 0 0
{
T 72550 41925 5 8 1 1 0 0 1
pinnumber=2
T 72550 41825 5 8 0 1 0 2 1
pinseq=2
T 72400 41875 9 8 1 1 0 6 1
pinlabel=IOREF
T 72400 41875 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 41675 72450 41675 1 0 0
{
T 72550 41725 5 8 1 1 0 0 1
pinnumber=3
T 72550 41625 5 8 0 1 0 2 1
pinseq=3
T 72400 41675 9 8 1 1 0 6 1
pinlabel=RESET
T 72400 41675 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 41475 72450 41475 1 0 0
{
T 72550 41525 5 8 1 1 0 0 1
pinnumber=4
T 72550 41425 5 8 0 1 0 2 1
pinseq=4
T 72400 41475 9 8 1 1 0 6 1
pinlabel=3V3
T 72400 41475 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 41275 72450 41275 1 0 0
{
T 72550 41325 5 8 1 1 0 0 1
pinnumber=5
T 72550 41225 5 8 0 1 0 2 1
pinseq=5
T 72400 41275 9 8 1 1 0 6 1
pinlabel=5V
T 72400 41275 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 41075 72450 41075 1 0 0
{
T 72550 41125 5 8 1 1 0 0 1
pinnumber=6
T 72550 41025 5 8 0 1 0 2 1
pinseq=6
T 72400 41075 9 8 1 1 0 6 1
pinlabel=GND
T 72400 41075 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 40875 72450 40875 1 0 0
{
T 72550 40925 5 8 1 1 0 0 1
pinnumber=7
T 72550 40825 5 8 0 1 0 2 1
pinseq=7
T 72400 40875 9 8 1 1 0 6 1
pinlabel=GND
T 72400 40875 5 8 0 1 0 8 1
pintype=pwr
}
P 72750 40675 72450 40675 1 0 0
{
T 72550 40725 5 8 1 1 0 0 1
pinnumber=8
T 72550 40625 5 8 0 1 0 2 1
pinseq=8
T 72400 40675 9 8 1 1 0 6 1
pinlabel=VIN
T 72400 40675 5 8 0 1 0 8 1
pintype=pwr
}
B 70750 40475 1700 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 72750 42375 8 10 0 1 0 6 1
refdes=U63
T 70750 42375 9 10 1 0 0 0 1
Arduino Mega2560
T 70750 42575 5 10 0 0 0 0 1
device=Arduino Mega2560
T 70750 42775 5 10 0 0 0 0 1
footprint=Arduino-mega-2560rev3
T 70750 42975 5 10 0 0 0 0 1
numslots=0
]
{
T 72750 42375 5 10 1 1 0 6 1
refdes=U5
T 70750 42575 5 10 0 0 0 0 1
device=Arduino Mega2560
T 70750 42775 5 10 0 0 0 0 1
footprint=ajm-arduino-mega-header
}
C 73800 41675 1 0 0 EMBEDDEDvcc-1.sym
[
P 74000 41675 74000 41875 1 0 0
{
T 74050 41725 5 6 0 1 0 0 1
pinnumber=1
T 74050 41725 5 6 0 0 0 0 1
pinseq=1
T 74050 41725 5 6 0 1 0 0 1
pinlabel=1
T 74050 41725 5 6 0 1 0 0 1
pintype=pwr
}
L 73850 41875 74150 41875 3 0 0 0 -1 -1
T 73875 41925 9 8 1 0 0 0 1
Vcc
T 74250 41875 8 10 0 0 0 0 1
net=Vcc:1
]
C 73900 40200 1 0 0 EMBEDDEDgnd-1.sym
[
P 74000 40300 74000 40500 1 0 1
{
T 74058 40361 5 4 0 1 0 0 1
pinnumber=1
T 74058 40361 5 4 0 0 0 0 1
pinseq=1
T 74058 40361 5 4 0 1 0 0 1
pinlabel=1
T 74058 40361 5 4 0 1 0 0 1
pintype=pwr
}
L 73900 40300 74100 40300 3 0 0 0 -1 -1
L 73955 40250 74045 40250 3 0 0 0 -1 -1
L 73980 40210 74020 40210 3 0 0 0 -1 -1
T 74200 40250 8 10 0 0 0 0 1
net=GND:1
]
N 72750 40875 74000 40875 4
N 74000 40500 74000 41075 4
N 72750 41075 74000 41075 4
N 72750 41275 74000 41275 4
N 74000 41275 74000 41675 4
C 70800 37800 1 0 0 EMBEDDEDconnector_usb.sym
[
P 72700 39200 73000 39200 1 0 1
{
T 72350 39150 5 8 1 1 0 0 1
pinnumber=2
T 71550 39150 5 8 0 0 0 0 1
pinseq=2
T 71550 39150 5 8 0 1 0 0 1
pinlabel=2
T 71550 39150 5 8 0 1 0 0 1
pintype=pas
}
P 72700 38600 73000 38600 1 0 1
{
T 72350 38550 5 8 1 1 0 0 1
pinnumber=4
T 71550 38550 5 8 0 0 0 0 1
pinseq=4
T 71550 38550 5 8 0 1 0 0 1
pinlabel=4
T 71550 38550 5 8 0 1 0 0 1
pintype=pas
}
P 72700 39500 73000 39500 1 0 1
{
T 72350 39450 5 8 1 1 0 0 1
pinnumber=1
T 71550 39450 5 8 0 0 0 0 1
pinseq=1
T 71550 39450 5 8 0 1 0 0 1
pinlabel=1
T 71550 39450 5 8 0 1 0 0 1
pintype=pas
}
P 72700 38900 73000 38900 1 0 1
{
T 72350 38850 5 8 1 1 0 0 1
pinnumber=3
T 71550 38850 5 8 0 0 0 0 1
pinseq=3
T 71550 38850 5 8 0 1 0 0 1
pinlabel=3
T 71550 38850 5 8 0 1 0 0 1
pintype=pas
}
P 71700 38100 71700 37800 1 0 1
{
T 71700 38650 5 8 1 1 180 6 1
pinnumber=5
T 71650 39250 5 8 0 0 270 0 1
pinseq=5
T 71700 38150 5 8 0 1 90 0 1
pinlabel=5
T 71650 39250 5 8 0 1 270 0 1
pintype=pas
}
L 72700 39500 72500 39500 3 0 0 0 -1 -1
L 72700 39200 72500 39200 3 0 0 0 -1 -1
L 72700 38900 72500 38900 3 0 0 0 -1 -1
L 72700 38600 72500 38600 3 0 0 0 -1 -1
L 71700 38300 71700 38100 3 0 0 0 -1 -1
T 70900 40000 5 10 0 0 0 0 1
author=andrewmATthehacktoryDOTcom
T 70900 39800 8 10 0 1 0 0 1
refdes=CONN6
V 71700 38400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 71800 38400 72500 38400 3 0 0 0 -1 -1
L 72500 39700 70800 39700 3 0 0 0 -1 -1
L 72500 39700 72500 38400 3 0 0 0 -1 -1
L 71600 38400 70800 38400 3 0 0 0 -1 -1
L 70800 39700 70800 38400 3 0 0 0 -1 -1
L 70900 39700 70900 38400 3 0 0 0 -1 -1
L 71800 39400 71800 39100 3 0 0 0 -1 -1
L 71800 39100 71000 39200 3 0 0 0 -1 -1
L 71000 39200 71000 39300 3 0 0 0 -1 -1
L 71000 39300 71800 39400 3 0 0 0 -1 -1
L 71800 39000 71800 38700 3 0 0 0 -1 -1
L 71800 38700 71000 38800 3 0 0 0 -1 -1
L 71000 38800 71000 38900 3 0 0 0 -1 -1
L 71000 38900 71800 39000 3 0 0 0 -1 -1
L 71160 39320 71160 39180 3 0 0 0 -1 -1
L 71160 38920 71160 38780 3 0 0 0 -1 -1
T 70900 40200 5 10 0 0 0 0 1
dist-license=GPL
T 70900 40400 5 10 0 0 0 0 1
use-license=unlimited
T 72050 39450 9 10 1 0 0 0 1
5V
T 72050 39150 9 10 1 0 0 0 1
D-
T 72050 38850 9 10 1 0 0 0 1
D+
T 71900 38550 9 10 1 0 0 0 1
GND
]
{
T 70900 39800 5 10 1 1 0 0 1
refdes=CONN3
T 70800 37800 5 10 0 0 0 0 1
footprint=USB_B
}
C 73800 39675 1 0 0 EMBEDDEDvcc-1.sym
[
P 74000 39675 74000 39875 1 0 0
{
T 74050 39725 5 6 0 1 0 0 1
pinnumber=1
T 74050 39725 5 6 0 0 0 0 1
pinseq=1
T 74050 39725 5 6 0 1 0 0 1
pinlabel=1
T 74050 39725 5 6 0 1 0 0 1
pintype=pwr
}
L 73850 39875 74150 39875 3 0 0 0 -1 -1
T 73875 39925 9 8 1 0 0 0 1
Vcc
T 74250 39875 8 10 0 0 0 0 1
net=Vcc:1
]
C 73900 38200 1 0 0 EMBEDDEDgnd-1.sym
[
P 74000 38300 74000 38500 1 0 1
{
T 74058 38361 5 4 0 1 0 0 1
pinnumber=1
T 74058 38361 5 4 0 0 0 0 1
pinseq=1
T 74058 38361 5 4 0 1 0 0 1
pinlabel=1
T 74058 38361 5 4 0 1 0 0 1
pintype=pwr
}
L 73900 38300 74100 38300 3 0 0 0 -1 -1
L 73955 38250 74045 38250 3 0 0 0 -1 -1
L 73980 38210 74020 38210 3 0 0 0 -1 -1
T 74200 38250 8 10 0 0 0 0 1
net=GND:1
]
N 74000 38500 74000 38600 4
N 74000 38600 73000 38600 4
N 73000 39500 74000 39500 4
N 74000 39500 74000 39675 4
N 71700 37800 73400 37800 4
N 73400 37800 73400 38600 4
N 52400 36700 50600 36700 4
N 52400 36400 50600 36400 4
N 52400 35100 50600 35100 4
N 52400 34800 50600 34800 4
C 47200 36300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 47000 36300 47000 36500 1 0 0
{
T 46950 36450 5 8 0 1 90 6 1
pinnumber=1
T 47050 36450 5 8 0 1 90 8 1
pinseq=1
T 47000 36500 9 8 0 1 90 0 1
pinlabel=1
T 47000 36500 5 8 0 1 90 2 1
pintype=pas
}
P 47000 37200 47000 37000 1 0 0
{
T 46950 37050 5 8 0 1 90 0 1
pinnumber=2
T 47050 37050 5 8 0 1 90 2 1
pinseq=2
T 47000 37000 9 8 0 1 90 6 1
pinlabel=2
T 47000 37000 5 8 0 1 90 8 1
pintype=pas
}
L 46800 36700 47200 36700 3 0 0 0 -1 -1
L 46800 36800 47200 36800 3 0 0 0 -1 -1
L 47000 37000 47000 36800 3 0 0 0 -1 -1
L 47000 36700 47000 36500 3 0 0 0 -1 -1
T 46500 36500 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 36500 8 10 0 1 90 0 1
refdes=C33
T 45900 36500 5 10 0 0 90 0 1
description=capacitor
T 46100 36500 5 10 0 0 90 0 1
numslots=0
T 46300 36500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 46500 36500 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 37000 5 10 1 1 180 0 1
refdes=C17
T 46300 36500 5 10 0 0 90 0 1
symversion=0.1
T 47200 36300 5 10 0 0 0 0 1
footprint=0805
}
N 47000 36100 47000 36300 4
N 47000 37200 47000 37300 4
N 47000 38200 47000 37300 4
C 38100 37500 1 0 0 EMBEDDED7404-1.sym
[
L 38400 38300 38900 38000 3 0 0 0 -1 -1
T 38700 38400 5 10 0 0 0 0 1
device=7404
T 38700 38600 5 10 0 0 0 0 1
slot=1
T 38700 38800 5 10 0 0 0 0 1
numslots=6
T 38700 39000 5 10 0 0 0 0 1
slotdef=1:1,2
T 38700 39200 5 10 0 0 0 0 1
slotdef=2:3,4
T 38700 39400 5 10 0 0 0 0 1
slotdef=3:5,6
T 38700 39600 5 10 0 0 0 0 1
slotdef=4:9,8
T 38700 39800 5 10 0 0 0 0 1
slotdef=5:11,10
T 38700 40000 5 10 0 0 0 0 1
slotdef=6:13,12
L 38900 38000 38400 37700 3 0 0 0 -1 -1
L 38400 38300 38400 38000 3 0 0 0 -1 -1
L 38400 38000 38400 37700 3 0 0 0 -1 -1
V 38950 38000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 38400 38000 38100 38000 1 0 1
{
T 38300 38050 5 8 1 1 0 6 1
pinnumber=11
T 38300 37950 5 8 0 1 0 8 1
pinseq=1
T 38450 38000 9 8 0 1 0 0 1
pinlabel=A
T 38450 38000 5 8 0 1 0 2 1
pintype=in
}
P 39200 38000 39000 38000 1 0 0
{
T 39000 38050 5 8 1 1 0 0 1
pinnumber=10
T 39000 37950 5 8 0 1 0 2 1
pinseq=2
T 38850 38000 9 8 0 1 0 6 1
pinlabel=Y
T 38850 38000 5 8 0 1 0 8 1
pintype=out
}
T 38400 37500 9 8 1 0 0 0 1
7404
T 38400 38400 8 10 0 1 0 0 1
refdes=U64
T 38700 40400 5 10 0 0 0 0 1
pins=14
T 38700 40200 5 10 0 0 0 0 1
class=IC
T 38700 40800 5 10 0 0 0 0 1
net=GND:7
T 38700 40600 5 10 0 0 0 0 1
net=Vcc:14
T 38700 41000 5 10 0 0 0 0 1
footprint=DIP14
T 38700 41200 5 10 0 0 0 0 1
description=6 NOT gates
T 38700 41400 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 38700 38400 5 10 0 0 0 0 1
device=7404
T 38400 38400 5 10 1 1 0 0 1
refdes=U42
T 38700 41000 5 10 0 0 0 0 1
footprint=DIP14
T 38100 37500 5 10 0 0 0 0 1
slot=5
}
C 38100 34300 1 0 0 EMBEDDED7404-1.sym
[
L 38400 35100 38900 34800 3 0 0 0 -1 -1
T 38700 35200 5 10 0 0 0 0 1
device=7404
T 38700 35400 5 10 0 0 0 0 1
slot=1
T 38700 35600 5 10 0 0 0 0 1
numslots=6
T 38700 35800 5 10 0 0 0 0 1
slotdef=1:1,2
T 38700 36000 5 10 0 0 0 0 1
slotdef=2:3,4
T 38700 36200 5 10 0 0 0 0 1
slotdef=3:5,6
T 38700 36400 5 10 0 0 0 0 1
slotdef=4:9,8
T 38700 36600 5 10 0 0 0 0 1
slotdef=5:11,10
T 38700 36800 5 10 0 0 0 0 1
slotdef=6:13,12
L 38900 34800 38400 34500 3 0 0 0 -1 -1
L 38400 35100 38400 34800 3 0 0 0 -1 -1
L 38400 34800 38400 34500 3 0 0 0 -1 -1
V 38950 34800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 38400 34800 38100 34800 1 0 1
{
T 38300 34850 5 8 1 1 0 6 1
pinnumber=13
T 38300 34750 5 8 0 1 0 8 1
pinseq=1
T 38450 34800 9 8 0 1 0 0 1
pinlabel=A
T 38450 34800 5 8 0 1 0 2 1
pintype=in
}
P 39200 34800 39000 34800 1 0 0
{
T 39000 34850 5 8 1 1 0 0 1
pinnumber=12
T 39000 34750 5 8 0 1 0 2 1
pinseq=2
T 38850 34800 9 8 0 1 0 6 1
pinlabel=Y
T 38850 34800 5 8 0 1 0 8 1
pintype=out
}
T 38400 34300 9 8 1 0 0 0 1
7404
T 38400 35200 8 10 0 1 0 0 1
refdes=U65
T 38700 37200 5 10 0 0 0 0 1
pins=14
T 38700 37000 5 10 0 0 0 0 1
class=IC
T 38700 37600 5 10 0 0 0 0 1
net=GND:7
T 38700 37400 5 10 0 0 0 0 1
net=Vcc:14
T 38700 37800 5 10 0 0 0 0 1
footprint=DIP14
T 38700 38000 5 10 0 0 0 0 1
description=6 NOT gates
T 38700 38200 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 38700 35200 5 10 0 0 0 0 1
device=7404
T 38400 35200 5 10 1 1 0 0 1
refdes=U42
T 38700 37800 5 10 0 0 0 0 1
footprint=DIP14
T 38100 34300 5 10 0 0 0 0 1
slot=6
}
N 73150 50475 73150 52200 4
{
T 73075 50825 5 10 1 1 90 0 1
netname=D2
}
C 73150 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 72750 52200 5 8 0 0 90 0 1
device=none
P 73150 52200 73050 52300 1 0 0
{
T 72650 52200 5 8 0 0 90 0 1
pinseq=1
T 72550 52200 5 8 0 0 90 0 1
pinnumber=1
T 72450 52200 5 8 0 0 90 0 1
pintype=pas
T 72350 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 72850 52200 5 8 0 0 90 0 1
graphical=1
L 72950 52400 73050 52300 10 30 0 0 -1 -1
]
{
T 72750 52200 5 8 0 0 90 0 1
device=none
}
N 72775 50475 72775 52200 4
{
T 72700 50825 5 10 1 1 90 0 1
netname=D4
}
C 72775 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 72375 52200 5 8 0 0 90 0 1
device=none
P 72775 52200 72675 52300 1 0 0
{
T 72275 52200 5 8 0 0 90 0 1
pinseq=1
T 72175 52200 5 8 0 0 90 0 1
pinnumber=1
T 72075 52200 5 8 0 0 90 0 1
pintype=pas
T 71975 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 72475 52200 5 8 0 0 90 0 1
graphical=1
L 72575 52400 72675 52300 10 30 0 0 -1 -1
]
{
T 72375 52200 5 8 0 0 90 0 1
device=none
}
C 75400 34900 1 270 0 EMBEDDEDswitch-spst-1.sym
[
L 75600 34600 75400 34400 3 0 0 0 -1 -1
T 76100 34500 5 10 0 0 270 0 1
device=SPST
P 75400 34400 75400 34100 1 0 1
{
T 75450 34250 5 8 1 1 270 0 1
pinnumber=2
T 75450 34250 5 8 0 0 270 0 1
pinseq=2
T 75450 34250 5 8 0 1 270 0 1
pinlabel=2
T 75450 34250 5 8 0 1 270 0 1
pintype=pas
}
P 75400 34600 75400 34900 1 0 1
{
T 75450 34800 5 8 1 1 270 0 1
pinnumber=1
T 75450 34800 5 8 0 0 270 0 1
pinseq=1
T 75450 34800 5 8 0 1 270 0 1
pinlabel=1
T 75450 34800 5 8 0 1 270 0 1
pintype=pas
}
T 75700 34600 8 10 0 1 270 0 1
refdes=S2
]
{
T 76100 34500 5 10 0 0 270 0 1
device=SPST
T 75700 34600 5 10 1 1 0 0 1
refdes=S1
T 75400 34900 5 10 0 0 0 0 1
footprint=button
}
N 75400 34900 75400 35700 4
{
T 75400 34900 5 10 0 0 0 0 1
footprint=button
}
N 75400 35700 74400 35700 4
C 75300 32600 1 0 0 EMBEDDEDgnd-1.sym
[
P 75400 32700 75400 32900 1 0 1
{
T 75458 32761 5 4 0 1 0 0 1
pinnumber=1
T 75458 32761 5 4 0 0 0 0 1
pinseq=1
T 75458 32761 5 4 0 1 0 0 1
pinlabel=1
T 75458 32761 5 4 0 1 0 0 1
pintype=pwr
}
L 75300 32700 75500 32700 3 0 0 0 -1 -1
L 75355 32650 75445 32650 3 0 0 0 -1 -1
L 75380 32610 75420 32610 3 0 0 0 -1 -1
T 75600 32650 8 10 0 0 0 0 1
net=GND:1
]
N 75400 34100 75400 32900 4
N 72400 46275 72350 44900 4
{
T 72325 45650 5 10 1 1 90 0 1
netname=D7
}
C 72350 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72350 44500 5 8 0 0 180 0 1
device=none
P 72350 44900 72250 44800 1 0 0
{
T 72350 44400 5 8 0 0 180 0 1
pinseq=1
T 72350 44300 5 8 0 0 180 0 1
pinnumber=1
T 72350 44200 5 8 0 0 180 0 1
pintype=pas
T 72350 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 72350 44600 5 8 0 0 180 0 1
graphical=1
L 72150 44700 72250 44800 10 30 0 0 -1 -1
]
{
T 72350 44500 5 8 0 0 180 0 1
device=none
}
N 72775 46275 72725 44900 4
{
T 72725 45600 5 10 1 1 90 0 1
netname=D5
}
C 72725 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 72725 44500 5 8 0 0 180 0 1
device=none
P 72725 44900 72625 44800 1 0 0
{
T 72725 44400 5 8 0 0 180 0 1
pinseq=1
T 72725 44300 5 8 0 0 180 0 1
pinnumber=1
T 72725 44200 5 8 0 0 180 0 1
pintype=pas
T 72725 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 72725 44600 5 8 0 0 180 0 1
graphical=1
L 72525 44700 72625 44800 10 30 0 0 -1 -1
]
{
T 72725 44500 5 8 0 0 180 0 1
device=none
}
N 73150 46275 73100 44900 4
{
T 73075 45600 5 10 1 1 90 0 1
netname=D3
}
C 73100 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73100 44500 5 8 0 0 180 0 1
device=none
P 73100 44900 73000 44800 1 0 0
{
T 73100 44400 5 8 0 0 180 0 1
pinseq=1
T 73100 44300 5 8 0 0 180 0 1
pinnumber=1
T 73100 44200 5 8 0 0 180 0 1
pintype=pas
T 73100 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 73100 44600 5 8 0 0 180 0 1
graphical=1
L 72900 44700 73000 44800 10 30 0 0 -1 -1
]
{
T 73100 44500 5 8 0 0 180 0 1
device=none
}
N 73525 46275 73475 44900 4
{
T 73475 45625 5 10 1 1 90 0 1
netname=D1
}
C 73475 44900 1 180 0 EMBEDDEDbusripper-1.sym
[
T 73475 44500 5 8 0 0 180 0 1
device=none
P 73475 44900 73375 44800 1 0 0
{
T 73475 44400 5 8 0 0 180 0 1
pinseq=1
T 73475 44300 5 8 0 0 180 0 1
pinnumber=1
T 73475 44200 5 8 0 0 180 0 1
pintype=pas
T 73475 44100 5 8 0 0 180 0 1
pinlabel=netside
}
T 73475 44600 5 8 0 0 180 0 1
graphical=1
L 73275 44700 73375 44800 10 30 0 0 -1 -1
]
{
T 73475 44500 5 8 0 0 180 0 1
device=none
}
N 73525 50475 73475 52200 4
{
T 73425 50950 5 10 1 1 90 0 1
netname=D0
}
C 73475 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 73075 52200 5 8 0 0 90 0 1
device=none
P 73475 52200 73375 52300 1 0 0
{
T 72975 52200 5 8 0 0 90 0 1
pinseq=1
T 72875 52200 5 8 0 0 90 0 1
pinnumber=1
T 72775 52200 5 8 0 0 90 0 1
pintype=pas
T 72675 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 73175 52200 5 8 0 0 90 0 1
graphical=1
L 73275 52400 73375 52300 10 30 0 0 -1 -1
]
{
T 73075 52200 5 8 0 0 90 0 1
device=none
}
N 65400 59500 66000 59500 4
{
T 65400 59600 5 10 1 1 0 0 1
netname=MOSI
}
N 65400 59900 66000 59900 4
{
T 65400 60000 5 10 1 1 0 0 1
netname=MISO
}
N 68600 62000 66900 62000 4
{
T 67500 62100 5 10 1 1 0 0 1
netname=AUXIO0
}
C 66900 62000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 66900 61600 5 8 0 0 180 0 1
device=none
P 66900 62000 66800 61900 1 0 0
{
T 66900 61500 5 8 0 0 180 0 1
pinseq=1
T 66900 61400 5 8 0 0 180 0 1
pinnumber=1
T 66900 61300 5 8 0 0 180 0 1
pintype=pas
T 66900 61200 5 8 0 0 180 0 1
pinlabel=netside
}
T 66900 61700 5 8 0 0 180 0 1
graphical=1
L 66700 61800 66800 61900 10 30 0 0 -1 -1
]
{
T 66900 61600 5 8 0 0 180 0 1
device=none
}
C 68125 59350 1 0 0 EMBEDDEDgnd-1.sym
[
P 68225 59450 68225 59650 1 0 1
{
T 68283 59511 5 4 0 1 0 0 1
pinnumber=1
T 68283 59511 5 4 0 0 0 0 1
pinseq=1
T 68283 59511 5 4 0 1 0 0 1
pinlabel=1
T 68283 59511 5 4 0 1 0 0 1
pintype=pwr
}
L 68125 59450 68325 59450 3 0 0 0 -1 -1
L 68180 59400 68270 59400 3 0 0 0 -1 -1
L 68205 59360 68245 59360 3 0 0 0 -1 -1
T 68425 59400 8 10 0 0 0 0 1
net=GND:1
]
C 68125 75900 1 0 0 EMBEDDEDgnd-1.sym
[
P 68225 76000 68225 76200 1 0 1
{
T 68283 76061 5 4 0 1 0 0 1
pinnumber=1
T 68283 76061 5 4 0 0 0 0 1
pinseq=1
T 68283 76061 5 4 0 1 0 0 1
pinlabel=1
T 68283 76061 5 4 0 1 0 0 1
pintype=pwr
}
L 68125 76000 68325 76000 3 0 0 0 -1 -1
L 68180 75950 68270 75950 3 0 0 0 -1 -1
L 68205 75910 68245 75910 3 0 0 0 -1 -1
T 68425 75950 8 10 0 0 0 0 1
net=GND:1
]
N 68400 76400 68225 76400 4
N 68225 76400 68225 76200 4
N 55850 38950 55850 39300 4
N 55200 38950 55200 39100 4
U 76100 67300 79500 67300 10 0
U 79500 67300 79500 74500 10 -1
U 79500 67300 82500 67300 10 0
U 82500 67300 82900 67300 10 0
U 82900 67300 82900 75100 10 -1
N 80200 74075 79700 74075 4
{
T 79800 74175 5 10 1 1 0 0 1
netname=SDA
}
C 79700 74075 1 180 0 EMBEDDEDbusripper-1.sym
[
T 79700 73675 5 8 0 0 180 0 1
device=none
P 79700 74075 79600 73975 1 0 0
{
T 79700 73575 5 8 0 0 180 0 1
pinseq=1
T 79700 73475 5 8 0 0 180 0 1
pinnumber=1
T 79700 73375 5 8 0 0 180 0 1
pintype=pas
T 79700 73275 5 8 0 0 180 0 1
pinlabel=netside
}
T 79700 73775 5 8 0 0 180 0 1
graphical=1
L 79500 73875 79600 73975 10 30 0 0 -1 -1
]
{
T 79700 73675 5 8 0 0 180 0 1
device=none
}
N 80200 73675 79700 73675 4
{
T 79800 73775 5 10 1 1 0 0 1
netname=SCL
}
C 79700 73675 1 180 0 EMBEDDEDbusripper-1.sym
[
T 79700 73275 5 8 0 0 180 0 1
device=none
P 79700 73675 79600 73575 1 0 0
{
T 79700 73175 5 8 0 0 180 0 1
pinseq=1
T 79700 73075 5 8 0 0 180 0 1
pinnumber=1
T 79700 72975 5 8 0 0 180 0 1
pintype=pas
T 79700 72875 5 8 0 0 180 0 1
pinlabel=netside
}
T 79700 73375 5 8 0 0 180 0 1
graphical=1
L 79500 73475 79600 73575 10 30 0 0 -1 -1
]
{
T 79700 73275 5 8 0 0 180 0 1
device=none
}
N 83300 74875 83100 74875 4
{
T 83000 74975 5 10 1 1 0 0 1
netname=MOSI
}
C 83100 74875 1 180 0 EMBEDDEDbusripper-1.sym
[
T 83100 74475 5 8 0 0 180 0 1
device=none
P 83100 74875 83000 74775 1 0 0
{
T 83100 74375 5 8 0 0 180 0 1
pinseq=1
T 83100 74275 5 8 0 0 180 0 1
pinnumber=1
T 83100 74175 5 8 0 0 180 0 1
pintype=pas
T 83100 74075 5 8 0 0 180 0 1
pinlabel=netside
}
T 83100 74575 5 8 0 0 180 0 1
graphical=1
L 82900 74675 83000 74775 10 30 0 0 -1 -1
]
{
T 83100 74475 5 8 0 0 180 0 1
device=none
}
N 83300 73675 83100 73675 4
{
T 83000 73775 5 10 1 1 0 0 1
netname=SCK
}
C 83100 73675 1 180 0 EMBEDDEDbusripper-1.sym
[
T 83100 73275 5 8 0 0 180 0 1
device=none
P 83100 73675 83000 73575 1 0 0
{
T 83100 73175 5 8 0 0 180 0 1
pinseq=1
T 83100 73075 5 8 0 0 180 0 1
pinnumber=1
T 83100 72975 5 8 0 0 180 0 1
pintype=pas
T 83100 72875 5 8 0 0 180 0 1
pinlabel=netside
}
T 83100 73375 5 8 0 0 180 0 1
graphical=1
L 82900 73475 83000 73575 10 30 0 0 -1 -1
]
{
T 83100 73275 5 8 0 0 180 0 1
device=none
}
N 83300 72875 83100 72875 4
{
T 83000 72975 5 10 1 1 0 0 1
netname=MISO
}
C 83100 72875 1 180 0 EMBEDDEDbusripper-1.sym
[
T 83100 72475 5 8 0 0 180 0 1
device=none
P 83100 72875 83000 72775 1 0 0
{
T 83100 72375 5 8 0 0 180 0 1
pinseq=1
T 83100 72275 5 8 0 0 180 0 1
pinnumber=1
T 83100 72175 5 8 0 0 180 0 1
pintype=pas
T 83100 72075 5 8 0 0 180 0 1
pinlabel=netside
}
T 83100 72575 5 8 0 0 180 0 1
graphical=1
L 82900 72675 83000 72775 10 30 0 0 -1 -1
]
{
T 83100 72475 5 8 0 0 180 0 1
device=none
}
N 65400 62300 66000 62300 4
{
T 65400 62300 5 10 1 1 0 0 1
netname=SDA
}
C 66000 62300 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 62300 5 8 0 0 270 0 1
device=none
P 66000 62300 66100 62200 1 0 0
{
T 66500 62300 5 8 0 0 270 0 1
pinseq=1
T 66600 62300 5 8 0 0 270 0 1
pinnumber=1
T 66700 62300 5 8 0 0 270 0 1
pintype=pas
T 66800 62300 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 62300 5 8 0 0 270 0 1
graphical=1
L 66200 62100 66100 62200 10 30 0 0 -1 -1
]
{
T 66400 62300 5 8 0 0 270 0 1
device=none
}
N 68225 59650 68225 60000 4
N 68225 60000 68600 60000 4
C 68600 59600 1 0 0 EMBEDDEDconnector7-2.sym
[
T 69300 62900 8 10 0 1 0 6 1
refdes=CONN7
T 68900 62850 5 10 0 0 0 0 1
device=CONNECTOR_7
T 68900 63050 5 10 0 0 0 0 1
footprint=SIP7N
T 68900 63250 5 10 0 0 0 0 1
author=Leon Kos
T 68900 63450 5 10 0 0 0 0 1
description=generic connector
T 68900 63650 5 10 0 0 0 0 1
numslots=0
P 68600 62400 68800 62400 1 0 0
{
T 68800 62450 5 8 0 1 0 6 1
pinnumber=1
T 68800 62350 5 8 0 1 0 8 1
pinseq=1
T 68950 62400 9 8 1 1 0 0 1
pinlabel=1
T 68950 62400 5 8 0 1 0 2 1
pintype=pas
}
V 68850 62400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 62000 68800 62000 1 0 0
{
T 68800 62050 5 8 0 1 0 6 1
pinnumber=2
T 68800 61950 5 8 0 1 0 8 1
pinseq=2
T 68950 62000 9 8 1 1 0 0 1
pinlabel=2
T 68950 62000 5 8 0 1 0 2 1
pintype=pas
}
V 68850 62000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 61600 68800 61600 1 0 0
{
T 68800 61650 5 8 0 1 0 6 1
pinnumber=3
T 68800 61550 5 8 0 1 0 8 1
pinseq=3
T 68950 61600 9 8 1 1 0 0 1
pinlabel=3
T 68950 61600 5 8 0 1 0 2 1
pintype=pas
}
V 68850 61600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 61200 68800 61200 1 0 0
{
T 68800 61250 5 8 0 1 0 6 1
pinnumber=4
T 68800 61150 5 8 0 1 0 8 1
pinseq=4
T 68950 61200 9 8 1 1 0 0 1
pinlabel=4
T 68950 61200 5 8 0 1 0 2 1
pintype=pas
}
V 68850 61200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 60800 68800 60800 1 0 0
{
T 68800 60850 5 8 0 1 0 6 1
pinnumber=5
T 68800 60750 5 8 0 1 0 8 1
pinseq=5
T 68950 60800 9 8 1 1 0 0 1
pinlabel=5
T 68950 60800 5 8 0 1 0 2 1
pintype=pas
}
V 68850 60800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 60400 68800 60400 1 0 0
{
T 68800 60450 5 8 0 1 0 6 1
pinnumber=6
T 68800 60350 5 8 0 1 0 8 1
pinseq=6
T 68950 60400 9 8 1 1 0 0 1
pinlabel=6
T 68950 60400 5 8 0 1 0 2 1
pintype=pas
}
V 68850 60400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68600 60000 68800 60000 1 0 0
{
T 68800 60050 5 8 0 1 0 6 1
pinnumber=7
T 68800 59950 5 8 0 1 0 8 1
pinseq=7
T 68950 60000 9 8 1 1 0 0 1
pinlabel=7
T 68950 60000 5 8 0 1 0 2 1
pintype=pas
}
V 68850 60000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 68900 59600 400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 69300 62900 5 10 1 1 0 6 1
refdes=CONN4
T 68900 62850 5 10 0 0 0 0 1
device=CONNECTOR_7
T 68900 63050 5 10 0 0 0 0 1
footprint=SIP7
}
C 68200 62600 1 0 0 EMBEDDEDvcc-1.sym
[
P 68400 62600 68400 62800 1 0 0
{
T 68450 62650 5 6 0 1 0 0 1
pinnumber=1
T 68450 62650 5 6 0 0 0 0 1
pinseq=1
T 68450 62650 5 6 0 1 0 0 1
pinlabel=1
T 68450 62650 5 6 0 1 0 0 1
pintype=pwr
}
L 68250 62800 68550 62800 3 0 0 0 -1 -1
T 68275 62850 9 8 1 0 0 0 1
Vcc
T 68650 62800 8 10 0 0 0 0 1
net=Vcc:1
]
N 68400 62600 68400 62400 4
N 68400 62400 68600 62400 4
C 68400 76000 1 0 0 EMBEDDEDconnector9-2.sym
[
T 69100 80100 8 10 0 1 0 6 1
refdes=CONN8
T 68700 80050 5 10 0 0 0 0 1
device=CONNECTOR_9
T 68700 80250 5 10 0 0 0 0 1
footprint=SIP9N
T 68700 80450 5 10 0 0 0 0 1
author=Leon Kos
T 68700 80650 5 10 0 0 0 0 1
description=generic connector
T 68700 80850 5 10 0 0 0 0 1
numslots=0
P 68400 79600 68600 79600 1 0 0
{
T 68600 79650 5 8 0 1 0 6 1
pinnumber=1
T 68600 79550 5 8 0 1 0 8 1
pinseq=1
T 68750 79600 9 8 1 1 0 0 1
pinlabel=1
T 68750 79600 5 8 0 1 0 2 1
pintype=pas
}
V 68650 79600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 79200 68600 79200 1 0 0
{
T 68600 79250 5 8 0 1 0 6 1
pinnumber=2
T 68600 79150 5 8 0 1 0 8 1
pinseq=2
T 68750 79200 9 8 1 1 0 0 1
pinlabel=2
T 68750 79200 5 8 0 1 0 2 1
pintype=pas
}
V 68650 79200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 78800 68600 78800 1 0 0
{
T 68600 78850 5 8 0 1 0 6 1
pinnumber=3
T 68600 78750 5 8 0 1 0 8 1
pinseq=3
T 68750 78800 9 8 1 1 0 0 1
pinlabel=3
T 68750 78800 5 8 0 1 0 2 1
pintype=pas
}
V 68650 78800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 78400 68600 78400 1 0 0
{
T 68600 78450 5 8 0 1 0 6 1
pinnumber=4
T 68600 78350 5 8 0 1 0 8 1
pinseq=4
T 68750 78400 9 8 1 1 0 0 1
pinlabel=4
T 68750 78400 5 8 0 1 0 2 1
pintype=pas
}
V 68650 78400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 78000 68600 78000 1 0 0
{
T 68600 78050 5 8 0 1 0 6 1
pinnumber=5
T 68600 77950 5 8 0 1 0 8 1
pinseq=5
T 68750 78000 9 8 1 1 0 0 1
pinlabel=5
T 68750 78000 5 8 0 1 0 2 1
pintype=pas
}
V 68650 78000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 77600 68600 77600 1 0 0
{
T 68600 77650 5 8 0 1 0 6 1
pinnumber=6
T 68600 77550 5 8 0 1 0 8 1
pinseq=6
T 68750 77600 9 8 1 1 0 0 1
pinlabel=6
T 68750 77600 5 8 0 1 0 2 1
pintype=pas
}
V 68650 77600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 77200 68600 77200 1 0 0
{
T 68600 77250 5 8 0 1 0 6 1
pinnumber=7
T 68600 77150 5 8 0 1 0 8 1
pinseq=7
T 68750 77200 9 8 1 1 0 0 1
pinlabel=7
T 68750 77200 5 8 0 1 0 2 1
pintype=pas
}
V 68650 77200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 76800 68600 76800 1 0 0
{
T 68600 76850 5 8 0 1 0 6 1
pinnumber=8
T 68600 76750 5 8 0 1 0 8 1
pinseq=8
T 68750 76800 9 8 1 1 0 0 1
pinlabel=8
T 68750 76800 5 8 0 1 0 2 1
pintype=pas
}
V 68650 76800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 68400 76400 68600 76400 1 0 0
{
T 68600 76450 5 8 0 1 0 6 1
pinnumber=9
T 68600 76350 5 8 0 1 0 8 1
pinseq=9
T 68750 76400 9 8 1 1 0 0 1
pinlabel=9
T 68750 76400 5 8 0 1 0 2 1
pintype=pas
}
V 68650 76400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 68700 76000 400 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 69100 80100 5 10 1 1 0 6 1
refdes=CONN5
T 68700 80050 5 10 0 0 0 0 1
device=CONNECTOR_9
T 68700 80250 5 10 0 0 0 0 1
footprint=SIP9
}
C 68000 80300 1 0 0 EMBEDDEDvcc-1.sym
[
P 68200 80300 68200 80500 1 0 0
{
T 68250 80350 5 6 0 1 0 0 1
pinnumber=1
T 68250 80350 5 6 0 0 0 0 1
pinseq=1
T 68250 80350 5 6 0 1 0 0 1
pinlabel=1
T 68250 80350 5 6 0 1 0 0 1
pintype=pwr
}
L 68050 80500 68350 80500 3 0 0 0 -1 -1
T 68075 80550 9 8 1 0 0 0 1
Vcc
T 68450 80500 8 10 0 0 0 0 1
net=Vcc:1
]
N 68200 80300 68200 79600 4
N 68200 79600 68400 79600 4
C 66000 59900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 59900 5 8 0 0 270 0 1
device=none
P 66000 59900 66100 59800 1 0 0
{
T 66500 59900 5 8 0 0 270 0 1
pinseq=1
T 66600 59900 5 8 0 0 270 0 1
pinnumber=1
T 66700 59900 5 8 0 0 270 0 1
pintype=pas
T 66800 59900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 59900 5 8 0 0 270 0 1
graphical=1
L 66200 59700 66100 59800 10 30 0 0 -1 -1
]
{
T 66400 59900 5 8 0 0 270 0 1
device=none
}
C 66000 59500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 59500 5 8 0 0 270 0 1
device=none
P 66000 59500 66100 59400 1 0 0
{
T 66500 59500 5 8 0 0 270 0 1
pinseq=1
T 66600 59500 5 8 0 0 270 0 1
pinnumber=1
T 66700 59500 5 8 0 0 270 0 1
pintype=pas
T 66800 59500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 59500 5 8 0 0 270 0 1
graphical=1
L 66200 59300 66100 59400 10 30 0 0 -1 -1
]
{
T 66400 59500 5 8 0 0 270 0 1
device=none
}
C 66000 59100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 59100 5 8 0 0 270 0 1
device=none
P 66000 59100 66100 59000 1 0 0
{
T 66500 59100 5 8 0 0 270 0 1
pinseq=1
T 66600 59100 5 8 0 0 270 0 1
pinnumber=1
T 66700 59100 5 8 0 0 270 0 1
pintype=pas
T 66800 59100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 59100 5 8 0 0 270 0 1
graphical=1
L 66200 58900 66100 59000 10 30 0 0 -1 -1
]
{
T 66400 59100 5 8 0 0 270 0 1
device=none
}
C 82000 73300 1 0 0 EMBEDDEDgnd-1.sym
[
P 82100 73400 82100 73600 1 0 1
{
T 82158 73461 5 4 0 1 0 0 1
pinnumber=1
T 82158 73461 5 4 0 0 0 0 1
pinseq=1
T 82158 73461 5 4 0 1 0 0 1
pinlabel=1
T 82158 73461 5 4 0 1 0 0 1
pintype=pwr
}
L 82000 73400 82200 73400 3 0 0 0 -1 -1
L 82055 73350 82145 73350 3 0 0 0 -1 -1
L 82080 73310 82120 73310 3 0 0 0 -1 -1
T 82300 73350 8 10 0 0 0 0 1
net=GND:1
]
N 82100 73600 82100 74475 4
N 82100 74475 83300 74475 4
N 72025 50475 72025 52200 4
{
T 72025 50725 5 10 1 1 90 0 1
netname=RFSH
}
C 72025 52200 1 90 0 EMBEDDEDbusripper-1.sym
[
T 71625 52200 5 8 0 0 90 0 1
device=none
P 72025 52200 71925 52300 1 0 0
{
T 71525 52200 5 8 0 0 90 0 1
pinseq=1
T 71425 52200 5 8 0 0 90 0 1
pinnumber=1
T 71325 52200 5 8 0 0 90 0 1
pintype=pas
T 71225 52200 5 8 0 0 90 0 1
pinlabel=netside
}
T 71725 52200 5 8 0 0 90 0 1
graphical=1
L 71825 52400 71925 52300 10 30 0 0 -1 -1
]
{
T 71625 52200 5 8 0 0 90 0 1
device=none
}
C 39400 39100 1 270 0 EMBEDDEDled-2.sym
[
T 39700 38300 8 10 0 1 270 0 1
refdes=D5
T 40000 39000 8 10 0 0 270 0 1
device=LED
P 39500 39100 39500 38900 1 0 0
{
T 39550 39000 5 8 0 1 270 0 1
pinnumber=1
T 39550 39000 5 8 0 0 270 0 1
pinseq=1
T 39550 39000 5 8 0 1 270 0 1
pinlabel=1
T 39550 39000 5 8 0 1 270 0 1
pintype=pas
}
P 39500 38200 39500 38400 1 0 0
{
T 39550 38400 5 8 0 1 270 0 1
pinnumber=2
T 39550 38400 5 8 0 0 270 0 1
pinseq=2
T 39550 38400 5 8 0 1 270 0 1
pinlabel=2
T 39550 38400 5 8 0 1 270 0 1
pintype=pas
}
L 39600 38700 39500 38600 3 0 0 0 -1 -1
L 39500 38600 39400 38700 3 0 0 0 -1 -1
L 39600 38700 39400 38700 3 0 0 0 -1 -1
L 39600 38600 39400 38600 3 0 0 0 -1 -1
L 39500 38600 39500 38400 3 0 0 0 -1 -1
L 39500 38700 39500 38900 3 0 0 0 -1 -1
L 39640 38670 39740 38570 3 0 0 0 -1 -1
L 39740 38570 39710 38620 3 0 0 0 -1 -1
L 39740 38570 39690 38600 3 0 0 0 -1 -1
L 39640 38600 39740 38500 3 0 0 0 -1 -1
L 39740 38500 39710 38550 3 0 0 0 -1 -1
L 39740 38500 39690 38530 3 0 0 0 -1 -1
]
{
T 39700 38300 5 10 1 1 270 0 1
refdes=D2
T 40000 39000 5 10 0 0 270 0 1
device=LED
T 39400 39100 5 10 0 1 0 0 1
footprint=0805
}
C 39400 35800 1 270 0 EMBEDDEDled-2.sym
[
T 39700 35000 8 10 0 1 270 0 1
refdes=D6
T 40000 35700 8 10 0 0 270 0 1
device=LED
P 39500 35800 39500 35600 1 0 0
{
T 39550 35700 5 8 0 1 270 0 1
pinnumber=1
T 39550 35700 5 8 0 0 270 0 1
pinseq=1
T 39550 35700 5 8 0 1 270 0 1
pinlabel=1
T 39550 35700 5 8 0 1 270 0 1
pintype=pas
}
P 39500 34900 39500 35100 1 0 0
{
T 39550 35100 5 8 0 1 270 0 1
pinnumber=2
T 39550 35100 5 8 0 0 270 0 1
pinseq=2
T 39550 35100 5 8 0 1 270 0 1
pinlabel=2
T 39550 35100 5 8 0 1 270 0 1
pintype=pas
}
L 39600 35400 39500 35300 3 0 0 0 -1 -1
L 39500 35300 39400 35400 3 0 0 0 -1 -1
L 39600 35400 39400 35400 3 0 0 0 -1 -1
L 39600 35300 39400 35300 3 0 0 0 -1 -1
L 39500 35300 39500 35100 3 0 0 0 -1 -1
L 39500 35400 39500 35600 3 0 0 0 -1 -1
L 39640 35370 39740 35270 3 0 0 0 -1 -1
L 39740 35270 39710 35320 3 0 0 0 -1 -1
L 39740 35270 39690 35300 3 0 0 0 -1 -1
L 39640 35300 39740 35200 3 0 0 0 -1 -1
L 39740 35200 39710 35250 3 0 0 0 -1 -1
L 39740 35200 39690 35230 3 0 0 0 -1 -1
]
{
T 39700 35000 5 10 1 1 270 0 1
refdes=D3
T 40000 35700 5 10 0 0 270 0 1
device=LED
T 39400 35800 5 10 0 0 0 0 1
footprint=0805
}
N 39200 34800 39500 34800 4
N 39500 34800 39500 34900 4
C 39600 36000 1 90 0 EMBEDDEDresistor-2.sym
[
P 39500 36900 39500 36750 1 0 0
{
T 39450 36800 5 8 0 1 90 0 1
pinnumber=2
T 39450 36800 5 8 0 0 90 0 1
pinseq=2
T 39450 36800 5 8 0 1 90 0 1
pinlabel=2
T 39450 36800 5 8 0 1 90 0 1
pintype=pas
}
P 39500 36000 39500 36150 1 0 0
{
T 39450 36100 5 8 0 1 90 0 1
pinnumber=1
T 39450 36100 5 8 0 0 90 0 1
pinseq=1
T 39450 36100 5 8 0 1 90 0 1
pinlabel=1
T 39450 36100 5 8 0 1 90 0 1
pintype=pas
}
B 39400 36150 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39250 36400 5 10 0 0 90 0 1
device=RESISTOR
T 39300 36200 8 10 0 1 90 0 1
refdes=R27
]
{
T 39250 36400 5 10 0 0 90 0 1
device=RESISTOR
T 39100 36100 5 10 1 1 90 0 1
refdes=R13
T 39600 36000 5 10 0 0 90 0 1
footprint=res300
T 39300 36100 5 10 1 1 90 0 1
value=190R
}
N 39200 38000 39500 38000 4
N 39500 38000 39500 38200 4
N 39500 39100 39500 39300 4
C 39300 40400 1 0 0 EMBEDDEDvcc-1.sym
[
P 39500 40400 39500 40600 1 0 0
{
T 39550 40450 5 6 0 1 0 0 1
pinnumber=1
T 39550 40450 5 6 0 0 0 0 1
pinseq=1
T 39550 40450 5 6 0 1 0 0 1
pinlabel=1
T 39550 40450 5 6 0 1 0 0 1
pintype=pwr
}
L 39350 40600 39650 40600 3 0 0 0 -1 -1
T 39375 40650 9 8 1 0 0 0 1
Vcc
T 39750 40600 8 10 0 0 0 0 1
net=Vcc:1
]
C 39300 37100 1 0 0 EMBEDDEDvcc-1.sym
[
P 39500 37100 39500 37300 1 0 0
{
T 39550 37150 5 6 0 1 0 0 1
pinnumber=1
T 39550 37150 5 6 0 0 0 0 1
pinseq=1
T 39550 37150 5 6 0 1 0 0 1
pinlabel=1
T 39550 37150 5 6 0 1 0 0 1
pintype=pwr
}
L 39350 37300 39650 37300 3 0 0 0 -1 -1
T 39375 37350 9 8 1 0 0 0 1
Vcc
T 39750 37300 8 10 0 0 0 0 1
net=Vcc:1
]
N 39500 40400 39500 40200 4
N 39500 36000 39500 35800 4
N 39500 37100 39500 36900 4
C 39600 39300 1 90 0 EMBEDDEDresistor-2.sym
[
P 39500 40200 39500 40050 1 0 0
{
T 39450 40100 5 8 0 1 90 0 1
pinnumber=2
T 39450 40100 5 8 0 0 90 0 1
pinseq=2
T 39450 40100 5 8 0 1 90 0 1
pinlabel=2
T 39450 40100 5 8 0 1 90 0 1
pintype=pas
}
P 39500 39300 39500 39450 1 0 0
{
T 39450 39400 5 8 0 1 90 0 1
pinnumber=1
T 39450 39400 5 8 0 0 90 0 1
pinseq=1
T 39450 39400 5 8 0 1 90 0 1
pinlabel=1
T 39450 39400 5 8 0 1 90 0 1
pintype=pas
}
B 39400 39450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39250 39700 5 10 0 0 90 0 1
device=RESISTOR
T 39300 39500 8 10 0 1 90 0 1
refdes=R28
]
{
T 39250 39700 5 10 0 0 90 0 1
device=RESISTOR
T 39100 39400 5 10 1 1 90 0 1
refdes=R14
T 39600 39300 5 10 0 0 90 0 1
footprint=res300
T 39300 39400 5 10 1 1 90 0 1
value=190R
}
U 58400 32000 36300 32000 10 0
U 36300 32000 36300 38900 10 -1
N 38100 38000 36500 38000 4
{
T 37000 38100 5 10 1 1 0 0 1
netname=SW0
}
C 36500 38000 1 180 0 EMBEDDEDbusripper-1.sym
[
T 36500 37600 5 8 0 0 180 0 1
device=none
P 36500 38000 36400 37900 1 0 0
{
T 36500 37500 5 8 0 0 180 0 1
pinseq=1
T 36500 37400 5 8 0 0 180 0 1
pinnumber=1
T 36500 37300 5 8 0 0 180 0 1
pintype=pas
T 36500 37200 5 8 0 0 180 0 1
pinlabel=netside
}
T 36500 37700 5 8 0 0 180 0 1
graphical=1
L 36300 37800 36400 37900 10 30 0 0 -1 -1
]
{
T 36500 37600 5 8 0 0 180 0 1
device=none
}
N 38100 34800 36500 34800 4
{
T 37000 34900 5 10 1 1 0 0 1
netname=MAPRQM
}
C 36500 34800 1 180 0 EMBEDDEDbusripper-1.sym
[
T 36500 34400 5 8 0 0 180 0 1
device=none
P 36500 34800 36400 34700 1 0 0
{
T 36500 34300 5 8 0 0 180 0 1
pinseq=1
T 36500 34200 5 8 0 0 180 0 1
pinnumber=1
T 36500 34100 5 8 0 0 180 0 1
pintype=pas
T 36500 34000 5 8 0 0 180 0 1
pinlabel=netside
}
T 36500 34500 5 8 0 0 180 0 1
graphical=1
L 36300 34600 36400 34700 10 30 0 0 -1 -1
]
{
T 36500 34400 5 8 0 0 180 0 1
device=none
}
N 52675 39900 58200 39900 4
{
T 56275 39900 5 10 1 1 0 0 1
netname=SW0
}
C 58200 39900 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 40300 5 8 0 0 0 0 1
device=none
P 58200 39900 58300 40000 1 0 0
{
T 58200 40400 5 8 0 0 0 0 1
pinseq=1
T 58200 40500 5 8 0 0 0 0 1
pinnumber=1
T 58200 40600 5 8 0 0 0 0 1
pintype=pas
T 58200 40700 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 40200 5 8 0 0 0 0 1
graphical=1
L 58400 40100 58300 40000 10 30 0 0 -1 -1
]
{
T 58200 40300 5 8 0 0 0 0 1
device=none
}
N 52675 40100 58200 40100 4
{
T 56275 40100 5 10 1 1 0 0 1
netname=SW1
}
C 58200 40100 1 0 0 EMBEDDEDbusripper-1.sym
[
T 58200 40500 5 8 0 0 0 0 1
device=none
P 58200 40100 58300 40200 1 0 0
{
T 58200 40600 5 8 0 0 0 0 1
pinseq=1
T 58200 40700 5 8 0 0 0 0 1
pinnumber=1
T 58200 40800 5 8 0 0 0 0 1
pintype=pas
T 58200 40900 5 8 0 0 0 0 1
pinlabel=netside
}
T 58200 40400 5 8 0 0 0 0 1
graphical=1
L 58400 40300 58300 40200 10 30 0 0 -1 -1
]
{
T 58200 40500 5 8 0 0 0 0 1
device=none
}
C 43900 47900 1 0 0 EMBEDDEDheader6-1.sym
[
T 44000 50200 5 10 0 0 0 0 1
Copyright Mark Salyzyn
T 44000 50000 5 10 0 0 0 0 1
documentation=N/A
T 44000 49800 5 10 0 0 0 0 1
description=6 pin header connector
T 45400 49300 5 10 0 0 0 0 1
numslots=0
T 44000 49500 5 10 0 0 0 0 1
footprint=connector 2x3 pins
T 44000 49650 8 10 0 0 0 0 1
device=HEADER6
T 44300 49200 8 10 0 1 0 0 1
refdes=J10
T 45400 49450 8 10 0 0 0 0 1
class=IO
T 46300 49450 8 10 0 0 0 0 1
pins=6
P 43900 48900 44200 48900 1 0 0
{
T 44000 48950 5 8 1 1 0 0 1
pinnumber=1
T 44300 48950 5 8 0 0 0 0 1
pinseq=1
T 44300 49050 5 8 0 0 0 0 1
pintype=io
}
P 45300 48900 45000 48900 1 0 0
{
T 45100 48950 5 8 1 1 0 0 1
pinnumber=2
T 45400 48950 5 8 0 0 0 0 1
pinseq=2
T 45400 49050 5 8 0 0 0 0 1
pintype=io
}
P 43900 48500 44200 48500 1 0 0
{
T 44000 48550 5 8 1 1 0 0 1
pinnumber=3
T 44300 48550 5 8 0 0 0 0 1
pinseq=3
T 44300 48650 5 8 0 0 0 0 1
pintype=io
}
P 45300 48500 45000 48500 1 0 0
{
T 45100 48550 5 8 1 1 0 0 1
pinnumber=4
T 45400 48550 5 8 0 0 0 0 1
pinseq=4
T 45400 48650 5 8 0 0 0 0 1
pintype=io
}
P 43900 48100 44200 48100 1 0 0
{
T 44000 48150 5 8 1 1 0 0 1
pinnumber=5
T 44300 48150 5 8 0 0 0 0 1
pinseq=5
T 44300 48250 5 8 0 0 0 0 1
pintype=io
}
P 45300 48100 45000 48100 1 0 0
{
T 45100 48150 5 8 1 1 0 0 1
pinnumber=6
T 45400 48150 5 8 0 0 0 0 1
pinseq=6
T 45400 48250 5 8 0 0 0 0 1
pintype=io
}
B 44200 47900 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 44200 47900 44600 47900 3 0 0 0 -1 -1
L 44200 48700 44600 48700 3 0 0 0 -1 -1
L 44200 48300 44600 48300 3 0 0 0 -1 -1
B 44600 47900 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 45000 49100 44600 49100 3 0 0 0 -1 -1
L 45000 48300 44600 48300 3 0 0 0 -1 -1
L 45000 48700 44600 48700 3 0 0 0 -1 -1
]
{
T 44000 49500 5 10 0 0 0 0 1
footprint=H2x3-2
T 44000 49650 5 10 0 0 0 0 1
device=HEADER6
T 44300 49200 5 10 1 1 0 0 1
refdes=J9
}
C 45900 47600 1 0 0 EMBEDDEDgnd-1.sym
[
P 46000 47700 46000 47900 1 0 1
{
T 46058 47761 5 4 0 1 0 0 1
pinnumber=1
T 46058 47761 5 4 0 0 0 0 1
pinseq=1
T 46058 47761 5 4 0 1 0 0 1
pinlabel=1
T 46058 47761 5 4 0 1 0 0 1
pintype=pwr
}
L 45900 47700 46100 47700 3 0 0 0 -1 -1
L 45955 47650 46045 47650 3 0 0 0 -1 -1
L 45980 47610 46020 47610 3 0 0 0 -1 -1
T 46200 47650 8 10 0 0 0 0 1
net=GND:1
]
C 45800 49200 1 0 0 EMBEDDEDvcc-1.sym
[
P 46000 49200 46000 49400 1 0 0
{
T 46050 49250 5 6 0 1 0 0 1
pinnumber=1
T 46050 49250 5 6 0 0 0 0 1
pinseq=1
T 46050 49250 5 6 0 1 0 0 1
pinlabel=1
T 46050 49250 5 6 0 1 0 0 1
pintype=pwr
}
L 45850 49400 46150 49400 3 0 0 0 -1 -1
T 45875 49450 9 8 1 0 0 0 1
Vcc
T 46250 49400 8 10 0 0 0 0 1
net=Vcc:1
]
N 46000 49200 46000 48900 4
N 46000 48900 45300 48900 4
N 46000 47900 46000 48100 4
N 46000 48100 45300 48100 4
N 65400 57100 66500 57100 4
{
T 66800 56900 5 10 1 1 0 0 1
netname=SPICN_MISO
}
C 66500 57100 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66900 57100 5 8 0 0 270 0 1
device=none
P 66500 57100 66600 57000 1 0 0
{
T 67000 57100 5 8 0 0 270 0 1
pinseq=1
T 67100 57100 5 8 0 0 270 0 1
pinnumber=1
T 67200 57100 5 8 0 0 270 0 1
pintype=pas
T 67300 57100 5 8 0 0 270 0 1
pinlabel=netside
}
T 66800 57100 5 8 0 0 270 0 1
graphical=1
L 66700 56900 66600 57000 10 30 0 0 -1 -1
]
{
T 66900 57100 5 8 0 0 270 0 1
device=none
}
N 65400 57500 66500 57500 4
{
T 66800 57300 5 10 1 1 0 0 1
netname=SPICN_MOSI
}
N 65400 57900 66500 57900 4
{
T 66800 57700 5 10 1 1 0 0 1
netname=SPICN_SCK
}
N 65400 58300 66500 58300 4
{
T 66800 58100 5 10 1 1 0 0 1
netname=SPICN_RES
}
N 65400 58700 66500 58700 4
{
T 65400 58800 5 10 1 1 0 0 1
netname=AUXIO0
}
C 66500 58700 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66900 58700 5 8 0 0 270 0 1
device=none
P 66500 58700 66600 58600 1 0 0
{
T 67000 58700 5 8 0 0 270 0 1
pinseq=1
T 67100 58700 5 8 0 0 270 0 1
pinnumber=1
T 67200 58700 5 8 0 0 270 0 1
pintype=pas
T 67300 58700 5 8 0 0 270 0 1
pinlabel=netside
}
T 66800 58700 5 8 0 0 270 0 1
graphical=1
L 66700 58500 66600 58600 10 30 0 0 -1 -1
]
{
T 66900 58700 5 8 0 0 270 0 1
device=none
}
N 45300 48500 49500 48500 4
{
T 46300 48600 5 10 1 1 0 0 1
netname=SPICN_MOSI
}
C 49500 48500 1 0 0 EMBEDDEDbusripper-1.sym
[
T 49500 48900 5 8 0 0 0 0 1
device=none
P 49500 48500 49600 48600 1 0 0
{
T 49500 49000 5 8 0 0 0 0 1
pinseq=1
T 49500 49100 5 8 0 0 0 0 1
pinnumber=1
T 49500 49200 5 8 0 0 0 0 1
pintype=pas
T 49500 49300 5 8 0 0 0 0 1
pinlabel=netside
}
T 49500 48800 5 8 0 0 0 0 1
graphical=1
L 49700 48700 49600 48600 10 30 0 0 -1 -1
]
{
T 49500 48900 5 8 0 0 0 0 1
device=none
}
N 43900 48900 43100 48900 4
{
T 41900 49000 5 10 1 1 0 0 1
netname=SPICN_MISO
}
N 43100 48900 43100 50200 4
N 43100 50200 49500 50200 4
C 49500 50200 1 0 0 EMBEDDEDbusripper-1.sym
[
T 49500 50600 5 8 0 0 0 0 1
device=none
P 49500 50200 49600 50300 1 0 0
{
T 49500 50700 5 8 0 0 0 0 1
pinseq=1
T 49500 50800 5 8 0 0 0 0 1
pinnumber=1
T 49500 50900 5 8 0 0 0 0 1
pintype=pas
T 49500 51000 5 8 0 0 0 0 1
pinlabel=netside
}
T 49500 50500 5 8 0 0 0 0 1
graphical=1
L 49700 50400 49600 50300 10 30 0 0 -1 -1
]
{
T 49500 50600 5 8 0 0 0 0 1
device=none
}
N 43900 48100 43100 48100 4
{
T 43200 47100 5 10 1 1 0 0 1
netname=SPICN_RES
}
N 43100 48100 43100 47000 4
N 43100 47000 49500 47000 4
C 49500 47000 1 0 0 EMBEDDEDbusripper-1.sym
[
T 49500 47400 5 8 0 0 0 0 1
device=none
P 49500 47000 49600 47100 1 0 0
{
T 49500 47500 5 8 0 0 0 0 1
pinseq=1
T 49500 47600 5 8 0 0 0 0 1
pinnumber=1
T 49500 47700 5 8 0 0 0 0 1
pintype=pas
T 49500 47800 5 8 0 0 0 0 1
pinlabel=netside
}
T 49500 47300 5 8 0 0 0 0 1
graphical=1
L 49700 47200 49600 47100 10 30 0 0 -1 -1
]
{
T 49500 47400 5 8 0 0 0 0 1
device=none
}
N 43900 48500 42700 48500 4
{
T 41600 48400 5 10 1 1 0 0 1
netname=SPICN_SCK
}
N 42700 46600 42700 48500 4
N 42700 46600 49500 46600 4
C 49500 46600 1 0 0 EMBEDDEDbusripper-1.sym
[
T 49500 47000 5 8 0 0 0 0 1
device=none
P 49500 46600 49600 46700 1 0 0
{
T 49500 47100 5 8 0 0 0 0 1
pinseq=1
T 49500 47200 5 8 0 0 0 0 1
pinnumber=1
T 49500 47300 5 8 0 0 0 0 1
pintype=pas
T 49500 47400 5 8 0 0 0 0 1
pinlabel=netside
}
T 49500 46900 5 8 0 0 0 0 1
graphical=1
L 49700 46800 49600 46700 10 30 0 0 -1 -1
]
{
T 49500 47000 5 8 0 0 0 0 1
device=none
}
N 65400 61900 66000 61900 4
{
T 65400 61900 5 10 1 1 0 0 1
netname=AUXIO2
}
C 66000 61900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 61900 5 8 0 0 270 0 1
device=none
P 66000 61900 66100 61800 1 0 0
{
T 66500 61900 5 8 0 0 270 0 1
pinseq=1
T 66600 61900 5 8 0 0 270 0 1
pinnumber=1
T 66700 61900 5 8 0 0 270 0 1
pintype=pas
T 66800 61900 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 61900 5 8 0 0 270 0 1
graphical=1
L 66200 61700 66100 61800 10 30 0 0 -1 -1
]
{
T 66400 61900 5 8 0 0 270 0 1
device=none
}
N 65400 61500 66000 61500 4
{
T 65400 61500 5 10 1 1 0 0 1
netname=AUXIO1
}
C 66000 61500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 66400 61500 5 8 0 0 270 0 1
device=none
P 66000 61500 66100 61400 1 0 0
{
T 66500 61500 5 8 0 0 270 0 1
pinseq=1
T 66600 61500 5 8 0 0 270 0 1
pinnumber=1
T 66700 61500 5 8 0 0 270 0 1
pintype=pas
T 66800 61500 5 8 0 0 270 0 1
pinlabel=netside
}
T 66300 61500 5 8 0 0 270 0 1
graphical=1
L 66200 61300 66100 61400 10 30 0 0 -1 -1
]
{
T 66400 61500 5 8 0 0 270 0 1
device=none
}
N 68600 60400 67800 60400 4
N 67800 58900 67800 60400 4
N 67800 58900 73400 58900 4
{
T 68800 59000 5 10 1 1 0 0 1
netname=NMI
}
C 73400 58900 1 270 0 EMBEDDEDbusripper-1.sym
[
T 73800 58900 5 8 0 0 270 0 1
device=none
P 73400 58900 73500 58800 1 0 0
{
T 73900 58900 5 8 0 0 270 0 1
pinseq=1
T 74000 58900 5 8 0 0 270 0 1
pinnumber=1
T 74100 58900 5 8 0 0 270 0 1
pintype=pas
T 74200 58900 5 8 0 0 270 0 1
pinlabel=netside
}
T 73700 58900 5 8 0 0 270 0 1
graphical=1
L 73600 58700 73500 58800 10 30 0 0 -1 -1
]
{
T 73800 58900 5 8 0 0 270 0 1
device=none
}
N 68600 60800 67500 60800 4
N 67500 58500 67500 60800 4
N 67500 58500 73400 58500 4
{
T 68800 58600 5 10 1 1 0 0 1
netname=INT
}
C 73400 58500 1 270 0 EMBEDDEDbusripper-1.sym
[
T 73800 58500 5 8 0 0 270 0 1
device=none
P 73400 58500 73500 58400 1 0 0
{
T 73900 58500 5 8 0 0 270 0 1
pinseq=1
T 74000 58500 5 8 0 0 270 0 1
pinnumber=1
T 74100 58500 5 8 0 0 270 0 1
pintype=pas
T 74200 58500 5 8 0 0 270 0 1
pinlabel=netside
}
T 73700 58500 5 8 0 0 270 0 1
graphical=1
L 73600 58300 73500 58400 10 30 0 0 -1 -1
]
{
T 73800 58500 5 8 0 0 270 0 1
device=none
}
C 68700 66200 1 90 0 EMBEDDEDresistor-2.sym
[
P 68600 67100 68600 66950 1 0 0
{
T 68550 67000 5 8 0 1 90 0 1
pinnumber=2
T 68550 67000 5 8 0 0 90 0 1
pinseq=2
T 68550 67000 5 8 0 1 90 0 1
pinlabel=2
T 68550 67000 5 8 0 1 90 0 1
pintype=pas
}
P 68600 66200 68600 66350 1 0 0
{
T 68550 66300 5 8 0 1 90 0 1
pinnumber=1
T 68550 66300 5 8 0 0 90 0 1
pinseq=1
T 68550 66300 5 8 0 1 90 0 1
pinlabel=1
T 68550 66300 5 8 0 1 90 0 1
pintype=pas
}
B 68500 66350 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 68350 66600 5 10 0 0 90 0 1
device=RESISTOR
T 68400 66400 8 10 0 1 90 0 1
refdes=R19
]
{
T 68350 66600 5 10 0 0 90 0 1
device=RESISTOR
T 68100 67100 5 10 1 1 180 0 1
refdes=R29
T 68700 66200 5 10 0 0 0 0 1
footprint=0805
T 67900 66800 5 10 1 1 0 0 1
value=0R
}
N 68600 66200 68600 65100 4
N 68600 65100 68700 65100 4
N 68600 67100 68600 67500 4
N 68600 67500 68300 67500 4
C 69300 66200 1 90 0 EMBEDDEDresistor-2.sym
[
P 69200 67100 69200 66950 1 0 0
{
T 69150 67000 5 8 0 1 90 0 1
pinnumber=2
T 69150 67000 5 8 0 0 90 0 1
pinseq=2
T 69150 67000 5 8 0 1 90 0 1
pinlabel=2
T 69150 67000 5 8 0 1 90 0 1
pintype=pas
}
P 69200 66200 69200 66350 1 0 0
{
T 69150 66300 5 8 0 1 90 0 1
pinnumber=1
T 69150 66300 5 8 0 0 90 0 1
pinseq=1
T 69150 66300 5 8 0 1 90 0 1
pinlabel=1
T 69150 66300 5 8 0 1 90 0 1
pintype=pas
}
B 69100 66350 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 68950 66600 5 10 0 0 90 0 1
device=RESISTOR
T 69000 66400 8 10 0 1 90 0 1
refdes=R19
]
{
T 68950 66600 5 10 0 0 90 0 1
device=RESISTOR
T 69600 67100 5 10 1 1 180 0 1
refdes=R30
T 69300 66200 5 10 0 0 0 0 1
footprint=0805
T 69400 66700 5 10 1 1 0 0 1
value=nopop
}
N 69200 66200 69200 66000 4
N 69200 66000 68600 66000 4
N 80200 74500 79800 74500 4
N 79800 74500 79800 76000 4
N 79800 76000 69200 76000 4
N 69200 76000 69200 67100 4
