{
    "name": "SuperScalar-RISCV-CPU",
    "folder": "SuperScalar-RISCV-CPU",
    "sim_files": [
        "ssrv-on-scr1/fpga/test/rxtx.v",
        "ssrv-on-scr1/fpga/test/ssrv_memory.v",
        "ssrv-on-scr1/sim/rtl/alu.v",
        "ssrv-on-scr1/sim/rtl/define.v",
        "ssrv-on-scr1/sim/rtl/define_para.v",
        "ssrv-on-scr1/sim/rtl/include_func.v",
        "ssrv-on-scr1/sim/rtl/instrbits.v",
        "ssrv-on-scr1/sim/rtl/instrman.v",
        "ssrv-on-scr1/sim/rtl/lsu.v",
        "ssrv-on-scr1/sim/rtl/membuf.v",
        "ssrv-on-scr1/sim/rtl/mprf.v",
        "ssrv-on-scr1/sim/rtl/mul.v",
        "ssrv-on-scr1/sim/rtl/predictor.v",
        "ssrv-on-scr1/sim/rtl/schedule.v",
        "ssrv-on-scr1/sim/rtl/ssrv_top.v",
        "ssrv-on-scr1/sim/rtl/sys_csr.v",
        "testbench/tb_ssrv.v",
        "scr1/src/tb/scr1_memory_tb_ahb.sv",
        "scr1/src/tb/scr1_memory_tb_axi.sv",
        "scr1/src/tb/scr1_top_tb_ahb.sv",
        "scr1/src/tb/scr1_top_tb_axi.sv",
        "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_axi.sv",
        "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_axi.sv",
        "ssrv-on-scr1/sim/rtl/ssrv_pipe_top.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_clk_ctrl.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_core_top.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_dm.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_dmi.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_scu.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_shift_reg.sv",
        "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_synchronizer.sv",
        "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_cg.sv",
        "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_ipic.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_csr.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_exu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_hdu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ialu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_idu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ifu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_lsu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_mprf.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_tdu.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_top.sv",
        "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_tracelog.sv",
        "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_ahb.sv",
        "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_axi.sv",
        "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_ahb.sv",
        "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_axi.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_ahb.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_router.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_dp_memory.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_ahb.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_router.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_mem_axi.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_tcm.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_timer.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_top_ahb.sv",
        "ssrv-on-scr1/sim/scr1/src/top/scr1_top_axi.sv"
    ],
    "files": [
        "rtl/alu.v",
        "rtl/define.v",
        "rtl/define_para.v",
        "rtl/include_func.v",
        "rtl/instrbits.v",
        "rtl/instrman.v",
        "rtl/lsu.v",
        "rtl/membuf.v",
        "rtl/mprf.v",
        "rtl/mul.v",
        "rtl/predictor.v",
        "rtl/schedule.v",
        "rtl/ssrv_top.v",
        "rtl/sys_csr.v",
        "ssrv-on-scr1/fpga/DE2_115/DE2_115.v",
        "ssrv-on-scr1/fpga/pll/plll.v",
        "ssrv-on-scr1/fpga/pll/plll_bb.v",
        "ssrv-on-scr1/fpga/pll/plll_inst.v",
        "ssrv-on-scr1/fpga/ram/dualram.v",
        "ssrv-on-scr1/fpga/ram/dualram_bb.v",
        "ssrv-on-scr1/fpga/ram/dualram_inst.v",
        "ssrv-on-scr1/fpga/rtl/alu.v",
        "ssrv-on-scr1/fpga/rtl/define.v",
        "ssrv-on-scr1/fpga/rtl/define_para.v",
        "ssrv-on-scr1/fpga/rtl/include_func.v",
        "ssrv-on-scr1/fpga/rtl/instrbits.v",
        "ssrv-on-scr1/fpga/rtl/instrman.v",
        "ssrv-on-scr1/fpga/rtl/lsu.v",
        "ssrv-on-scr1/fpga/rtl/membuf.v",
        "ssrv-on-scr1/fpga/rtl/mprf.v",
        "ssrv-on-scr1/fpga/rtl/mul.v",
        "ssrv-on-scr1/fpga/rtl/predictor.v",
        "ssrv-on-scr1/fpga/rtl/schedule.v",
        "ssrv-on-scr1/fpga/rtl/ssrv_top.v",
        "ssrv-on-scr1/fpga/rtl/sys_csr.v",
        "scr1/src/core/scr1_clk_ctrl.sv",
        "scr1/src/core/scr1_core_top.sv",
        "scr1/src/core/scr1_dm.sv",
        "scr1/src/core/scr1_dmi.sv",
        "scr1/src/core/scr1_scu.sv",
        "scr1/src/core/scr1_tapc.sv",
        "scr1/src/core/scr1_tapc_shift_reg.sv",
        "scr1/src/core/scr1_tapc_synchronizer.sv",
        "scr1/src/core/primitives/scr1_cg.sv",
        "scr1/src/core/primitives/scr1_reset_cells.sv",
        "scr1/src/pipeline/scr1_ipic.sv",
        "scr1/src/pipeline/scr1_pipe_csr.sv",
        "scr1/src/pipeline/scr1_pipe_exu.sv",
        "scr1/src/pipeline/scr1_pipe_hdu.sv",
        "scr1/src/pipeline/scr1_pipe_ialu.sv",
        "scr1/src/pipeline/scr1_pipe_idu.sv",
        "scr1/src/pipeline/scr1_pipe_ifu.sv",
        "scr1/src/pipeline/scr1_pipe_lsu.sv",
        "scr1/src/pipeline/scr1_pipe_mprf.sv",
        "scr1/src/pipeline/scr1_pipe_tdu.sv",
        "scr1/src/pipeline/scr1_pipe_top.sv",
        "scr1/src/pipeline/scr1_tracelog.sv",
        "scr1/src/top/scr1_dmem_ahb.sv",
        "scr1/src/top/scr1_dmem_router.sv",
        "scr1/src/top/scr1_dp_memory.sv",
        "scr1/src/top/scr1_imem_ahb.sv",
        "scr1/src/top/scr1_imem_router.sv",
        "scr1/src/top/scr1_mem_axi.sv",
        "scr1/src/top/scr1_tcm.sv",
        "scr1/src/top/scr1_timer.sv",
        "scr1/src/top/scr1_top_ahb.sv",
        "scr1/src/top/scr1_top_axi.sv",
        "ssrv-on-scr1/fpga/rtl/ssrv_pipe_top.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_clk_ctrl.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_core_top.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_dm.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_dmi.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_scu.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_shift_reg.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_synchronizer.sv",
        "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_cg.sv",
        "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_ipic.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_csr.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_exu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_hdu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ialu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_idu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ifu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_lsu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_mprf.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_tdu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_top.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_tracelog.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_router.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dp_memory.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_imem_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_imem_router.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_mem_axi.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_tcm.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_timer.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_top_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_top_axi.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/risclite/SuperScalar-RISCV-CPU",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "alu",
            "file": "rtl/alu.v"
        },
        {
            "module": "instrbits",
            "file": "rtl/instrbits.v"
        },
        {
            "module": "manages",
            "file": "rtl/instrman.v"
        },
        {
            "module": "instrman",
            "file": "rtl/instrman.v"
        },
        {
            "module": "lsu",
            "file": "rtl/lsu.v"
        },
        {
            "module": "membuf",
            "file": "rtl/membuf.v"
        },
        {
            "module": "mprf",
            "file": "rtl/mprf.v"
        },
        {
            "module": "mul",
            "file": "rtl/mul.v"
        },
        {
            "module": "predictor",
            "file": "rtl/predictor.v"
        },
        {
            "module": "schedule",
            "file": "rtl/schedule.v"
        },
        {
            "module": "ssrv_top",
            "file": "rtl/ssrv_top.v"
        },
        {
            "module": "sys_csr",
            "file": "rtl/sys_csr.v"
        },
        {
            "module": "DE2_115",
            "file": "ssrv-on-scr1/fpga/DE2_115/DE2_115.v"
        },
        {
            "module": "plll",
            "file": "ssrv-on-scr1/fpga/pll/plll.v"
        },
        {
            "module": "plll",
            "file": "ssrv-on-scr1/fpga/pll/plll_bb.v"
        },
        {
            "module": "dualram",
            "file": "ssrv-on-scr1/fpga/ram/dualram.v"
        },
        {
            "module": "dualram",
            "file": "ssrv-on-scr1/fpga/ram/dualram_bb.v"
        },
        {
            "module": "alu",
            "file": "ssrv-on-scr1/fpga/rtl/alu.v"
        },
        {
            "module": "instrbits",
            "file": "ssrv-on-scr1/fpga/rtl/instrbits.v"
        },
        {
            "module": "manages",
            "file": "ssrv-on-scr1/fpga/rtl/instrman.v"
        },
        {
            "module": "instrman",
            "file": "ssrv-on-scr1/fpga/rtl/instrman.v"
        },
        {
            "module": "lsu",
            "file": "ssrv-on-scr1/fpga/rtl/lsu.v"
        },
        {
            "module": "membuf",
            "file": "ssrv-on-scr1/fpga/rtl/membuf.v"
        },
        {
            "module": "mprf",
            "file": "ssrv-on-scr1/fpga/rtl/mprf.v"
        },
        {
            "module": "mul",
            "file": "ssrv-on-scr1/fpga/rtl/mul.v"
        },
        {
            "module": "predictor",
            "file": "ssrv-on-scr1/fpga/rtl/predictor.v"
        },
        {
            "module": "schedule",
            "file": "ssrv-on-scr1/fpga/rtl/schedule.v"
        },
        {
            "module": "ssrv_top",
            "file": "ssrv-on-scr1/fpga/rtl/ssrv_top.v"
        },
        {
            "module": "sys_csr",
            "file": "ssrv-on-scr1/fpga/rtl/sys_csr.v"
        },
        {
            "module": "rxtx",
            "file": "ssrv-on-scr1/fpga/test/rxtx.v"
        },
        {
            "module": "ssrv_memory",
            "file": "ssrv-on-scr1/fpga/test/ssrv_memory.v"
        },
        {
            "module": "alu",
            "file": "ssrv-on-scr1/sim/rtl/alu.v"
        },
        {
            "module": "instrbits",
            "file": "ssrv-on-scr1/sim/rtl/instrbits.v"
        },
        {
            "module": "manages",
            "file": "ssrv-on-scr1/sim/rtl/instrman.v"
        },
        {
            "module": "instrman",
            "file": "ssrv-on-scr1/sim/rtl/instrman.v"
        },
        {
            "module": "lsu",
            "file": "ssrv-on-scr1/sim/rtl/lsu.v"
        },
        {
            "module": "membuf",
            "file": "ssrv-on-scr1/sim/rtl/membuf.v"
        },
        {
            "module": "mprf",
            "file": "ssrv-on-scr1/sim/rtl/mprf.v"
        },
        {
            "module": "mul",
            "file": "ssrv-on-scr1/sim/rtl/mul.v"
        },
        {
            "module": "predictor",
            "file": "ssrv-on-scr1/sim/rtl/predictor.v"
        },
        {
            "module": "schedule",
            "file": "ssrv-on-scr1/sim/rtl/schedule.v"
        },
        {
            "module": "ssrv_top",
            "file": "ssrv-on-scr1/sim/rtl/ssrv_top.v"
        },
        {
            "module": "sys_csr",
            "file": "ssrv-on-scr1/sim/rtl/sys_csr.v"
        },
        {
            "module": "tb_ssrv",
            "file": "testbench/tb_ssrv.v"
        },
        {
            "module": "scr1_clk_ctrl",
            "file": "scr1/src/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "scr1_core_top",
            "file": "scr1/src/core/scr1_core_top.sv"
        },
        {
            "module": "scr1_dm",
            "file": "scr1/src/core/scr1_dm.sv"
        },
        {
            "module": "scr1_dmi",
            "file": "scr1/src/core/scr1_dmi.sv"
        },
        {
            "module": "scr1_scu",
            "file": "scr1/src/core/scr1_scu.sv"
        },
        {
            "module": "scr1_tapc",
            "file": "scr1/src/core/scr1_tapc.sv"
        },
        {
            "module": "scr1_tapc_shift_reg",
            "file": "scr1/src/core/scr1_tapc_shift_reg.sv"
        },
        {
            "module": "scr1_tapc_synchronizer",
            "file": "scr1/src/core/scr1_tapc_synchronizer.sv"
        },
        {
            "module": "scr1_cg",
            "file": "scr1/src/core/primitives/scr1_cg.sv"
        },
        {
            "module": "scr1_reset_buf_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_sync_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_buf_qlfy_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and2_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and3_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_mux2_cell",
            "file": "scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_ipic",
            "file": "scr1/src/pipeline/scr1_ipic.sv"
        },
        {
            "module": "scr1_pipe_csr",
            "file": "scr1/src/pipeline/scr1_pipe_csr.sv"
        },
        {
            "module": "scr1_pipe_exu",
            "file": "scr1/src/pipeline/scr1_pipe_exu.sv"
        },
        {
            "module": "scr1_pipe_hdu",
            "file": "scr1/src/pipeline/scr1_pipe_hdu.sv"
        },
        {
            "module": "scr1_pipe_ialu",
            "file": "scr1/src/pipeline/scr1_pipe_ialu.sv"
        },
        {
            "module": "scr1_pipe_idu",
            "file": "scr1/src/pipeline/scr1_pipe_idu.sv"
        },
        {
            "module": "scr1_pipe_ifu",
            "file": "scr1/src/pipeline/scr1_pipe_ifu.sv"
        },
        {
            "module": "scr1_pipe_lsu",
            "file": "scr1/src/pipeline/scr1_pipe_lsu.sv"
        },
        {
            "module": "scr1_pipe_mprf",
            "file": "scr1/src/pipeline/scr1_pipe_mprf.sv"
        },
        {
            "module": "scr1_pipe_tdu",
            "file": "scr1/src/pipeline/scr1_pipe_tdu.sv"
        },
        {
            "module": "scr1_pipe_top",
            "file": "scr1/src/pipeline/scr1_pipe_top.sv"
        },
        {
            "module": "scr1_tracelog",
            "file": "scr1/src/pipeline/scr1_tracelog.sv"
        },
        {
            "module": "scr1_memory_tb_ahb",
            "file": "scr1/src/tb/scr1_memory_tb_ahb.sv"
        },
        {
            "module": "scr1_memory_tb_axi",
            "file": "scr1/src/tb/scr1_memory_tb_axi.sv"
        },
        {
            "module": "scr1_top_tb_ahb",
            "file": "scr1/src/tb/scr1_top_tb_ahb.sv"
        },
        {
            "module": "scr1_top_tb_axi",
            "file": "scr1/src/tb/scr1_top_tb_axi.sv"
        },
        {
            "module": "scr1_dmem_ahb",
            "file": "scr1/src/top/scr1_dmem_ahb.sv"
        },
        {
            "module": "scr1_dmem_router",
            "file": "scr1/src/top/scr1_dmem_router.sv"
        },
        {
            "module": "scr1_dp_memory",
            "file": "scr1/src/top/scr1_dp_memory.sv"
        },
        {
            "module": "scr1_imem_ahb",
            "file": "scr1/src/top/scr1_imem_ahb.sv"
        },
        {
            "module": "scr1_imem_router",
            "file": "scr1/src/top/scr1_imem_router.sv"
        },
        {
            "module": "scr1_mem_axi",
            "file": "scr1/src/top/scr1_mem_axi.sv"
        },
        {
            "module": "scr1_tcm",
            "file": "scr1/src/top/scr1_tcm.sv"
        },
        {
            "module": "scr1_timer",
            "file": "scr1/src/top/scr1_timer.sv"
        },
        {
            "module": "scr1_top_ahb",
            "file": "scr1/src/top/scr1_top_ahb.sv"
        },
        {
            "module": "scr1_top_axi",
            "file": "scr1/src/top/scr1_top_axi.sv"
        },
        {
            "module": "ssrv_pipe_top",
            "file": "ssrv-on-scr1/fpga/rtl/ssrv_pipe_top.sv"
        },
        {
            "module": "scr1_clk_ctrl",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "scr1_core_top",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_core_top.sv"
        },
        {
            "module": "scr1_dm",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_dm.sv"
        },
        {
            "module": "scr1_dmi",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_dmi.sv"
        },
        {
            "module": "scr1_scu",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_scu.sv"
        },
        {
            "module": "scr1_tapc",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_tapc.sv"
        },
        {
            "module": "scr1_tapc_shift_reg",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_shift_reg.sv"
        },
        {
            "module": "scr1_tapc_synchronizer",
            "file": "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_synchronizer.sv"
        },
        {
            "module": "scr1_cg",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_cg.sv"
        },
        {
            "module": "scr1_reset_buf_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_sync_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_buf_qlfy_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and2_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and3_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_mux2_cell",
            "file": "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_ipic",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_ipic.sv"
        },
        {
            "module": "scr1_pipe_csr",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_csr.sv"
        },
        {
            "module": "scr1_pipe_exu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_exu.sv"
        },
        {
            "module": "scr1_pipe_hdu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_hdu.sv"
        },
        {
            "module": "scr1_pipe_ialu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ialu.sv"
        },
        {
            "module": "scr1_pipe_idu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_idu.sv"
        },
        {
            "module": "scr1_pipe_ifu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ifu.sv"
        },
        {
            "module": "scr1_pipe_lsu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_lsu.sv"
        },
        {
            "module": "scr1_pipe_mprf",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_mprf.sv"
        },
        {
            "module": "scr1_pipe_tdu",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_tdu.sv"
        },
        {
            "module": "scr1_pipe_top",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_top.sv"
        },
        {
            "module": "scr1_tracelog",
            "file": "ssrv-on-scr1/fpga/scr1/pipeline/scr1_tracelog.sv"
        },
        {
            "module": "scr1_memory_tb_ahb",
            "file": "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_ahb.sv"
        },
        {
            "module": "scr1_memory_tb_axi",
            "file": "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_axi.sv"
        },
        {
            "module": "scr1_top_tb_ahb",
            "file": "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_ahb.sv"
        },
        {
            "module": "scr1_top_tb_axi",
            "file": "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_axi.sv"
        },
        {
            "module": "scr1_dmem_ahb",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_ahb.sv"
        },
        {
            "module": "scr1_dmem_router",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_router.sv"
        },
        {
            "module": "scr1_dp_memory",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_dp_memory.sv"
        },
        {
            "module": "scr1_imem_ahb",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_imem_ahb.sv"
        },
        {
            "module": "scr1_imem_router",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_imem_router.sv"
        },
        {
            "module": "scr1_mem_axi",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_mem_axi.sv"
        },
        {
            "module": "scr1_tcm",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_tcm.sv"
        },
        {
            "module": "scr1_timer",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_timer.sv"
        },
        {
            "module": "scr1_top_ahb",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_top_ahb.sv"
        },
        {
            "module": "scr1_top_axi",
            "file": "ssrv-on-scr1/fpga/scr1/top/scr1_top_axi.sv"
        },
        {
            "module": "ssrv_pipe_top",
            "file": "ssrv-on-scr1/sim/rtl/ssrv_pipe_top.sv"
        },
        {
            "module": "scr1_clk_ctrl",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "scr1_core_top",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_core_top.sv"
        },
        {
            "module": "scr1_dm",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_dm.sv"
        },
        {
            "module": "scr1_dmi",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_dmi.sv"
        },
        {
            "module": "scr1_scu",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_scu.sv"
        },
        {
            "module": "scr1_tapc",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc.sv"
        },
        {
            "module": "scr1_tapc_shift_reg",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_shift_reg.sv"
        },
        {
            "module": "scr1_tapc_synchronizer",
            "file": "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_synchronizer.sv"
        },
        {
            "module": "scr1_cg",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_cg.sv"
        },
        {
            "module": "scr1_reset_buf_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_sync_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_buf_qlfy_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and2_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and3_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_mux2_cell",
            "file": "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_ipic",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_ipic.sv"
        },
        {
            "module": "scr1_pipe_csr",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_csr.sv"
        },
        {
            "module": "scr1_pipe_exu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_exu.sv"
        },
        {
            "module": "scr1_pipe_hdu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_hdu.sv"
        },
        {
            "module": "scr1_pipe_ialu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ialu.sv"
        },
        {
            "module": "scr1_pipe_idu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_idu.sv"
        },
        {
            "module": "scr1_pipe_ifu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ifu.sv"
        },
        {
            "module": "scr1_pipe_lsu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_lsu.sv"
        },
        {
            "module": "scr1_pipe_mprf",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_mprf.sv"
        },
        {
            "module": "scr1_pipe_tdu",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_tdu.sv"
        },
        {
            "module": "scr1_pipe_top",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_top.sv"
        },
        {
            "module": "scr1_tracelog",
            "file": "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_tracelog.sv"
        },
        {
            "module": "scr1_memory_tb_ahb",
            "file": "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_ahb.sv"
        },
        {
            "module": "scr1_memory_tb_axi",
            "file": "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_axi.sv"
        },
        {
            "module": "scr1_top_tb_ahb",
            "file": "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_ahb.sv"
        },
        {
            "module": "scr1_top_tb_axi",
            "file": "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_axi.sv"
        },
        {
            "module": "scr1_dmem_ahb",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_ahb.sv"
        },
        {
            "module": "scr1_dmem_router",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_router.sv"
        },
        {
            "module": "scr1_dp_memory",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_dp_memory.sv"
        },
        {
            "module": "scr1_imem_ahb",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_ahb.sv"
        },
        {
            "module": "scr1_imem_router",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_router.sv"
        },
        {
            "module": "scr1_mem_axi",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_mem_axi.sv"
        },
        {
            "module": "scr1_tcm",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_tcm.sv"
        },
        {
            "module": "scr1_timer",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_timer.sv"
        },
        {
            "module": "scr1_top_ahb",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_top_ahb.sv"
        },
        {
            "module": "scr1_top_axi",
            "file": "ssrv-on-scr1/sim/scr1/src/top/scr1_top_axi.sv"
        }
    ],
    "module_graph": {
        "alu": [],
        "instrbits": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "manages": [],
        "instrman": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "lsu": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "membuf": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "mprf": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "mul": [],
        "predictor": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "schedule": [
            "ssrv_top",
            "ssrv_top",
            "ssrv_top"
        ],
        "ssrv_top": [
            "ssrv_pipe_top",
            "ssrv_pipe_top"
        ],
        "sys_csr": [
            "ssrv_top",
            "sys_csr",
            "ssrv_top",
            "ssrv_top"
        ],
        "DE2_115": [],
        "plll": [
            "DE2_115"
        ],
        "dualram": [
            "ssrv_memory"
        ],
        "rxtx": [
            "DE2_115",
            "rxtx"
        ],
        "ssrv_memory": [
            "DE2_115",
            "scr1_top_tb_ahb"
        ],
        "tb_ssrv": [],
        "scr1_clk_ctrl": [
            "scr1_core_top",
            "scr1_core_top",
            "scr1_core_top"
        ],
        "scr1_core_top": [
            "scr1_core_top",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_core_top",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_core_top",
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_dm": [],
        "scr1_dmi": [
            "scr1_core_top",
            "scr1_core_top",
            "scr1_core_top"
        ],
        "scr1_scu": [],
        "scr1_tapc": [],
        "scr1_tapc_shift_reg": [
            "scr1_tapc",
            "scr1_tapc",
            "scr1_tapc",
            "scr1_tapc",
            "scr1_tapc",
            "scr1_tapc"
        ],
        "scr1_tapc_synchronizer": [
            "scr1_core_top",
            "scr1_core_top",
            "scr1_core_top"
        ],
        "scr1_cg": [],
        "scr1_reset_buf_cell": [
            "scr1_scu",
            "scr1_scu",
            "scr1_scu",
            "scr1_scu",
            "scr1_scu",
            "scr1_scu"
        ],
        "scr1_reset_sync_cell": [
            "scr1_core_top",
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_core_top",
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_core_top",
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_top_axi"
        ],
        "scr1_reset_buf_qlfy_cell": [
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu"
        ],
        "scr1_reset_and2_cell": [
            "scr1_core_top",
            "scr1_core_top",
            "scr1_core_top"
        ],
        "scr1_reset_and3_cell": [],
        "scr1_reset_mux2_cell": [],
        "scr1_ipic": [
            "scr1_pipe_top",
            "scr1_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_csr": [
            "scr1_pipe_top",
            "ssrv_pipe_top",
            "scr1_pipe_top",
            "ssrv_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_exu": [
            "scr1_pipe_top",
            "scr1_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_hdu": [],
        "scr1_pipe_ialu": [],
        "scr1_pipe_idu": [
            "scr1_pipe_top",
            "scr1_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_ifu": [],
        "scr1_pipe_lsu": [
            "scr1_pipe_exu",
            "scr1_pipe_exu",
            "scr1_pipe_exu"
        ],
        "scr1_pipe_mprf": [
            "scr1_pipe_top",
            "scr1_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_tdu": [
            "scr1_pipe_top",
            "scr1_pipe_top",
            "scr1_pipe_top"
        ],
        "scr1_pipe_top": [
            "scr1_core_top"
        ],
        "scr1_tracelog": [],
        "scr1_memory_tb_ahb": [
            "scr1_memory_tb_ahb",
            "scr1_top_tb_ahb",
            "scr1_memory_tb_ahb",
            "scr1_top_tb_ahb",
            "scr1_memory_tb_ahb",
            "scr1_top_tb_ahb"
        ],
        "scr1_memory_tb_axi": [
            "scr1_top_tb_axi",
            "scr1_top_tb_axi",
            "scr1_top_tb_axi"
        ],
        "scr1_top_tb_ahb": [],
        "scr1_top_tb_axi": [],
        "scr1_dmem_ahb": [
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb"
        ],
        "scr1_dmem_router": [
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_dp_memory": [],
        "scr1_imem_ahb": [
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb"
        ],
        "scr1_imem_router": [
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_mem_axi": [
            "scr1_mem_axi",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_mem_axi",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_mem_axi",
            "scr1_top_axi",
            "scr1_top_axi"
        ],
        "scr1_tcm": [
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_timer": [
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_top_ahb": [
            "DE2_115",
            "scr1_top_tb_ahb",
            "scr1_top_tb_ahb",
            "scr1_top_tb_ahb"
        ],
        "scr1_top_axi": [
            "scr1_top_tb_axi",
            "scr1_top_tb_axi",
            "scr1_top_tb_axi"
        ],
        "ssrv_pipe_top": [
            "scr1_core_top",
            "scr1_core_top"
        ]
    },
    "module_graph_inverse": {
        "alu": [],
        "instrbits": [],
        "manages": [],
        "instrman": [],
        "lsu": [],
        "membuf": [],
        "mprf": [],
        "mul": [],
        "predictor": [],
        "schedule": [],
        "ssrv_top": [
            "instrman",
            "predictor",
            "instrbits",
            "schedule",
            "mprf",
            "membuf",
            "lsu",
            "sys_csr",
            "instrman",
            "predictor",
            "instrbits",
            "schedule",
            "mprf",
            "membuf",
            "lsu",
            "sys_csr",
            "instrman",
            "predictor",
            "instrbits",
            "schedule",
            "mprf",
            "membuf",
            "lsu",
            "sys_csr"
        ],
        "sys_csr": [
            "sys_csr"
        ],
        "DE2_115": [
            "plll",
            "scr1_top_ahb",
            "ssrv_memory",
            "rxtx"
        ],
        "plll": [],
        "dualram": [],
        "rxtx": [
            "rxtx"
        ],
        "ssrv_memory": [
            "dualram"
        ],
        "tb_ssrv": [],
        "scr1_clk_ctrl": [],
        "scr1_core_top": [
            "scr1_core_top",
            "scr1_reset_and2_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_pipe_top",
            "scr1_tapc_synchronizer",
            "scr1_dmi",
            "scr1_clk_ctrl",
            "scr1_core_top",
            "scr1_reset_and2_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "ssrv_pipe_top",
            "scr1_tapc_synchronizer",
            "scr1_dmi",
            "scr1_clk_ctrl",
            "scr1_core_top",
            "scr1_reset_and2_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "ssrv_pipe_top",
            "scr1_tapc_synchronizer",
            "scr1_dmi",
            "scr1_clk_ctrl"
        ],
        "scr1_dm": [],
        "scr1_dmi": [],
        "scr1_scu": [
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell",
            "scr1_reset_buf_qlfy_cell",
            "scr1_reset_buf_cell"
        ],
        "scr1_tapc": [
            "scr1_tapc_shift_reg",
            "scr1_tapc_shift_reg",
            "scr1_tapc_shift_reg",
            "scr1_tapc_shift_reg",
            "scr1_tapc_shift_reg",
            "scr1_tapc_shift_reg"
        ],
        "scr1_tapc_shift_reg": [],
        "scr1_tapc_synchronizer": [],
        "scr1_cg": [],
        "scr1_reset_buf_cell": [],
        "scr1_reset_sync_cell": [],
        "scr1_reset_buf_qlfy_cell": [],
        "scr1_reset_and2_cell": [],
        "scr1_reset_and3_cell": [],
        "scr1_reset_mux2_cell": [],
        "scr1_ipic": [],
        "scr1_pipe_csr": [],
        "scr1_pipe_exu": [
            "scr1_pipe_lsu",
            "scr1_pipe_lsu",
            "scr1_pipe_lsu"
        ],
        "scr1_pipe_hdu": [],
        "scr1_pipe_ialu": [],
        "scr1_pipe_idu": [],
        "scr1_pipe_ifu": [],
        "scr1_pipe_lsu": [],
        "scr1_pipe_mprf": [],
        "scr1_pipe_tdu": [],
        "scr1_pipe_top": [
            "scr1_pipe_idu",
            "scr1_pipe_exu",
            "scr1_pipe_mprf",
            "scr1_pipe_csr",
            "scr1_ipic",
            "scr1_pipe_tdu",
            "scr1_pipe_idu",
            "scr1_pipe_exu",
            "scr1_pipe_mprf",
            "scr1_pipe_csr",
            "scr1_ipic",
            "scr1_pipe_tdu",
            "scr1_pipe_idu",
            "scr1_pipe_exu",
            "scr1_pipe_mprf",
            "scr1_pipe_csr",
            "scr1_ipic",
            "scr1_pipe_tdu"
        ],
        "scr1_tracelog": [],
        "scr1_memory_tb_ahb": [
            "scr1_memory_tb_ahb",
            "scr1_memory_tb_ahb",
            "scr1_memory_tb_ahb"
        ],
        "scr1_memory_tb_axi": [],
        "scr1_top_tb_ahb": [
            "scr1_top_ahb",
            "scr1_memory_tb_ahb",
            "scr1_top_ahb",
            "ssrv_memory",
            "scr1_memory_tb_ahb",
            "scr1_top_ahb",
            "scr1_memory_tb_ahb"
        ],
        "scr1_top_tb_axi": [
            "scr1_top_axi",
            "scr1_memory_tb_axi",
            "scr1_top_axi",
            "scr1_memory_tb_axi",
            "scr1_top_axi",
            "scr1_memory_tb_axi"
        ],
        "scr1_dmem_ahb": [],
        "scr1_dmem_router": [],
        "scr1_dp_memory": [],
        "scr1_imem_ahb": [],
        "scr1_imem_router": [],
        "scr1_mem_axi": [
            "scr1_mem_axi",
            "scr1_mem_axi",
            "scr1_mem_axi"
        ],
        "scr1_tcm": [],
        "scr1_timer": [],
        "scr1_top_ahb": [
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_imem_ahb",
            "scr1_dmem_ahb",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_imem_ahb",
            "scr1_dmem_ahb",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_imem_ahb",
            "scr1_dmem_ahb"
        ],
        "scr1_top_axi": [
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_mem_axi",
            "scr1_mem_axi",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_mem_axi",
            "scr1_mem_axi",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_mem_axi",
            "scr1_mem_axi"
        ],
        "ssrv_pipe_top": [
            "ssrv_top",
            "scr1_pipe_csr",
            "ssrv_top",
            "scr1_pipe_csr"
        ]
    },
    "non_tb_files": [
        "rtl/alu.v",
        "rtl/define.v",
        "rtl/define_para.v",
        "rtl/include_func.v",
        "rtl/instrbits.v",
        "rtl/instrman.v",
        "rtl/lsu.v",
        "rtl/membuf.v",
        "rtl/mprf.v",
        "rtl/mul.v",
        "rtl/predictor.v",
        "rtl/schedule.v",
        "rtl/ssrv_top.v",
        "rtl/sys_csr.v",
        "ssrv-on-scr1/fpga/DE2_115/DE2_115.v",
        "ssrv-on-scr1/fpga/pll/plll.v",
        "ssrv-on-scr1/fpga/pll/plll_bb.v",
        "ssrv-on-scr1/fpga/pll/plll_inst.v",
        "ssrv-on-scr1/fpga/ram/dualram.v",
        "ssrv-on-scr1/fpga/ram/dualram_bb.v",
        "ssrv-on-scr1/fpga/ram/dualram_inst.v",
        "ssrv-on-scr1/fpga/rtl/alu.v",
        "ssrv-on-scr1/fpga/rtl/define.v",
        "ssrv-on-scr1/fpga/rtl/define_para.v",
        "ssrv-on-scr1/fpga/rtl/include_func.v",
        "ssrv-on-scr1/fpga/rtl/instrbits.v",
        "ssrv-on-scr1/fpga/rtl/instrman.v",
        "ssrv-on-scr1/fpga/rtl/lsu.v",
        "ssrv-on-scr1/fpga/rtl/membuf.v",
        "ssrv-on-scr1/fpga/rtl/mprf.v",
        "ssrv-on-scr1/fpga/rtl/mul.v",
        "ssrv-on-scr1/fpga/rtl/predictor.v",
        "ssrv-on-scr1/fpga/rtl/schedule.v",
        "ssrv-on-scr1/fpga/rtl/ssrv_top.v",
        "ssrv-on-scr1/fpga/rtl/sys_csr.v",
        "scr1/src/core/scr1_clk_ctrl.sv",
        "scr1/src/core/scr1_core_top.sv",
        "scr1/src/core/scr1_dm.sv",
        "scr1/src/core/scr1_dmi.sv",
        "scr1/src/core/scr1_scu.sv",
        "scr1/src/core/scr1_tapc.sv",
        "scr1/src/core/scr1_tapc_shift_reg.sv",
        "scr1/src/core/scr1_tapc_synchronizer.sv",
        "scr1/src/core/primitives/scr1_cg.sv",
        "scr1/src/core/primitives/scr1_reset_cells.sv",
        "scr1/src/pipeline/scr1_ipic.sv",
        "scr1/src/pipeline/scr1_pipe_csr.sv",
        "scr1/src/pipeline/scr1_pipe_exu.sv",
        "scr1/src/pipeline/scr1_pipe_hdu.sv",
        "scr1/src/pipeline/scr1_pipe_ialu.sv",
        "scr1/src/pipeline/scr1_pipe_idu.sv",
        "scr1/src/pipeline/scr1_pipe_ifu.sv",
        "scr1/src/pipeline/scr1_pipe_lsu.sv",
        "scr1/src/pipeline/scr1_pipe_mprf.sv",
        "scr1/src/pipeline/scr1_pipe_tdu.sv",
        "scr1/src/pipeline/scr1_pipe_top.sv",
        "scr1/src/pipeline/scr1_tracelog.sv",
        "scr1/src/top/scr1_dmem_ahb.sv",
        "scr1/src/top/scr1_dmem_router.sv",
        "scr1/src/top/scr1_dp_memory.sv",
        "scr1/src/top/scr1_imem_ahb.sv",
        "scr1/src/top/scr1_imem_router.sv",
        "scr1/src/top/scr1_mem_axi.sv",
        "scr1/src/top/scr1_tcm.sv",
        "scr1/src/top/scr1_timer.sv",
        "scr1/src/top/scr1_top_ahb.sv",
        "scr1/src/top/scr1_top_axi.sv",
        "ssrv-on-scr1/fpga/rtl/ssrv_pipe_top.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_clk_ctrl.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_core_top.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_dm.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_dmi.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_scu.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_shift_reg.sv",
        "ssrv-on-scr1/fpga/scr1/core/scr1_tapc_synchronizer.sv",
        "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_cg.sv",
        "ssrv-on-scr1/fpga/scr1/core/primitives/scr1_reset_cells.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_ipic.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_csr.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_exu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_hdu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ialu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_idu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_ifu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_lsu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_mprf.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_tdu.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_pipe_top.sv",
        "ssrv-on-scr1/fpga/scr1/pipeline/scr1_tracelog.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dmem_router.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_dp_memory.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_imem_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_imem_router.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_mem_axi.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_tcm.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_timer.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_top_ahb.sv",
        "ssrv-on-scr1/fpga/scr1/top/scr1_top_axi.sv"
    ]
}