<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_197{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_197{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_197{left:130px;bottom:1082px;letter-spacing:-0.13px;}
#t4_197{left:152px;bottom:1082px;}
#t5_197{left:166px;bottom:1082px;letter-spacing:-0.18px;}
#t6_197{left:198px;bottom:1082px;}
#t7_197{left:211px;bottom:1082px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t8_197{left:130px;bottom:1050px;letter-spacing:-0.13px;}
#t9_197{left:152px;bottom:1050px;}
#ta_197{left:166px;bottom:1050px;letter-spacing:-0.18px;}
#tb_197{left:198px;bottom:1050px;}
#tc_197{left:211px;bottom:1050px;letter-spacing:-0.15px;word-spacing:1.39px;}
#td_197{left:130px;bottom:1018px;letter-spacing:-0.13px;}
#te_197{left:152px;bottom:1018px;}
#tf_197{left:166px;bottom:1018px;letter-spacing:-0.18px;}
#tg_197{left:198px;bottom:1018px;}
#th_197{left:211px;bottom:1018px;letter-spacing:-0.15px;word-spacing:1.22px;}
#ti_197{left:152px;bottom:997px;letter-spacing:-0.22px;word-spacing:1.54px;}
#tj_197{left:222px;bottom:997px;}
#tk_197{left:236px;bottom:997px;letter-spacing:-0.15px;}
#tl_197{left:257px;bottom:997px;}
#tm_197{left:270px;bottom:997px;letter-spacing:-0.21px;word-spacing:1.51px;}
#tn_197{left:130px;bottom:965px;letter-spacing:-0.13px;}
#to_197{left:152px;bottom:965px;}
#tp_197{left:166px;bottom:965px;letter-spacing:-0.18px;}
#tq_197{left:198px;bottom:965px;}
#tr_197{left:211px;bottom:965px;letter-spacing:-0.15px;word-spacing:1.4px;}
#ts_197{left:110px;bottom:921px;letter-spacing:-0.15px;word-spacing:1.43px;}
#tt_197{left:110px;bottom:901px;letter-spacing:-0.17px;word-spacing:1.98px;}
#tu_197{left:110px;bottom:880px;letter-spacing:-0.16px;word-spacing:3.33px;}
#tv_197{left:110px;bottom:859px;letter-spacing:-0.19px;word-spacing:1.89px;}
#tw_197{left:110px;bottom:839px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tx_197{left:421px;bottom:808px;letter-spacing:-0.18px;word-spacing:4.58px;}
#ty_197{left:421px;bottom:787px;letter-spacing:-0.18px;word-spacing:4.58px;}
#tz_197{left:421px;bottom:766px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t10_197{left:289px;bottom:730px;letter-spacing:-0.16px;word-spacing:1.69px;}
#t11_197{left:110px;bottom:693px;letter-spacing:-0.17px;word-spacing:1.11px;}
#t12_197{left:110px;bottom:672px;letter-spacing:-0.16px;word-spacing:1px;}
#t13_197{left:110px;bottom:651px;letter-spacing:-0.15px;word-spacing:0.61px;}
#t14_197{left:110px;bottom:631px;letter-spacing:-0.18px;word-spacing:0.62px;}
#t15_197{left:275px;bottom:631px;letter-spacing:-0.17px;}
#t16_197{left:308px;bottom:631px;letter-spacing:-0.07px;word-spacing:0.53px;}
#t17_197{left:380px;bottom:631px;letter-spacing:-0.18px;}
#t18_197{left:428px;bottom:631px;letter-spacing:-0.16px;word-spacing:0.5px;}
#t19_197{left:598px;bottom:631px;letter-spacing:-0.18px;}
#t1a_197{left:647px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.49px;}
#t1b_197{left:110px;bottom:610px;letter-spacing:-0.19px;word-spacing:2.76px;}
#t1c_197{left:458px;bottom:610px;letter-spacing:-0.18px;}
#t1d_197{left:508px;bottom:610px;letter-spacing:-0.14px;word-spacing:2.18px;}
#t1e_197{left:110px;bottom:589px;letter-spacing:-0.14px;word-spacing:0.92px;}
#t1f_197{left:499px;bottom:589px;letter-spacing:-0.18px;}
#t1g_197{left:548px;bottom:589px;letter-spacing:-0.24px;word-spacing:1.09px;}
#t1h_197{left:110px;bottom:569px;letter-spacing:-0.16px;word-spacing:2.02px;}
#t1i_197{left:110px;bottom:548px;letter-spacing:-0.13px;word-spacing:2.98px;}
#t1j_197{left:617px;bottom:548px;letter-spacing:-0.21px;word-spacing:3.12px;}
#t1k_197{left:110px;bottom:527px;letter-spacing:-0.18px;word-spacing:1.51px;}
#t1l_197{left:110px;bottom:507px;letter-spacing:-0.19px;word-spacing:2.48px;}
#t1m_197{left:110px;bottom:486px;letter-spacing:-0.17px;word-spacing:3.02px;}
#t1n_197{left:110px;bottom:465px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1o_197{left:110px;bottom:429px;letter-spacing:-0.15px;word-spacing:0.73px;}
#t1p_197{left:110px;bottom:409px;letter-spacing:-0.15px;word-spacing:1.65px;}
#t1q_197{left:110px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t1r_197{left:110px;bottom:367px;letter-spacing:-0.15px;word-spacing:2.65px;}
#t1s_197{left:110px;bottom:346px;letter-spacing:-0.15px;word-spacing:0.5px;}
#t1t_197{left:110px;bottom:326px;letter-spacing:-0.13px;}
#t1u_197{left:110px;bottom:290px;letter-spacing:-0.18px;word-spacing:2.83px;}
#t1v_197{left:110px;bottom:269px;letter-spacing:-0.16px;word-spacing:1.1px;}
#t1w_197{left:110px;bottom:248px;letter-spacing:-0.17px;word-spacing:3.39px;}
#t1x_197{left:110px;bottom:228px;letter-spacing:-0.17px;word-spacing:1.76px;}
#t1y_197{left:110px;bottom:207px;letter-spacing:-0.16px;word-spacing:1.16px;}
#t1z_197{left:110px;bottom:186px;letter-spacing:-0.16px;word-spacing:2.78px;}
#t20_197{left:110px;bottom:166px;letter-spacing:-0.3px;}
#t21_197{left:110px;bottom:130px;letter-spacing:-0.15px;word-spacing:0.69px;}
#t22_197{left:110px;bottom:109px;letter-spacing:-0.19px;word-spacing:1.2px;}

.s1_197{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_197{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_197{font-size:17px;font-family:CMMI10_26t;color:#000;}
.s4_197{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s5_197{font-size:17px;font-family:CMR10_270;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts197" type="text/css" >

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg197" style="-webkit-user-select: none;"><object width="935" height="1210" data="197/197.svg" type="image/svg+xml" id="pdf197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_197" class="t s1_197">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_197" class="t s2_197">179 </span>
<span id="t3_197" class="t s2_197">2. </span><span id="t4_197" class="t s3_197">a </span><span id="t5_197" class="t s2_197">and </span><span id="t6_197" class="t s3_197">b </span><span id="t7_197" class="t s2_197">are accesses to overlapping addresses in an I/O region </span>
<span id="t8_197" class="t s2_197">3. </span><span id="t9_197" class="t s3_197">a </span><span id="ta_197" class="t s2_197">and </span><span id="tb_197" class="t s3_197">b </span><span id="tc_197" class="t s2_197">are accesses to the same strongly-ordered I/O region </span>
<span id="td_197" class="t s2_197">4. </span><span id="te_197" class="t s3_197">a </span><span id="tf_197" class="t s2_197">and </span><span id="tg_197" class="t s3_197">b </span><span id="th_197" class="t s2_197">are accesses to I/O regions, and the channel associated with the I/O region accessed </span>
<span id="ti_197" class="t s2_197">by either </span><span id="tj_197" class="t s3_197">a </span><span id="tk_197" class="t s2_197">or </span><span id="tl_197" class="t s3_197">b </span><span id="tm_197" class="t s2_197">is channel 1 </span>
<span id="tn_197" class="t s2_197">5. </span><span id="to_197" class="t s3_197">a </span><span id="tp_197" class="t s2_197">and </span><span id="tq_197" class="t s3_197">b </span><span id="tr_197" class="t s2_197">are accesses to I/O regions associated with the same channel (except for channel 0) </span>
<span id="ts_197" class="t s2_197">Note that the FENCE instruction distinguishes between main memory operations and I/O opera- </span>
<span id="tt_197" class="t s2_197">tions in its predecessor and successor sets. To enforce ordering between I/O operations and main </span>
<span id="tu_197" class="t s2_197">memory operations, code must use a FENCE with PI, PO, SI, and/or SO, plus PR, PW, SR, </span>
<span id="tv_197" class="t s2_197">and/or SW. For example, to enforce ordering between a write to main memory and an I/O write </span>
<span id="tw_197" class="t s2_197">to a device register, a FENCE W,O or stronger is needed. </span>
<span id="tx_197" class="t s4_197">sd t0, 0(a0) </span>
<span id="ty_197" class="t s4_197">fence w,o </span>
<span id="tz_197" class="t s4_197">sd a0, 0(a1) </span>
<span id="t10_197" class="t s2_197">Figure A.17: Ordering memory and I/O accesses </span>
<span id="t11_197" class="t s2_197">When a fence is in fact used, implementations must assume that the device may attempt to access </span>
<span id="t12_197" class="t s2_197">memory immediately after receiving the MMIO signal, and subsequent memory accesses from that </span>
<span id="t13_197" class="t s2_197" data-mappings='[[35,"ff"]]'>device to memory must observe the eﬀects of all accesses ordered prior to that MMIO operation. In </span>
<span id="t14_197" class="t s2_197">other words, in Figure </span><span id="t15_197" class="t s5_197">A.17</span><span id="t16_197" class="t s2_197">, suppose </span><span id="t17_197" class="t s4_197">0(a0) </span><span id="t18_197" class="t s2_197">is in main memory and </span><span id="t19_197" class="t s4_197">0(a1) </span><span id="t1a_197" class="t s2_197">is the address of a device </span>
<span id="t1b_197" class="t s2_197">register in I/O memory. If the device accesses </span><span id="t1c_197" class="t s4_197">0(a0) </span><span id="t1d_197" class="t s2_197">upon receiving the MMIO write, then that </span>
<span id="t1e_197" class="t s2_197" data-mappings='[[40,"fi"]]'>load must conceptually appear after the ﬁrst store to </span><span id="t1f_197" class="t s4_197">0(a0) </span><span id="t1g_197" class="t s2_197">according to the rules of the RVWMO </span>
<span id="t1h_197" class="t s2_197">memory model. In some implementations, the only way to ensure this will be to require that the </span>
<span id="t1i_197" class="t s2_197" data-mappings='[[0,"fi"]]'>ﬁrst store does in fact complete before the MMIO write is issued. </span><span id="t1j_197" class="t s2_197">Other implementations may </span>
<span id="t1k_197" class="t s2_197" data-mappings='[[0,"fi"],[81,"ff"]]'>ﬁnd ways to be more aggressive, while others still may not need to do anything diﬀerent at all for </span>
<span id="t1l_197" class="t s2_197">I/O and main memory accesses. Nevertheless, the RVWMO memory model does not distinguish </span>
<span id="t1m_197" class="t s2_197">between these options; it simply provides an implementation-agnostic mechanism to specify the </span>
<span id="t1n_197" class="t s2_197">orderings that must be enforced. </span>
<span id="t1o_197" class="t s2_197">Many architectures include separate notions of “ordering” and “completion” fences, especially as it </span>
<span id="t1p_197" class="t s2_197">relates to I/O (as opposed to regular main memory). Ordering fences simply ensure that memory </span>
<span id="t1q_197" class="t s2_197">operations stay in order, while completion fences ensure that predecessor accesses have all completed </span>
<span id="t1r_197" class="t s2_197">before any successors are made visible. RISC-V does not explicitly distinguish between ordering </span>
<span id="t1s_197" class="t s2_197" data-mappings='[[75,"ff"]]'>and completion fences. Instead, this distinction is simply inferred from diﬀerent uses of the FENCE </span>
<span id="t1t_197" class="t s2_197">bits. </span>
<span id="t1u_197" class="t s2_197" data-mappings='[[66,"fi"]]'>For implementations that conform to the RISC-V Unix Platform Speciﬁcation, I/O devices and </span>
<span id="t1v_197" class="t s2_197">DMA operations are required to access memory coherently and via strongly-ordered I/O channels. </span>
<span id="t1w_197" class="t s2_197">Therefore, accesses to regular main memory regions that are concurrently accessed by external </span>
<span id="t1x_197" class="t s2_197">devices can also use the standard synchronization mechanisms. Implementations that do not con- </span>
<span id="t1y_197" class="t s2_197" data-mappings='[[31,"fi"]]'>form to the Unix Platform Speciﬁcation and/or in which devices do not access memory coherently </span>
<span id="t1z_197" class="t s2_197" data-mappings='[[63,"fi"],[81,"fi"]]'>will need to use mechanisms (which are currently platform-speciﬁc or device-speciﬁc) to enforce </span>
<span id="t20_197" class="t s2_197">coherency. </span>
<span id="t21_197" class="t s2_197">I/O regions in the address space should be considered non-cacheable regions in the PMAs for those </span>
<span id="t22_197" class="t s2_197">regions. Such regions can be considered coherent by the PMA if they are not cached by any agent. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
