-- VHDL for IBM SMS ALD group FChInputSwitching
-- Title: FChInputSwitching
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/27/2020 5:17:08 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity FChInputSwitching is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_FILE_TO_F_CH: in STD_LOGIC;
		PS_ASSEMBLY_TO_F_CH: in STD_LOGIC;
		MS_TAPE_TO_F_CH: in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_U: in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_B: in STD_LOGIC;
		PS_ASSEMBLY_CH_C_CHAR_BIT: in STD_LOGIC;
		PS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_F1_INPUT_STAR_SIF_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F1_INPUT_STAR_1414_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F1_INPUT_STAR_1412_19_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_1301_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_1405_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_TAU_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F1_INPUT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MS_F1_INPUT_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end FChInputSwitching;


ARCHITECTURE structural of FChInputSwitching is

	 signal XX_PS_F1_INPUT_1_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_2_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_4_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_8_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_A_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_B_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_C_BIT: STD_LOGIC;
	 signal XX_PS_F1_INPUT_WM_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_1_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_2_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_4_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_8_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_A_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_B_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_C_BIT: STD_LOGIC;
	 signal XX_MS_F1_INPUT_WM_BIT: STD_LOGIC;

BEGIN


	PS_F1_INPUT_BUS <= (
		XX_PS_F1_INPUT_C_BIT,
		XX_PS_F1_INPUT_WM_BIT,
		XX_PS_F1_INPUT_B_BIT,
		XX_PS_F1_INPUT_A_BIT,
		XX_PS_F1_INPUT_8_BIT,
		XX_PS_F1_INPUT_4_BIT,
		XX_PS_F1_INPUT_2_BIT,
		XX_PS_F1_INPUT_1_BIT);

	MS_F1_INPUT_BUS <= (
		XX_MS_F1_INPUT_C_BIT,
		XX_MS_F1_INPUT_WM_BIT,
		XX_MS_F1_INPUT_B_BIT,
		XX_MS_F1_INPUT_A_BIT,
		XX_MS_F1_INPUT_8_BIT,
		XX_MS_F1_INPUT_4_BIT,
		XX_MS_F1_INPUT_2_BIT,
		XX_MS_F1_INPUT_1_BIT);

Page_15_70_01_1: ENTITY ALD_15_70_01_1_F_CH_INPUT_SWITCHING_1_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_BUS(0),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_1_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(0),
	PS_F1_INPUT_1_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(0),
	PS_F1_INPUT_1_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(0),
	MC_F_CH_1301_TO_CPU_1_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(0),
	MC_F_CH_1405_TO_CPU_1_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(0),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_1_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(0),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_1_BIT =>
		XX_PS_F1_INPUT_1_BIT,
	MS_F1_INPUT_1_BIT =>
		XX_MS_F1_INPUT_1_BIT
	);

Page_15_70_02_1: ENTITY ALD_15_70_02_1_F_CH_INPUT_SWITCHING_2_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_BUS(1),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_2_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(1),
	PS_F1_INPUT_2_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(1),
	PS_F1_INPUT_2_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(1),
	MC_F_CH_1301_TO_CPU_2_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(1),
	MC_F_CH_1405_TO_CPU_2_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(1),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_2_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(1),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_2_BIT =>
		XX_PS_F1_INPUT_2_BIT,
	MS_F1_INPUT_2_BIT =>
		XX_MS_F1_INPUT_2_BIT
	);

Page_15_70_03_1: ENTITY ALD_15_70_03_1_F_CH_INPUT_SWITCHING_4_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_BUS(2),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_4_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(2),
	PS_F1_INPUT_4_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(2),
	PS_F1_INPUT_4_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(2),
	MC_F_CH_1301_TO_CPU_4_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(2),
	MC_F_CH_1405_TO_CPU_4_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(2),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_4_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(2),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_4_BIT =>
		XX_PS_F1_INPUT_4_BIT,
	MS_F1_INPUT_4_BIT =>
		XX_MS_F1_INPUT_4_BIT
	);

Page_15_70_04_1: ENTITY ALD_15_70_04_1_F_CH_INPUT_SWITCHING_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_BUS(3),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_8_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(3),
	PS_F1_INPUT_8_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(3),
	PS_F1_INPUT_8_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(3),
	MC_F_CH_1301_TO_CPU_8_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(3),
	MC_F_CH_1405_TO_CPU_8_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(3),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_8_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(3),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_8_BIT =>
		XX_PS_F1_INPUT_8_BIT,
	MS_F1_INPUT_8_BIT =>
		XX_MS_F1_INPUT_8_BIT
	);

Page_15_70_05_1: ENTITY ALD_15_70_05_1_F_CH_INPUT_SWITCHING_A_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_A_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(4),
	PS_F1_INPUT_A_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(4),
	PS_F1_INPUT_A_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(4),
	MC_F_CH_1301_TO_CPU_A_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(4),
	MC_F_CH_1405_TO_CPU_A_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(4),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_A_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(4),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_A_BIT =>
		XX_PS_F1_INPUT_A_BIT,
	MS_F1_INPUT_A_BIT =>
		XX_MS_F1_INPUT_A_BIT
	);

Page_15_70_06_1: ENTITY ALD_15_70_06_1_F_CH_INPUT_SWITCHING_B_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_B_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(5),
	PS_F1_INPUT_B_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(5),
	PS_F1_INPUT_B_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(5),
	MC_F_CH_1301_TO_CPU_B_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(5),
	MC_F_CH_1405_TO_CPU_B_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(5),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_B_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(5),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_B_BIT =>
		XX_PS_F1_INPUT_B_BIT,
	MS_F1_INPUT_B_BIT =>
		XX_MS_F1_INPUT_B_BIT
	);

Page_15_70_07_1: ENTITY ALD_15_70_07_1_F_CH_INPUT_SWITCHING_C_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_UNIT_U =>
		PS_F_CH_SELECT_UNIT_U,
	MC_F_CH_TAU_TO_CPU_C_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(7),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F_CH_SELECT_UNIT_B =>
		PS_F_CH_SELECT_UNIT_B,
	PS_F1_INPUT_C_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(7),
	PS_F1_INPUT_C_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(7),
	PS_F1_INPUT_C_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(7),
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	MC_F_CH_1301_TO_CPU_C_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(7),
	MC_F_CH_1405_TO_CPU_C_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(7),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	PS_F1_INPUT_C_BIT =>
		XX_PS_F1_INPUT_C_BIT,
	MS_F1_INPUT_C_BIT =>
		XX_MS_F1_INPUT_C_BIT
	);

Page_15_70_08_1: ENTITY ALD_15_70_08_1_F_CH_INPUT_SWITCHING_WM_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_BUS(6),
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_WM_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(6),
	PS_F1_INPUT_WM_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(6),
	MC_F_CH_1301_TO_CPU_WM_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(6),
	MC_F_CH_1405_TO_CPU_WM_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(6),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	PS_F1_INPUT_WM_BIT =>
		XX_PS_F1_INPUT_WM_BIT,
	MS_F1_INPUT_WM_BIT =>
		XX_MS_F1_INPUT_WM_BIT
	);


END;
