

Implementation tool: Xilinx Vivado v.2017.4
Project:             filter2D_f
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Mon Jun 25 18:41:06 +0200 2018

#=== Post-Implementation Resource usage ===
SLICE:          620
LUT:           1635
FF:            2015
DSP:             17
BRAM:             3
SRL:            155
#=== Final timing ===
CP required:    6.000
CP achieved post-synthesis:    6.892
CP achieved post-implementation:    5.686
Timing met
