addi t0, zero, 1
addi t1, zero, 2
slt t2, t0, t1 ; t2 should be 1 since t0 < t1 (signed)