// Seed: 2061426663
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    input tri0 id_4
);
endmodule
module module_1 #(
    parameter id_7 = 32'd26
) (
    output logic id_0,
    input supply1 id_1,
    output tri id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    output uwire id_6,
    input wand _id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    input wand id_11,
    input tri1 id_12
);
  initial $clog2(59);
  ;
  initial id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_4 = 0;
  struct packed {logic id_14 = -1'd0;} id_15;
  wire [id_7 : -1] id_16 = id_1, id_17 = id_10;
  assign id_15 = id_5;
endmodule
