$date
	Wed Oct 21 00:09:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_test $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module JKFF $end
$var wire 1 # CLK $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ! QB $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
0"
1!
$end
#10
0#
#20
0!
1"
1#
0%
1$
#30
0#
#40
1#
0$
#50
0#
#60
1#
1$
#70
0#
#80
1!
0"
1#
1%
0$
#90
0#
#100
