SPI_ALTERA_CORE: y => no
      Direct dependencies: SPI [=y] && SPI_MASTER [=y]
      Reverse dependencies: SPI_ALTERA [=y] && SPI [=y] && SPI_MASTER [=y] || SPI_ALTERA_DFL [=n] && SPI [=y] && SPI_MASTER [=y] && FPGA_DFL [=n]

MD_RAID0: y => no
      Direct dependencies: MD [=y] && BLK_DEV_MD [=y]
      Reverse dependencies: DM_RAID [=y] && MD [=y] && BLK_DEV_DM [=y]

DEBUG_KERNEL: y => no
      Direct dependencies: y
      Reverse dependencies: EXPERT [=y]

