#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 25 12:25:48 2017
# Process ID: 2124
# Current directory: C:/DEV/BakkArbeit/VivadoProject2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12136 C:\DEV\BakkArbeit\VivadoProject2\BakkArbeit2.xpr
# Log file: C:/DEV/BakkArbeit/VivadoProject2/vivado.log
# Journal file: C:/DEV/BakkArbeit/VivadoProject2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.xpr
INFO: [Project 1-313] Project file moved from 'D:/BakkArbeit/git/VivadoProject2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1663] The design 'BakkArbeit_Blockdesign.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'BakkArbeit_Blockdesign.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
BakkArbeit_Blockdesign_processing_system7_0_0

WARNING: [Project 1-229] Project 'BakkArbeit2.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 769.680 ; gain = 58.859
close_project
open_project C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.xpr
INFO: [Project 1-313] Project file moved from 'D:/BakkArbeit/git/VivadoProject2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Project 1-230] Project 'BakkArbeit2.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 808.879 ; gain = 6.863
create_fileset -simset AddressDecoderTB
set_property SOURCE_SET sources_1 [get_filesets AddressDecoderTB]
current_fileset -simset [ get_filesets AddressDecoderTB ]
set_property top Out_bank [get_filesets AddressDecoderTB]
set_property top_lib xil_defaultlib [get_filesets AddressDecoderTB]
set_property SOURCE_SET sources_1 [get_filesets AddressDecoderTB]
file mkdir C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new
close [ open C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDecoder_TB.v w ]
add_files -fileset AddressDecoderTB C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDecoder_TB.v
create_bd_design -srcset AddressDecoderTB "AddressDecoderTB_BD"
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
create_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 901.406 ; gain = 64.105
export_ip_user_files -of_objects  [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDecoder_TB.v] -no_script -reset -force -quiet
remove_files  -fileset AddressDecoderTB C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDecoder_TB.v
set_property SOURCE_SET sources_1 [get_filesets AddressDecoderTB]
add_files -fileset AddressDecoderTB -norecurse C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
set_property source_mgmt_mode All [current_project]
create_bd_cell -type module -reference Address_Decoder Address_Decoder_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_io' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_memory' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Out_bank Out_bank_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Memory Memory_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset AddressDecoderTB
connect_bd_net [get_bd_pins Address_Decoder_0/bankSwitch] [get_bd_pins Out_bank_0/bankSwitch]
connect_bd_net [get_bd_pins Address_Decoder_0/mem_wdata_io] [get_bd_pins Out_bank_0/mem_wdata]
connect_bd_net [get_bd_pins Address_Decoder_0/mem_valid_io] [get_bd_pins Out_bank_0/mem_valid]
connect_bd_net [get_bd_pins Address_Decoder_0/mem_wstrb_io] [get_bd_pins Out_bank_0/mem_wstrb]
connect_bd_net [get_bd_pins Address_Decoder_0/mem_rdata_io] [get_bd_pins Out_bank_0/mem_rdata]
connect_bd_net [get_bd_pins Out_bank_0/mem_ready] [get_bd_pins Address_Decoder_0/mem_ready_io]
connect_bd_net [get_bd_pins Memory_0/mem_valid] [get_bd_pins Address_Decoder_0/mem_valid_memory]
connect_bd_net [get_bd_pins Memory_0/mem_addr] [get_bd_pins Address_Decoder_0/mem_addr_memory]
connect_bd_net [get_bd_pins Memory_0/mem_wdata] [get_bd_pins Address_Decoder_0/mem_wdata_memory]
connect_bd_net [get_bd_pins Address_Decoder_0/mem_wstrb_memory] [get_bd_pins Memory_0/mem_wstrb]
connect_bd_net [get_bd_pins Memory_0/mem_ready] [get_bd_pins Address_Decoder_0/mem_ready_memory]
connect_bd_net [get_bd_pins Memory_0/mem_rdata] [get_bd_pins Address_Decoder_0/mem_rdata_memory]
regenerate_bd_layout
set_property SOURCE_SET sources_1 [get_filesets AddressDecoderTB]
close [ open C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v w ]
add_files -fileset AddressDecoderTB C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v
update_compile_order -fileset AddressDecoderTB
startgroup
set_property -dict [list CONFIG.MEMDEPTH {1024}] [get_bd_cells Memory_0]
endgroup
set_property top AddressDecoderTB [get_filesets AddressDecoderTB]
set_property top_lib xil_defaultlib [get_filesets AddressDecoderTB]
update_compile_order -fileset AddressDecoderTB
save_bd_design
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/ui/bd_62e3b9a3.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec 25 13:41:02 2017] Launched synth_1...
Run output will be captured here: C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.runs/synth_1/runme.log
launch_runs impl_4 -jobs 4
[Mon Dec 25 13:43:46 2017] Launched impl_4...
Run output will be captured here: C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.runs/impl_4/runme.log
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
export_ip_user_files -of_objects  [get_files C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -reset -force -quiet
remove_files  -fileset AddressDecoderTB C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec 25 13:47:30 2017] Launched synth_1...
Run output will be captured here: C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out_single'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_clk'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_clk'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.801 ; gain = 440.480
close_design
create_bd_design -srcset AddressDecoderTB "AddressDecoderTB_BD"
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
update_compile_order -fileset AddressDecoderTB
move_files [get_files  C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v]
update_compile_order -fileset sources_1
set_property top AddressDecoderTB [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec 25 13:52:31 2017] Launched synth_1...
Run output will be captured here: C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.runs/synth_1/runme.log
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
create_bd_cell -type module -reference AddressDecoderTB AddressDecoderTB_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
open_bd_design {C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
create_bd_cell -type module -reference Address_Decoder Address_Decoder_0
create_bd_cell -type module -reference Memory Memory_0
create_bd_cell -type module -reference Out_bank Out_bank_0
connect_bd_net [get_bd_pins AddressDecoderTB_0/resetn] [get_bd_pins Address_Decoder_0/resetn]
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_wdata] [get_bd_pins Address_Decoder_0/mem_wdata]
update_module_reference AddressDecoderTB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'mem_rdata' in differs from original direction out
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'AddressDecoderTB_BD_AddressDecoderTB_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'AddressDecoderTB_BD_AddressDecoderTB_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/ui/bd_62e3b9a3.ui> 
regenerate_bd_layout
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_rdata] [get_bd_pins Address_Decoder_0/mem_rdata]
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_ready] [get_bd_pins Address_Decoder_0/mem_ready]
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_addr] [get_bd_pins Address_Decoder_0/mem_addr]
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_wstrb] [get_bd_pins Address_Decoder_0/mem_wstrb]
connect_bd_net [get_bd_pins AddressDecoderTB_0/mem_valid] [get_bd_pins Address_Decoder_0/mem_valid]
connect_bd_net [get_bd_pins AddressDecoderTB_0/clk] [get_bd_pins Out_bank_0/clk]
connect_bd_net [get_bd_pins AddressDecoderTB_0/resetn] [get_bd_pins Memory_0/resetn]
connect_bd_net [get_bd_pins AddressDecoderTB_0/resetn] [get_bd_pins Out_bank_0/resetn]
regenerate_bd_layout
connect_bd_net [get_bd_pins Memory_0/mem_valid] [get_bd_pins Address_Decoder_0/mem_valid_memory]
connect_bd_net [get_bd_pins Memory_0/mem_addr] [get_bd_pins Address_Decoder_0/mem_addr_memory]
connect_bd_net [get_bd_pins Memory_0/mem_wdata] [get_bd_pins Address_Decoder_0/mem_wdata_memory]
connect_bd_net [get_bd_pins Memory_0/mem_wstrb] [get_bd_pins Address_Decoder_0/mem_wstrb_memory]
connect_bd_net [get_bd_pins Memory_0/mem_ready] [get_bd_pins Address_Decoder_0/mem_ready_memory]
connect_bd_net [get_bd_pins Memory_0/mem_rdata] [get_bd_pins Address_Decoder_0/mem_rdata_memory]
connect_bd_net [get_bd_pins Out_bank_0/mem_valid] [get_bd_pins Address_Decoder_0/mem_valid_io]
connect_bd_net [get_bd_pins Out_bank_0/mem_wdata] [get_bd_pins Address_Decoder_0/mem_wdata_io]
connect_bd_net [get_bd_pins Out_bank_0/mem_wstrb] [get_bd_pins Address_Decoder_0/mem_wstrb_io]
connect_bd_net [get_bd_pins Out_bank_0/bankSwitch] [get_bd_pins Address_Decoder_0/bankSwitch]
connect_bd_net [get_bd_pins Out_bank_0/mem_rdata] [get_bd_pins Address_Decoder_0/mem_rdata_io]
connect_bd_net [get_bd_pins Out_bank_0/mem_ready] [get_bd_pins Address_Decoder_0/mem_ready_io]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
Wrote  : <C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/ui/bd_62e3b9a3.ui> 
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
ERROR: [VRFC 10-1280] procedural assignment to a non-register mem_rdata is not permitted, left-hand side should be reg/integer/time/genvar [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mem_rdata is not permitted, left-hand side should be reg/integer/time/genvar [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:18]
ERROR: [VRFC 10-1040] module AddressDecoderTB ignored due to previous errors [C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/DEV/BakkArbeit/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 23:25:38 2017...
