Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 16:05:40 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 expmod/modulus_block/intermediate_reg[11][1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 2.702ns (46.086%)  route 3.161ns (53.914%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1664, unplaced)      0.584     2.920    expmod/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expmod/modulus_block/intermediate_reg[11][1]/Q
                         net (fo=1, unplaced)         0.965     4.341    expmod/modulus_block/intermediate_reg_n_0_[11][1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 r  expmod/modulus_block/intermediate[14][1]_i_4__0/O
                         net (fo=1, unplaced)         0.902     5.538    expmod/modulus_block/intermediate[14][1]_i_4__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.662 r  expmod/modulus_block/intermediate[14][1]_i_2__0/O
                         net (fo=5, unplaced)         0.667     6.329    expmod/modulus_block/intermediate[14][1]_i_2__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.836 r  expmod/modulus_block/intermediate_reg[14][3]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.009     6.845    expmod/modulus_block/intermediate_reg[14][3]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  expmod/modulus_block/intermediate_reg[14][7]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.959    expmod/modulus_block/intermediate_reg[14][7]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  expmod/modulus_block/intermediate_reg[14][11]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.073    expmod/modulus_block/intermediate_reg[14][11]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  expmod/modulus_block/intermediate_reg[14][15]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.187    expmod/modulus_block/intermediate_reg[14][15]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  expmod/modulus_block/intermediate_reg[14][19]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.301    expmod/modulus_block/intermediate_reg[14][19]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  expmod/modulus_block/intermediate_reg[14][23]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.415    expmod/modulus_block/intermediate_reg[14][23]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  expmod/modulus_block/intermediate_reg[14][27]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.529    expmod/modulus_block/intermediate_reg[14][27]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.858 r  expmod/modulus_block/intermediate_reg[14][31]_i_4__0/O[3]
                         net (fo=1, unplaced)         0.618     8.476    expmod/modulus_block/p_1_in[31]
                         LUT4 (Prop_lut4_I2_O)        0.307     8.783 r  expmod/modulus_block/intermediate[14][31]_i_2/O
                         net (fo=15, unplaced)        0.000     8.783    expmod/modulus_block/intermediate0_in[31]
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1664, unplaced)      0.439    12.660    expmod/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[10][31]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    expmod/modulus_block/intermediate_reg[10][31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.986    




