// Generated by CIRCT unknown git version
module NV_NVDLA_SDP_HLS_sync2data(	// file.cleaned.mlir:2:3
  input         chn1_en,	// file.cleaned.mlir:2:44
                chn1_in_pvld,	// file.cleaned.mlir:2:62
                chn2_en,	// file.cleaned.mlir:2:85
                chn2_in_pvld,	// file.cleaned.mlir:2:103
                chn_out_prdy,	// file.cleaned.mlir:2:126
  input  [31:0] data1_in,	// file.cleaned.mlir:2:149
                data2_in,	// file.cleaned.mlir:2:169
  output        chn1_in_prdy,	// file.cleaned.mlir:2:190
                chn2_in_prdy,	// file.cleaned.mlir:2:213
                chn_out_pvld,	// file.cleaned.mlir:2:236
  output [31:0] data1_out,	// file.cleaned.mlir:2:259
                data2_out	// file.cleaned.mlir:2:280
);

  wire _GEN = chn1_en & chn2_en;	// file.cleaned.mlir:5:10
  assign chn1_in_prdy = _GEN ? chn_out_prdy & chn2_in_pvld : chn2_en | chn_out_prdy;	// file.cleaned.mlir:5:10, :10:10, :11:10, :12:10, :19:5
  assign chn2_in_prdy = _GEN ? chn_out_prdy & chn1_in_pvld : ~chn2_en | chn_out_prdy;	// file.cleaned.mlir:5:10, :13:10, :14:10, :15:11, :16:11, :19:5
  assign chn_out_pvld =
    _GEN ? chn1_in_pvld & chn2_in_pvld : chn2_en ? chn2_in_pvld : chn1_en & chn1_in_pvld;	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :19:5
  assign data1_out = chn1_en ? data1_in : 32'h0;	// file.cleaned.mlir:3:15, :17:11, :19:5
  assign data2_out = chn2_en ? data2_in : 32'h0;	// file.cleaned.mlir:3:15, :18:11, :19:5
endmodule

