$date
	Sat Oct 14 14:06:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module control_unity_tb $end
$var wire 1 ! register_w_enable $end
$var wire 1 " ram_w_enable $end
$var wire 1 # imm_rd $end
$var wire 3 $ databus [2:0] $end
$var wire 1 % br_mux_inv $end
$var wire 1 & br_enable $end
$var wire 1 ' alu_mux_out $end
$var wire 1 ( alu_mux_in $end
$var wire 4 ) alu_control [3:0] $end
$var reg 3 * funct3 [2:0] $end
$var reg 7 + funct7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$scope module DUT $end
$var wire 3 - funct3 [2:0] $end
$var wire 7 . funct7 [6:0] $end
$var wire 7 / opcode [6:0] $end
$var reg 4 0 alu_control [3:0] $end
$var reg 1 ( alu_mux_in $end
$var reg 1 ' alu_mux_out $end
$var reg 1 & br_enable $end
$var reg 1 % br_mux_inv $end
$var reg 3 1 databus [2:0] $end
$var reg 1 # imm_rd $end
$var reg 1 " ram_w_enable $end
$var reg 1 ! register_w_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 1
b1010 0
b110011 /
b0 .
b101 -
b110011 ,
b0 +
b101 *
b1010 )
1(
1'
0&
x%
bx $
x#
0"
1!
$end
#20
0#
0(
b10 )
b10 0
b10011 ,
b10011 /
b1 *
b1 -
#40
b10 $
b10 1
0'
b0 )
b0 0
b11 ,
b11 /
b0 *
b0 -
#60
b0 $
b0 1
1#
1"
0!
b100011 ,
b100011 /
b10 *
b10 -
#80
0%
1&
0"
1(
b111 )
b111 0
b1100011 ,
b1100011 /
b0 *
b0 -
#100
