<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem1" VarName="filter" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20" LoopName="VITIS_LOOP_834_1" ParentFunc="void xf::cv::filter2D&lt;0, 3, 3, 0, 0, 128, 128, 1, 2, 2&gt;(xf::cv::Mat&lt;0, 128, 128, 1, 2&gt;&amp;, xf::cv::Mat&lt;0, 128, 128, 1, 2&gt;&amp;, short*, unsigned char)" Length="9" Direction="read" AccessID="filter17seq" OrigID="for.inc.load.9" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem2" VarName="pool_in" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="pool_gpt(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)" Length="2" Direction="read" AccessID="scevgepseq" OrigID="for.body12.load.8" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" BundleName="gmem3" VarName="pool_out" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21" LoopName="VITIS_LOOP_9_1" ParentFunc="pool_gpt(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)" Length="4096" Direction="write" AccessID="pool_out3seq" OrigID="for.inc24.store.4" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:37:36" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem2" VarName="pool_in" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="pool_gpt(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem2" VarName="dout" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 128, 128, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;15&gt;&amp;)" Length="variable" Direction="write" AccessID="dout2seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1384:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="din" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 128, 128, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)" Length="variable" Direction="read" AccessID="din2seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1026:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="filter" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27" LoopName="VITIS_LOOP_835_2" ParentFunc="void xf::cv::filter2D&lt;0, 3, 3, 0, 0, 128, 128, 1, 2, 2&gt;(xf::cv::Mat&lt;0, 128, 128, 1, 2&gt;&amp;, xf::cv::Mat&lt;0, 128, 128, 1, 2&gt;&amp;, short*, unsigned char)" OrigID="filter17seq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem3" VarName="pool_out" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10:26" LoopName="VITIS_LOOP_10_2" ParentFunc="pool_gpt(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)" OrigID="pool_out3seq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="pool_in" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="pool_gpt(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="dout" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 128, 128, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;15&gt;&amp;)" OrigID="dout2seq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="din" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 128, 128, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)" OrigID="din2seq" OrigAccess-DebugLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21" LoopName="VITIS_LOOP_1021_1" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 in loop 'VITIS_LOOP_834_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20" LoopName="VITIS_LOOP_834_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9" LoopName="MMIterOutLoop2" Length="variable" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_9_1' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21" LoopName="VITIS_LOOP_9_1" Length="4096" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="2" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

