==============================================================
File generated on Tue Jan 23 17:36:29 CST 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Setting target device to 'xcku035-fbva676-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:248:26
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject_axi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 529.418 ; gain = 4.242 ; free physical = 10183 ; free virtual = 97944
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 529.418 ; gain = 4.242 ; free physical = 10183 ; free virtual = 97943
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 658.004 ; gain = 132.828 ; free physical = 9909 ; free virtual = 97674
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'meta_data_proc' into 'myproject_axi' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject_axi.cpp:19) automatically.
WARNING: [SYNCHK 200-23] /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:72: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 658.004 ; gain = 132.828 ; free physical = 9831 ; free virtual = 97598
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FrameLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:35) in function 'read_pixel_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ImageLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189) in function 'pix_average' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'WriteInLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:64) in function 'read_pixel_data' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Process_pixel' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:70) in function 'read_pixel_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UnpackSumLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:196) in function 'pix_average' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AverageLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:210) in function 'pix_average' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'sum.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'meta_data_proc' into 'myproject_axi' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject_axi.cpp:19) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): 
	 'read_pixel_data'
	 'pix_average'
	 'send_output'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 658.004 ; gain = 132.828 ; free physical = 9520 ; free virtual = 97291
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'FrameLoop' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:35:7) in function 'read_pixel_data' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 721.305 ; gain = 196.129 ; free physical = 9324 ; free virtual = 97096
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_pixel_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WriteInLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.31 seconds; current allocated memory: 144.087 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pix_average' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Root Node mul mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul2 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul5 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul8 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul6 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul4 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul3 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul1 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'ImageLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 145.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 145.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 145.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 146.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 146.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 146.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_pixel_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'DataBuf_Data_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_pixel_data'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 147.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pix_average' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'cntr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_21ns_23ns_44_6_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pix_average'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 149.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_output'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 152.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 152.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/VideoIn_V_Data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/VideoIn_V_User_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/VideoOut_V_Data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/VideoOut_V_User_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_StreamId' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_SourceTag' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Xsize_V' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Xoffs_V' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Ysize_V' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Yoffs_V' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_DsizeL_V' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_PixelF' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_TapG' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Flags' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Timestamp' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_PixProcessingFlgs' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_ModPixelF' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaIn_Status' to 'ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaOut_StreamId' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MetaOut_StreamId' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaOut_SourceTag' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MetaOut_SourceTag' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaOut_Xsize_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MetaOut_Xsize_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaOut_Xoffs_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MetaOut_Xoffs_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/MetaOut_Ysize_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MetaOut_Ysize_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
