=====
SETUP
-18.722
40.087
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.948
CPU/u0/n1484_s14
30.758
31.580
CPU/u0/n1349_s17
33.044
34.076
CPU/u0/n1349_s9
35.381
36.480
CPU/u0/n1349_s4
36.486
37.518
CPU/u0/n1830_s0
39.461
40.087
CPU/u0/IncDecZ_s1
40.087
=====
SETUP
-18.183
39.904
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIH_7_s0
37.567
38.599
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.904
=====
SETUP
-18.177
39.899
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIL_7_s0
37.567
38.599
CPU/u0/Regs/RegsL_RegsL_0_1_s1
39.899
=====
SETUP
-18.177
39.899
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIL_7_s0
37.567
38.599
CPU/u0/Regs/RegsL_RegsL_0_1_s
39.899
=====
SETUP
-18.165
39.530
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.948
CPU/u0/n1484_s14
30.758
31.580
CPU/u0/n1349_s17
33.044
34.076
CPU/u0/n1349_s9
35.381
36.480
CPU/u0/n1349_s4
36.486
37.518
CPU/u0/n1349_s1
38.498
39.530
CPU/u0/F_6_s1
39.530
=====
SETUP
-18.018
39.739
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIH_7_s0
37.567
38.599
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.739
=====
SETUP
-17.892
39.613
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIH_6_s1
36.537
37.359
CPU/u0/RegDIH_6_s0
37.364
38.463
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.613
=====
SETUP
-17.709
39.430
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIL_7_s0
37.567
38.599
CPU/u0/Regs/RegsL_RegsL_0_1_s0
39.430
=====
SETUP
-17.698
39.420
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.567
CPU/u0/RegDIH_7_s1
34.675
35.774
CPU/u0/RegDIH_7_s0
37.567
38.599
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.420
=====
SETUP
-17.557
39.279
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIH_6_s1
36.537
37.359
CPU/u0/RegDIH_6_s0
37.364
38.463
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.279
=====
SETUP
-17.557
39.279
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIH_6_s1
36.537
37.359
CPU/u0/RegDIH_6_s0
37.364
38.463
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.279
=====
SETUP
-17.459
39.180
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIL_6_s1
36.052
36.678
CPU/u0/RegDIL_6_s0
36.684
37.716
CPU/u0/Regs/RegsL_RegsL_0_1_s0
39.180
=====
SETUP
-16.490
38.211
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIL_6_s1
36.052
36.678
CPU/u0/RegDIL_6_s0
36.684
37.716
CPU/u0/Regs/RegsL_RegsL_0_1_s1
38.211
=====
SETUP
-16.427
37.792
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.948
CPU/u0/n1484_s14
30.758
31.580
CPU/u0/n1489_s16
33.044
34.143
CPU/u0/n1489_s9
34.964
35.996
CPU/u0/n1489_s7
36.970
37.792
CPU/u0/F_2_s1
37.792
=====
SETUP
-16.005
37.727
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.036
CPU/u0/RegDIH_6_s8
32.457
33.489
CPU/u0/RegDIH_6_s3
33.494
34.593
CPU/u0/RegDIL_6_s1
36.052
36.678
CPU/u0/RegDIL_6_s0
36.684
37.716
CPU/u0/Regs/RegsL_RegsL_0_1_s
37.727
=====
SETUP
-15.909
37.630
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIH_5_s0
35.237
36.336
CPU/u0/Regs/RegsH_RegsH_0_1_s
37.630
=====
SETUP
-15.760
37.482
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIL_5_s0
35.237
36.336
CPU/u0/Regs/RegsL_RegsL_0_1_s
37.482
=====
SETUP
-15.697
37.061
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.529
CPU/u0/n1373_s1
32.950
33.982
CPU/u0/n1373_s0
36.435
37.061
CPU/u0/DO_7_s1
37.061
=====
SETUP
-15.599
37.320
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIH_5_s0
35.237
36.336
CPU/u0/Regs/RegsH_RegsH_0_1_s0
37.320
=====
SETUP
-15.446
37.167
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIL_5_s0
35.237
36.336
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.167
=====
SETUP
-15.429
37.151
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIL_5_s0
35.237
36.336
CPU/u0/Regs/RegsL_RegsL_0_1_s0
37.151
=====
SETUP
-15.314
37.035
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
26.321
CPU/u0/n1376_s6
26.326
26.952
CPU/u0/n1376_s4
28.258
29.357
CPU/u0/n1376_s2
29.362
30.394
CPU/u0/RegDIH_4_s1
33.168
34.267
CPU/u0/RegDIH_4_s0
35.094
35.720
CPU/u0/Regs/RegsH_RegsH_0_1_s0
37.035
=====
SETUP
-15.300
36.665
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
26.400
CPU/u0/n1374_s10
26.819
27.621
CPU/u0/n1374_s6
28.039
28.861
CPU/u0/n1374_s4
30.975
32.074
CPU/u0/n1374_s2
32.085
33.117
CPU/u0/n1453_s3
35.566
36.665
CPU/u0/ACC_6_s1
36.665
=====
SETUP
-15.196
36.561
21.365
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
25.872
CPU/u0/alu/Q_v_6_s
25.872
25.929
CPU/u0/n1484_s24
27.472
28.498
CPU/u0/n1484_s20
28.916
29.942
CPU/u0/n1373_s17
30.363
31.462
CPU/u0/n1373_s5
31.468
32.529
CPU/u0/n1373_s1
32.950
33.982
CPU/u0/n1476_s4
35.462
36.561
CPU/u0/SP_7_s1
36.561
=====
SETUP
-15.114
36.836
21.722
CPU/u0/IStatus_0_s14
1.765
5.225
CPU/u0/mcode/Set_BusB_To_Z_0_s10
7.654
8.476
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.414
11.513
CPU/u0/mcode/Set_BusB_To_Z_0_s0
11.519
12.618
CPU/u0/n2206_s28
14.927
15.749
CPU/u0/n2206_s22
15.749
15.898
CPU/u0/alu/n23_s7
17.362
18.184
CPU/u0/alu/n23_s4
18.189
18.815
CPU/u0/alu/n23_s9
20.610
21.709
CPU/u0/alu/Q_v_0_s
22.684
23.234
CPU/u0/alu/Q_v_1_s
23.234
23.291
CPU/u0/alu/Q_v_2_s
23.291
23.348
CPU/u0/alu/Q_v_3_s
23.348
23.405
CPU/u0/alu/Q_v_4_s
25.758
25.815
CPU/u0/alu/Q_v_5_s
25.815
26.378
CPU/u0/n1375_s9
27.199
27.825
CPU/u0/n1375_s5
28.644
29.743
CPU/u0/n1375_s15
30.718
31.750
CPU/u0/RegDIH_5_s1
34.189
34.814
CPU/u0/RegDIH_5_s0
35.237
36.336
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.836
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n162_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n609_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.030
2.402
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s20
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n131_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
1.693
2.027
SerialKeyboard/SerialUART/n126_s21
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
2.402
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n610_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.710
2.404
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n225_s2
2.032
2.404
VideoGenerator/ViewPortX_0_s0
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n153_s2
2.032
2.404
VideoGenerator/Ycounter_0_s0
2.404
=====
HOLD
0.710
1.992
1.282
CPU/u0/R_2_s1
1.282
1.615
CPU/u0/n1108_s0
1.620
1.992
CPU/u0/R_2_s1
1.992
=====
HOLD
0.710
1.992
1.282
CPU/u0/R_4_s1
1.282
1.615
CPU/u0/n1106_s0
1.620
1.992
CPU/u0/R_4_s1
1.992
=====
HOLD
0.711
2.405
1.693
SerialKeyboard/SerialUART/r_Bit_Index_1_s1
1.693
2.027
SerialKeyboard/SerialUART/n135_s15
2.033
2.405
SerialKeyboard/SerialUART/r_Bit_Index_1_s1
2.405
=====
HOLD
0.711
1.993
1.282
CPU/u0/R_1_s1
1.282
1.615
CPU/u0/n1109_s0
1.621
1.993
CPU/u0/R_1_s1
1.993
=====
HOLD
0.714
2.407
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.035
2.407
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.407
=====
HOLD
0.715
1.997
1.282
CPU/u0/TState_0_s1
1.282
1.615
CPU/u0/n2450_s2
1.625
1.997
CPU/u0/TState_0_s1
1.997
=====
HOLD
0.716
1.998
1.282
CPU/u0/MCycle_1_s0
1.282
1.615
CPU/u0/n2404_s1
1.626
1.998
CPU/u0/MCycle_1_s0
1.998
=====
HOLD
0.722
2.576
1.853
VideoGenerator/ViewPortX_4_s0
1.693
2.027
VZVRAM/dpb_inst_0
2.576
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n160_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_2_s0
1.522
1.855
SerialKeyboard/n309_s
1.858
2.252
SerialKeyboard/TypeRateCounter_2_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_8_s0
1.522
1.855
SerialKeyboard/n303_s
1.858
2.252
SerialKeyboard/TypeRateCounter_8_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_12_s0
1.522
1.855
SerialKeyboard/n299_s
1.858
2.252
SerialKeyboard/TypeRateCounter_12_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_14_s0
1.522
1.855
SerialKeyboard/n297_s
1.858
2.252
SerialKeyboard/TypeRateCounter_14_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_18_s0
1.522
1.855
SerialKeyboard/n293_s
1.858
2.252
SerialKeyboard/TypeRateCounter_18_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_20_s0
1.522
1.855
SerialKeyboard/n291_s
1.858
2.252
SerialKeyboard/TypeRateCounter_20_s0
2.252
=====
HOLD
0.730
2.252
1.522
SerialKeyboard/TypeRateCounter_24_s0
1.522
1.855
SerialKeyboard/n287_s
1.858
2.252
SerialKeyboard/TypeRateCounter_24_s0
2.252
