create_clock [get_ports clk] -name core_clock -period 3.0
set_all_input_output_delays
