Files included in this submission:
 1. README: this one
 2. Report_for_design_and_test: the report that includes our explanations and descriptions of our circuit and the testing we did for it.
 3. Block diagram (It's also in the report)

All the Verilog files.
 4. FSM.v
 5. matrix_addition.v
 6. Matrix_Multiplier.v
 7. MatrixA.v
 8. MatrixB.v
 9. RegFile.v
 10. result_handler.v
 11. tb_Matrix_multiplication.v
