// Seed: 3721757892
module module_0 (
    output tri0 id_0,
    output tri0 id_1
);
  assign id_0 = id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    id_8,
    input wire id_3,
    input tri id_4,
    output supply1 id_5,
    input wire id_6
);
  wire id_9;
  wire id_10;
  xor primCall (id_0, id_11, id_12, id_4, id_6, id_8, id_9);
  time id_11 = 1'b0;
  assign id_8 = id_6 + 1;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  id_13(
      .id_0(1), .id_1(id_4)
  );
endmodule
