// Seed: 70268281
module module_0;
  wire [-1 : 1] id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd30
) (
    input  uwire   _id_0,
    output supply0 id_1,
    output uwire   id_2
);
  logic [id_0 : 1] id_4 = -1'b0, id_5, id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd15
) (
    input wand id_0,
    input supply0 _id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5
);
  bit  id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign id_7 = id_8;
  supply0 id_9;
  ;
  task id_10;
    integer id_11, id_12, id_13;
    id_7 = 1;
  endtask
  assign id_9 = id_10[1 : id_1] ? 1 - id_8 : -1;
  logic [7:0] id_14;
  logic id_15;
  ;
  assign id_14[-1'b0 : 1] = {~id_0{1}};
  assign id_12 = id_14;
  wire id_16;
endmodule
