--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Data\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml memory_controller.twx memory_controller.ncd -o
memory_controller.twr memory_controller.pcf -ucf memory_controller.ucf

Design file:              memory_controller.ncd
Physical constraint file: memory_controller.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1462 paths analyzed, 374 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.907ns.
--------------------------------------------------------------------------------

Paths for end point casn (SLICE_X10Y47.D3), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init_state_FSM_FFd3 (FF)
  Destination:          casn (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init_state_FSM_FFd3 to casn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   init_state_FSM_FFd5
                                                       init_state_FSM_FFd3
    SLICE_X10Y41.D2      net (fanout=5)        1.237   init_state_FSM_FFd3
    SLICE_X10Y41.D       Tilo                  0.235   rasn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o21
    SLICE_X8Y37.D2       net (fanout=3)        1.028   init_state_init_state[3]_PWR_1_o_Select_103_o2
    SLICE_X8Y37.DMUX     Tilo                  0.326   csn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o1
    SLICE_X10Y47.D3      net (fanout=1)        1.259   init_state_init_state[3]_PWR_1_o_Select_103_o
    SLICE_X10Y47.CLK     Tas                   0.349   casn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o3
                                                       casn
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (1.340ns logic, 3.524ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init_state_FSM_FFd4 (FF)
  Destination:          casn (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init_state_FSM_FFd4 to casn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   init_state_FSM_FFd5
                                                       init_state_FSM_FFd4
    SLICE_X10Y41.D5      net (fanout=6)        0.736   init_state_FSM_FFd4
    SLICE_X10Y41.D       Tilo                  0.235   rasn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o21
    SLICE_X8Y37.D2       net (fanout=3)        1.028   init_state_init_state[3]_PWR_1_o_Select_103_o2
    SLICE_X8Y37.DMUX     Tilo                  0.326   csn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o1
    SLICE_X10Y47.D3      net (fanout=1)        1.259   init_state_init_state[3]_PWR_1_o_Select_103_o
    SLICE_X10Y47.CLK     Tas                   0.349   casn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o3
                                                       casn
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.340ns logic, 3.023ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init_state_FSM_FFd2 (FF)
  Destination:          casn (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init_state_FSM_FFd2 to casn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BMUX    Tshcko                0.518   init_state_FSM_FFd5
                                                       init_state_FSM_FFd2
    SLICE_X10Y41.D6      net (fanout=5)        0.633   init_state_FSM_FFd2
    SLICE_X10Y41.D       Tilo                  0.235   rasn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o21
    SLICE_X8Y37.D2       net (fanout=3)        1.028   init_state_init_state[3]_PWR_1_o_Select_103_o2
    SLICE_X8Y37.DMUX     Tilo                  0.326   csn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o1
    SLICE_X10Y47.D3      net (fanout=1)        1.259   init_state_init_state[3]_PWR_1_o_Select_103_o
    SLICE_X10Y47.CLK     Tas                   0.349   casn_OBUF
                                                       init_state_init_state[3]_PWR_1_o_Select_103_o3
                                                       casn
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.428ns logic, 2.920ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_addr_0 (SLICE_X12Y59.B2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               req_in_prog_1 (FF)
  Destination:          mem_addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.562ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.656 - 0.626)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: req_in_prog_1 to mem_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DQ      Tcko                  0.430   req_in_prog<1>
                                                       req_in_prog_1
    SLICE_X13Y43.D3      net (fanout=16)       1.032   req_in_prog<1>
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.A3      net (fanout=15)       0.853   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.A       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT21
    SLICE_X12Y59.B2      net (fanout=1)        1.395   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT2
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT23
                                                       mem_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.282ns logic, 3.280ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ack (FF)
  Destination:          mem_addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.292ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.656 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack to mem_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AQ      Tcko                  0.430   ack_OBUF
                                                       ack
    SLICE_X13Y43.D2      net (fanout=4)        0.762   ack_OBUF
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.A3      net (fanout=15)       0.853   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.A       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT21
    SLICE_X12Y59.B2      net (fanout=1)        1.395   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT2
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT23
                                                       mem_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (1.282ns logic, 3.010ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               req_in_prog_0 (FF)
  Destination:          mem_addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.250ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.656 - 0.626)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: req_in_prog_0 to mem_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.CQ      Tcko                  0.430   req_in_prog<1>
                                                       req_in_prog_0
    SLICE_X13Y43.D5      net (fanout=16)       0.720   req_in_prog<0>
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.A3      net (fanout=15)       0.853   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.A       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT21
    SLICE_X12Y59.B2      net (fanout=1)        1.395   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT2
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT23
                                                       mem_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.282ns logic, 2.968ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_addr_1 (SLICE_X12Y59.D4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               req_in_prog_1 (FF)
  Destination:          mem_addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.656 - 0.626)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: req_in_prog_1 to mem_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DQ      Tcko                  0.430   req_in_prog<1>
                                                       req_in_prog_1
    SLICE_X13Y43.D3      net (fanout=16)       1.032   req_in_prog<1>
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.B3      net (fanout=15)       0.914   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.B       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT61
    SLICE_X12Y59.D4      net (fanout=1)        1.181   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT6
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT63
                                                       mem_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.282ns logic, 3.127ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ack (FF)
  Destination:          mem_addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.656 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack to mem_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AQ      Tcko                  0.430   ack_OBUF
                                                       ack
    SLICE_X13Y43.D2      net (fanout=4)        0.762   ack_OBUF
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.B3      net (fanout=15)       0.914   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.B       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT61
    SLICE_X12Y59.D4      net (fanout=1)        1.181   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT6
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT63
                                                       mem_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.282ns logic, 2.857ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               req_in_prog_0 (FF)
  Destination:          mem_addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.656 - 0.626)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: req_in_prog_0 to mem_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.CQ      Tcko                  0.430   req_in_prog<1>
                                                       req_in_prog_0
    SLICE_X13Y43.D5      net (fanout=16)       0.720   req_in_prog<0>
    SLICE_X13Y43.D       Tilo                  0.259   ack_OBUF
                                                       req_req_in_prog[1]_OR_57_o1
    SLICE_X12Y48.B3      net (fanout=15)       0.914   req_req_in_prog[1]_OR_57_o
    SLICE_X12Y48.B       Tilo                  0.254   addr_req<11>
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT61
    SLICE_X12Y59.D4      net (fanout=1)        1.181   Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT6
    SLICE_X12Y59.CLK     Tas                   0.339   mem_addr_1
                                                       Mmux_op_state[2]_GND_1_o_wide_mux_82_OUT63
                                                       mem_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.282ns logic, 2.815ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point init_state_FSM_FFd2 (SLICE_X11Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_state_FSM_FFd3 (FF)
  Destination:          init_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_state_FSM_FFd3 to init_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.198   init_state_FSM_FFd5
                                                       init_state_FSM_FFd3
    SLICE_X11Y37.B5      net (fanout=5)        0.083   init_state_FSM_FFd3
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.155   init_state_FSM_FFd5
                                                       init_state_FSM_FFd2-In1
                                                       init_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.353ns logic, 0.083ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point refresh_req (SLICE_X11Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               refresh_req (FF)
  Destination:          refresh_req (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: refresh_req to refresh_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y47.AQ      Tcko                  0.198   refresh_req
                                                       refresh_req
    SLICE_X11Y47.A6      net (fanout=5)        0.047   refresh_req
    SLICE_X11Y47.CLK     Tah         (-Th)    -0.215   refresh_req
                                                       refresh_req_glue_set
                                                       refresh_req
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.413ns logic, 0.047ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point init_state_FSM_FFd4 (SLICE_X11Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_state_FSM_FFd4 (FF)
  Destination:          init_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_state_FSM_FFd4 to init_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.198   init_state_FSM_FFd5
                                                       init_state_FSM_FFd4
    SLICE_X11Y37.C5      net (fanout=6)        0.067   init_state_FSM_FFd4
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.215   init_state_FSM_FFd5
                                                       init_state_FSM_FFd4-In1
                                                       init_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.413ns logic, 0.067ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFG_inst/I0
  Logical resource: BUFG_inst/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_out_OBUF
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: bank_1/CLK
  Logical resource: bank_1/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: refresh_clk/counter<3>/CLK
  Logical resource: refresh_clk/counter_0/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.907|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1462 paths, 0 nets, and 611 connections

Design statistics:
   Minimum period:   4.907ns{1}   (Maximum frequency: 203.790MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 08 14:14:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



