head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.10
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.6
	binutils-2_23_2:1.6
	binutils-2_23_1:1.6
	binutils-2_23:1.6
	binutils-2_23-branch:1.6.0.8
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.6.0.6
	binutils-2_22:1.6
	binutils-2_22-branch:1.6.0.4
	binutils-2_22-branchpoint:1.6
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.2
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.5
	binutils-2_20:1.5
	binutils-arc-20081103-branch:1.4.0.6
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.5.0.4
	binutils-2_20-branchpoint:1.5
	dje-cgen-play1-branch:1.5.0.2
	dje-cgen-play1-branchpoint:1.5
	arc-20081103-branch:1.4.0.4
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.2
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.6
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.3.0.4
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.2
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.1.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.4
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.2
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	binutils_latest_snapshot:1.6;
locks; strict;
comment	@# @;


1.6
date	2009.09.15.18.41.24;	author hjl;	state Exp;
branches;
next	1.5;

1.5
date	2009.04.20.06.31.50;	author jbeulich;	state Exp;
branches;
next	1.4;

1.4
date	2008.02.13.13.29.31;	author jbeulich;	state Exp;
branches;
next	1.3;

1.3
date	2005.11.10.16.06.28;	author jbeulich;	state Exp;
branches;
next	1.2;

1.2
date	2005.03.17.12.05.24;	author jbeulich;	state Exp;
branches;
next	1.1;

1.1
date	2004.11.04.09.16.05;	author jbeulich;	state Exp;
branches;
next	;


desc
@@


1.6
log
@gas/

2009-09-15  H.J. Lu  <hongjiu.lu@@intel.com>

	* config/tc-i386-intel.c (i386_intel_operand): Initialize
	intel_state.has_offset to 0.

gas/testsuite/

2009-09-15  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/disp.s: Add an offset test.
	* gas/i386/x86-64-disp.s: Likewise.

	* gas/i386/intelbad.s: Comment out "byte ptr [1]" test.

	* gas/i386/disp.d: Updated.
	* gas/i386/disp-intel.d: Likewise.
	* gas/i386/intelbad.l: Likewise.
	* gas/i386/x86-64-disp.d: Likewise.
	* gas/i386/x86-64-disp-intel.d: Likewise.
@
text
@	.intel_syntax noprefix
	.text
start:
	add	eax, byte ptr [eax]
	add	eax, qword ptr [eax]
	add	[eax], 1
	add	qword ptr [eax], 1
	addpd	xmm0, dword ptr [eax]
	addpd	xmm0, qword ptr [eax]
	addpd	xmm0, tbyte ptr [eax]
	addps	xmm0, dword ptr [eax]
	addps	xmm0, qword ptr [eax]
	addps	xmm0, tbyte ptr [eax]
	addsd	xmm0, dword ptr [eax]
	addsd	xmm0, tbyte ptr [eax]
	addsd	xmm0, xmmword ptr [eax]
	addss	xmm0, qword ptr [eax]
	addss	xmm0, tbyte ptr [eax]
	addss	xmm0, xmmword ptr [eax]
	bound	eax, dword ptr [ebx]
	bound	ax, word ptr [ebx]
	call	byte ptr [eax]
	call	qword ptr [eax]
	call	tbyte ptr [eax]
	call	xword ptr [eax]
	cmps	[esi], es:[edi]
	cmps	dword ptr [esi], word ptr es:[edi]
	cmpxchg8b dword ptr [eax]
	fadd	[eax]
	fadd	word ptr [eax]
	fadd	tbyte ptr [eax]
	fbld	byte ptr [eax]
	fbld	word ptr [eax]
	fbstp	dword ptr [eax]
	fbstp	qword ptr [eax]
	fiadd	[eax]
	fiadd	byte ptr [eax]
	fild	[eax]
	fild	byte ptr [eax]
	fild	tbyte ptr [eax]
	fist	[eax]
	fist	byte ptr [eax]
	fist	qword ptr [eax]
	fistp	[eax]
	fistp	byte ptr [eax]
	fisttp	[eax]
	fisttp	byte ptr [eax]
	fld	[eax]
	fld	word ptr [eax]
	fldcw	dword ptr [eax]
	fst	[eax]
	fst	word ptr [eax]
	fst	tbyte ptr [eax]
	fstp	[eax]
	fstp	word ptr [eax]
	ins	es:[edi], dx
	lds	ax, word ptr [eax]
	lds	eax, dword ptr [eax]
	lods	[esi]
	movs	es:[edi], [esi]
	movs	dword ptr es:[edi], word ptr [esi]
	movsx	eax, [eax]
	movsx	eax, dword ptr [eax]
	outs	dx, [esi]
	paddb	mm0, dword ptr [eax]
	paddb	mm0, xmmword ptr [eax]
	paddb	xmm0, dword ptr [eax]
	paddb	xmm0, qword ptr [eax]
	pinsrw	mm0, byte ptr [eax], 3
	pinsrw	mm0, dword ptr [eax], 3
	pinsrw	mm0, qword ptr [eax], 3
	pinsrw	xmm0, dword ptr [eax], 7
	pinsrw	xmm0, qword ptr [eax], 7
	pinsrw	xmm0, xmmword ptr [eax], 7
	push	byte ptr [eax]
	push	qword ptr [eax]
	scas	es:[edi]
#XXX?	shl	eax
	stos	es:[edi]
	xlat	word ptr [ebx]
#XXX?	xlatb	[ebx]

	# expressions
#XXX?	push	~ 1
#XXX?	push	1 % 1
#XXX?	push	1 << 1
#XXX?	push	1 >> 1
#XXX?	push	1 & 1
#XXX?	push	1 ^ 1
#XXX?	push	1 | 1
	push	1 1
	push	1 +
	push	1 * * 1

	# memory references
	mov	eax, [ecx*3]
	mov	eax, [3*ecx]
	mov	eax, [-1*ecx + 1]
	mov	eax, [esp + esp]
	mov	eax, [eax - 1*ecx + 1]
	mov	eax, [(eax-1) * (eax-1)]
	mov	eax, [eax-1 xor eax-1]
	mov	eax, [(eax-1) xor (eax-1)]
	mov	eax, [not eax + 1]
	mov	eax, [ecx*2 + edx*4]
	mov	eax, [2*ecx + 4*edx]
	mov	eax, [eax]1[ecx]		# ugly diag
	mov	eax, [eax][ecx]1		# ugly diag
	mov	eax, eax[ecx]			# ugly diag
	mov	eax, es[ecx]
	mov	eax, cr0[ecx]
	mov	eax, [eax]ecx
	mov	eax, [eax]+ecx
	mov	eax, [eax]+ecx*2
	mov	eax, [eax]+2*ecx
	mov	eax, [[eax]ecx]
	mov	eax, eax:[ecx]

	mov	eax, [ss]
	mov	eax, [st]
	mov	eax, [mm0]
	mov	eax, [xmm0]
	mov	eax, [cr0]
	mov	eax, [dr7]

	mov	eax, [ss+edx]
	mov	eax, [st+edx]
	mov	eax, [mm0+edx]
	mov	eax, [xmm0+edx]
	mov	eax, [cr0+edx]
	mov	eax, [dr7+edx]

	mov	eax, [edx+ss]
	mov	eax, [edx+st]
	mov	eax, [edx+cr0]
	mov	eax, [edx+dr7]
	mov	eax, [edx+mm0]
	mov	eax, [edx+xmm0]

	lea	eax, [bx+si*1]
	lea	eax, [bp+si*2]
	lea	eax, [bx+di*4]
	lea	eax, [bp+di*8]
	lea	eax, [bx+1*si]
	lea	eax, [bp+2*si]
	lea	eax, [bx+4*di]
	lea	eax, [bp+8*di]

	mov	eax, [ah]
	mov	eax, [ax]
	mov	eax, [eax+bx]
	mov	eax, offset [eax]
	mov	eax, offset eax
	mov	eax, offset offset eax
	mov	eax, offset [1*eax]
	mov	eax, offset 1*eax
#XXX?	mov	eax, offset x[eax]
#XXX?	mov	eax, offset [x][eax]
	mov	eax, flat x
	mov	eax, flat [x]
	mov	eax, es:eax
	mov	eax, eax[ebp]
	movzx	eax, 1 ptr [eax]
	movzx	eax, byte word ptr [eax]
	movzx	eax, [byte ptr eax]
	movzx	eax, byte [ptr [eax]]
	movzx	eax, byte ptr [gs:eax]
	movzx	eax, byte gs:ptr [eax]
	movzx	eax, byte ptr 1
#XXX?	movzx	eax, byte ptr [1]

	mov	eax, 3:5
@


1.5
log
@gas/
2009-04-20  Jan Beulich  <jbeulich@@novell.com>

	* Makefile.am: Add explicit dependency of tc-i386.o on
	tc-i386-intel.c.
	* Makefile.in: Likewise.
	* config/tc-i386.c (i386_finalize_immediate): Declare, broken
	out from i386_immediate.
	(i386_immediate): Slightly re-arrange, call
	i386_finalize_immediate.
	(i386_finalize_displacement): Declare, broken out from
	i386_displacement.
	(i386_displacement): Slightly re-arrange, call
	i386_finalize_displacement.
	(i386_intel_simplify, i386_intel_parse_name): Declare.
	(this_operand): Initialize to -1.
	(set_intel_syntax): Set expression rank for O_full_ptr.
	(md_assemble): Set this_operand back to -1 after parsing
	operands.
	(x86_cons): Negate intel_syntax to indicate state. Call
	i386_intel_simplify.
	(md_operand): Convert if to switch. Handle '[' for Intel
	syntax.
	(i386_intel_operand): Delete, including all helper functions
	and data.
	* config/tc-i386-intel.c: New file, all new code.
	* config/tc-i386.h (i386_operator): Declare.
	(md_operator): Define to i386_operator.
	(i386_need_index_operator): Declare.
	(md_need_index_operator): Define to i386_need_index_operator.
	(O_full_ptr): Define.

gas/testsuite/
2009-04-20  Jan Beulich  <jbeulich@@novell.com>

	* gas/i386/equ.s: Adjust.
	* gas/i386/equ.d: Remove reference to equ.e.
	* gas/i386/equ.e: Delete.
	* gas/i386/intel-expr.s: New.
	* gas/i386/intel-expr.d: New.
	* gas/i386/i386.exp: Run new test.
	* gas/i386/intel.s: Adjust.
	* gas/i386/intel.e: Remove no longer valid warning messages.
	* gas/i386/intel16.s: Adjust.
	* gas/i386/intel16.d: Remove reference to intel16.e.
	* gas/i386/intel16.e: Delete.
	* gas/i386/intelbad.s: Add more tests.
	* gas/i386/intelbad.l: Adjust.
	* gas/i386/intelok.s: Remove now unneeded equates. Add more
	tests.
	* gas/i386/intelok.d: Remove reference to intelok.e. Adjust.
	* gas/i386/intelok.e: Delete.
	* gas/i386/x86_64.s: Adjust.
	* gas/i386/x86_64.d: Remove reference to x86_64.e.
	* gas/i386/x86_64.e: Delete.
@
text
@d170 1
a170 1
	movzx	eax, byte ptr [1]
@


1.4
log
@gas/
2008-02-13  Jan Beulich  <jbeulich@@novell.com>

	* config/tc-i386.c (intel_e09): Also special-case 'bound'.

gas/testsuite/
2008-02-13  Jan Beulich  <jbeulich@@novell.com>

	* gas/i386/intelbad.s, gas/i386/intelok.s: Add 'bound' tests.
	* gas/i386/intelbad.l, gas/i386/intelok.l, gas/i386/intelok.e,
	gas/i386/opcode-intel.d: Adjust.

opcodes/
2008-02-13  Jan Beulich  <jbeulich@@novell.com>

	* i386-dis.c (a_mode): New.
	(cond_jump_mode): Adjust.
	(Ma): Change to a_mode.
	(intel_operand_size): Handle a_mode.
	* i386-opc.tbl: Allow Dword and Qword for bound.
	* i386-tbl.h: Re-generate.
@
text
@d152 3
d157 2
a158 2
	mov	eax, offset x[eax]		# ugly diag
	mov	eax, offset [x][eax]		# ugly diag
d162 9
a170 6

	mov	eax, offset [eax]
	mov	eax, offset eax
	mov	eax, offset offset eax
	mov	eax, es:ss:[eax]
	mov	eax, es:[eax]+ss:[eax]
a172 1
	call	3:[5]
@


1.3
log
@gas/
2005-11-10  Jan Beulich  <jbeulich@@novell.com>

	* config/tc-i386.c (intel_e11): Don't special-case segment
	registers in brackets.

gas/testsuite/
2005-11-10  Jan Beulich  <jbeulich@@novell.com>

	* gas/i386/intelbad.d: Add tests for ill registers in brackets.
	* gas/i386/intelbad.l: Adjust.
@
text
@d20 2
@


1.2
log
@gas/
2005-03-17  Jan Beulich  <jbeulich@@novell.com>

	* config/tc-i386.c (i386_scale): Beautify error message.
	(Intel syntax comments): Update.
	(struct intel_parser_s): Add fields in_offset, in_bracket, and
	next_operand.
	(intel_e04_1, intel_e05_1, intel_e05_1, intel_e09_1, intel_e10_1):
	Remove declarations.
	(intel_bracket_expr): Declare.
	(i386_intel_operand): Initialize new intel_parser fields. Wrap most
	of the function body in a loop allowing to split an operand into two.
	Replace calls to malloc and checks of it returning non-NULL with
	calls to xmalloc/xstrdup.
	(intel_expr): SHORT no longer handled here. Add comment indicating
	comparison ops need implementation.
	(intel_e04, intel_e04_1): Combine, replace recursion with loop.
	Check right operand of - does not specify a register when parsing
	the address of a memory reference.
	(intel_e05, intel_e05_1): Combine, replace recursion with loop.
	Check operands do not specify a register when parsing the address of
	a memory reference.
	(intel_e06, intel_e06_1): Likewise.
	(intel_e09, intel_e09_1): Combine, replace recursion with loop. Also
	handle SHORT as well as unary + and -. Don't accept : except for
	segment overrides or in direct far jump/call insns.
	(intel_brack_expr): New.
	(intel_e10, intel_e10_1): Combine, replace recursion with loop. Use
	intel_brack_expr.
	(intel_e11): Replace chain of if/else-if by switch, alloing fall-
	through in certain cases. Use intel_brack_expr. Add new diagnostics.
	Allow symbolic constants as register scale value.
	(intel_get_token): Replace call to malloc and check of return value
	with call to xmalloc. Change handling for FLAT to match MASM's.
	(intel_putback_token): Don't try to back up/free current token if
	that is T_NIL.

gas/testsuite/
2005-03-17  Jan Beulich  <jbeulich@@novell.com>

	* gas/i386/intel.d: Add stderr directive.
	* gas/i386/intel.e: New.
	* gas/i386/intel16.d: Add stderr directive. Adjust for changed
	source.
	* gas/i386/intel16.e: New.
	* gas/i386/intel16.s: Add instances of addressing forms with base
	and index specified in reverse order.
	* gas/i386/intelbad.l: Adjust for changed source.
	* gas/i386/intelbad.s: Add more operand forms to check.
	* gas/i386/intelok.d: Remove -r from objdump options. Add stderr
	directive. Adjust for changed source.
	* gas/i386/intelok.e: New.
	* gas/i386/intelok.s: Define MASM constants byte, word, etc. Add
	more operand forms to check.
	* gas/i386/x86_64.d: Add stderr directive.
	* gas/i386/x86_64.e: New.
	* gas/i386/x86_64.s: Adjust for parser changes.
@
text
@d116 22
d146 1
@


1.1
log
@gas/
2004-11-04 Jan Beulich <jbeulich@@novell.com>

	* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
	intel syntax and no register prefix, allow $ in symbol names when
	intel syntax.
	(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
	(intel_float_operand): Add fourth return value indicating math control
	operations. Make classification more precise.
	(md_assemble): Complain if memory operand of mov[sz]x has no size
	specified.
	(parse_insn): Translate word operands to floating point instructions
	operating on integers as well as control instructions to short ones
	as expected by AT&T syntax. Translate 'd' suffix to short one only for
	floating point instructions operating on non-integer operands.
	(match_template): Remove fldcw special case. Adjust q-suffix handling
	to permit it on fild/fistp/fisttp in AT&T mode.
	(process_suffix): Don't guess DefaultSize insns' suffix from
	stackop_size for certain floating point control instructions. Guess
	suffix for branch and [ls][gi]dt based on flag_code. Split error
	messages for Intel and AT&T syntax, and make the condition more strict
	for the former. Adjust suppressing of generation of operand size
	overrides.
	(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
	OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
	more error checking.
	* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
	SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.

gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@@novell.com>
	* gas/i386/i386.exp: Execute new tests intelbad and intelok.
	* gas/i386/intelbad.[sl]: New test to check for various things not
	permitted in Intel mode.
	* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
	Adjust for change to segment register store.
	* gas/i386/intelok.[sd]: New test to check various Intel mode specific
	things get handled correctly.
	* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
	'high' and 'low' parts of an operand, which the parser previously
	accepted while neither telling that it's not supported nor that it
	ignored the remainder of the line following these supposed keywords.

include/opcode/
2004-11-04 Jan Beulich <jbeulich@@novell.com>

	* i386.h (sldx_Suf): Remove.
	(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
	(q_FP): Define, implying no REX64.
	(x_FP, sl_FP): Imply FloatMF.
	(i386_optab): Split reg and mem forms of moving from segment registers
	so that the memory forms can ignore the 16-/32-bit operand size
	distinction. Adjust a few others for Intel mode. Remove *FP uses from
	all non-floating-point instructions. Unite 32- and 64-bit forms of
	movsx, movzx, and movd. Adjust floating point operations for the above
	changes to the *FP macros. Add DefaultSize to floating point control
	insns operating on larger memory ranges. Remove left over comments
	hinting at certain insns being Intel-syntax ones where the ones
	actually meant are already gone.

opcodes/
2004-11-04 Jan Beulich <jbeulich@@novell.com>

	* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
	(indirEb): Remove.
	(Mp): Use f_mode rather than none at all.
	(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
	replaces what previously was x_mode; x_mode now means 128-bit SSE
	operands.
	(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
	mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
	pinsrw's second operand is Edqw.
	(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
	operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
	fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
	mode when an operand size override is present or always suffixing.
	More instructions will need to be added to this group.
	(putop): Handle new macro chars 'C' (short/long suffix selector),
	'I' (Intel mode override for following macro char), and 'J' (for
	adding the 'l' prefix to far branches in AT&T mode). When an
	alternative was specified in the template, honor macro character when
	specified for Intel mode.
	(OP_E): Handle new *_mode values. Correct pointer specifications for
	memory operands. Consolidate output of index register.
	(OP_G): Handle new *_mode values.
	(OP_I): Handle const_1_mode.
	(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
	respective opcode prefix bits have been consumed.
	(OP_EM, OP_EX): Provide some default handling for generating pointer
	specifications.
@
text
@d92 51
@

