# GraceHDL é«˜çº§åŠŸèƒ½å¼€å‘è·¯çº¿å›¾

## ğŸ“Š å½“å‰åŠŸèƒ½çŠ¶æ€è¯„ä¼°

### âœ… å·²å®Œæˆçš„æ ¸å¿ƒåŠŸèƒ½ (90%å®Œæˆåº¦)
1. **åŸºç¡€è¯­æ³•æ”¯æŒ**
   - æ¨¡å—å®šä¹‰ã€ç«¯å£å£°æ˜ã€å¯„å­˜å™¨å®šä¹‰
   - æ—¶åºé€»è¾‘ (`run`) å’Œç»„åˆé€»è¾‘ (`always`)
   - æ§åˆ¶ç»“æ„ (`if-else`, `case`)
   - æ•°æ®ç±»å‹ (`wire`, `reg`) å’Œä½å®½æ”¯æŒ

2. **é«˜çº§è¯­æ³•ç‰¹æ€§**
   - æ•°ç»„æ”¯æŒ (å£°æ˜ã€ç´¢å¼•è®¿é—®ã€èµ‹å€¼)
   - æ¨¡å—å®ä¾‹åŒ– (æŒ‰åç§°ç«¯å£è¿æ¥)
   - æ³¨é‡Šç³»ç»Ÿ (å•è¡Œã€å¤šè¡Œã€è¡Œå†…æ³¨é‡Š)
   - æ–°æ•°å€¼æ ¼å¼ `(value, base, width)`

3. **ç¼–è¯‘å™¨åŸºç¡€è®¾æ–½**
   - å®Œæ•´çš„è¯æ³•åˆ†æå™¨
   - å¥å£®çš„è¯­æ³•åˆ†æå™¨
   - æ ‡å‡†Verilogä»£ç ç”Ÿæˆå™¨
   - é”™è¯¯å¤„ç†æœºåˆ¶

## ğŸš€ éœ€è¦å¼€å‘çš„é«˜çº§åŠŸèƒ½

### ç¬¬ä¸€ä¼˜å…ˆçº§ï¼šæ ¸å¿ƒå¢å¼ºåŠŸèƒ½ (2-3å‘¨)

#### 1. å‚æ•°åŒ–æ¨¡å—ç³»ç»Ÿ ğŸ¯
**é‡è¦æ€§**: â­â­â­â­â­ (æ•™å­¦å’Œå®ç”¨æ€§å¿…éœ€)
```ghdl
module counter:
    parameter(
        WIDTH = 8,
        MAX_COUNT = 255
    )
    input(
        wire clk,
        wire reset
    )
    output(
        wire(WIDTH-1:0) count
    )
    register(
        reg(WIDTH-1:0) counter_reg
    )
    
    run(posedge clk):
        if reset:
            counter_reg = (0, d, WIDTH)
        elif counter_reg == MAX_COUNT:
            counter_reg = (0, d, WIDTH)
        else:
            counter_reg = counter_reg + (1, d, WIDTH)
    
    always:
        count = counter_reg
```

**å®ç°è¦ç‚¹**:
- æ‰©å±•è¯­æ³•åˆ†æå™¨æ”¯æŒ `parameter()` å—
- å®ç°å‚æ•°ä¼ é€’å’Œæ›¿æ¢æœºåˆ¶
- æ”¯æŒå‚æ•°è¡¨è¾¾å¼è®¡ç®—
- ç”Ÿæˆå‚æ•°åŒ–çš„Verilogä»£ç 

#### 2. Forå¾ªç¯ç”Ÿæˆè¯­å¥ ğŸ”„
**é‡è¦æ€§**: â­â­â­â­ (ç®€åŒ–é‡å¤é€»è¾‘è®¾è®¡)
```ghdl
module parallel_adder:
    input(
        wire(7:0) a,
        wire(7:0) b
    )
    output(
        wire(7:0) sum,
        wire cout
    )
    
    register(
        reg(7:0) carry
    )
    
    always:
        carry[0] = 0
        for i in range(8):
            sum[i] = a[i] ^ b[i] ^ carry[i]
            carry[i+1] = (a[i] & b[i]) | (a[i] & carry[i]) | (b[i] & carry[i])
        cout = carry[8]
```

**å®ç°è¦ç‚¹**:
- æ·»åŠ  `for` å¾ªç¯è¯­æ³•æ”¯æŒ
- å®ç°å¾ªç¯å±•å¼€æœºåˆ¶
- æ”¯æŒ `range()` å‡½æ•°
- ç”Ÿæˆå±•å¼€åçš„Verilogä»£ç 

#### 3. æšä¸¾ç±»å‹ç³»ç»Ÿ ğŸ“
**é‡è¦æ€§**: â­â­â­â­ (çŠ¶æ€æœºè®¾è®¡å¿…éœ€)
```ghdl
module state_machine:
    enum State:
        IDLE = 0,
        FETCH = 1,
        DECODE = 2,
        EXECUTE = 3,
        WRITEBACK = 4
    
    input(
        wire clk,
        wire reset
    )
    output(
        wire(2:0) current_state
    )
    
    register(
        State state_reg
    )
    
    run(posedge clk):
        if reset:
            state_reg = State.IDLE
        else:
            case state_reg:
                State.IDLE: state_reg = State.FETCH
                State.FETCH: state_reg = State.DECODE
                State.DECODE: state_reg = State.EXECUTE
                State.EXECUTE: state_reg = State.WRITEBACK
                State.WRITEBACK: state_reg = State.IDLE
    
    always:
        current_state = state_reg
```

**å®ç°è¦ç‚¹**:
- æ·»åŠ  `enum` ç±»å‹å®šä¹‰è¯­æ³•
- å®ç°æšä¸¾å€¼åˆ°æ•°å€¼çš„æ˜ å°„
- æ”¯æŒæšä¸¾ç±»å‹çš„æ¯”è¾ƒå’Œèµ‹å€¼
- ç”Ÿæˆå¯¹åº”çš„Verilogå‚æ•°å®šä¹‰

### ç¬¬äºŒä¼˜å…ˆçº§ï¼šå®ç”¨æ€§å¢å¼º (3-4å‘¨)

#### 4. å‡½æ•°å®šä¹‰ç³»ç»Ÿ ğŸ”§
**é‡è¦æ€§**: â­â­â­ (ä»£ç å¤ç”¨å’Œæ¨¡å—åŒ–)
```ghdl
module alu:
    function add(a: wire(7:0), b: wire(7:0)) -> wire(8:0):
        return a + b
    
    function multiply(a: wire(3:0), b: wire(3:0)) -> wire(7:0):
        return a * b
    
    input(
        wire(7:0) operand_a,
        wire(7:0) operand_b,
        wire(1:0) operation
    )
    output(
        wire(8:0) result
    )
    
    always:
        case operation:
            (0, d, 2): result = add(operand_a, operand_b)
            (1, d, 2): result = operand_a - operand_b
            (2, d, 2): result = multiply(operand_a[3:0], operand_b[3:0])
            default: result = (0, d, 9)
```

#### 5. é«˜çº§æ•°ç»„æ“ä½œ ğŸ“Š
**é‡è¦æ€§**: â­â­â­ (å­˜å‚¨å™¨å’Œç¼“å­˜è®¾è®¡)
```ghdl
module memory_controller:
    input(
        wire clk,
        wire(7:0) address,
        wire(7:0) write_data,
        wire write_enable,
        wire read_enable
    )
    output(
        wire(7:0) read_data
    )
    
    register(
        reg(7:0) memory[255:0]
    )
    
    run(posedge clk):
        if write_enable:
            memory[address] = write_data
    
    always:
        if read_enable:
            read_data = memory[address]
        else:
            read_data = (0, d, 8)
```

#### 6. æ¥å£å®šä¹‰ç³»ç»Ÿ ğŸ”Œ
**é‡è¦æ€§**: â­â­â­ (æ ‡å‡†åŒ–è®¾è®¡)
```ghdl
interface AXI4_Lite:
    input(
        wire(31:0) awaddr,
        wire awvalid,
        wire(31:0) wdata,
        wire(3:0) wstrb,
        wire wvalid,
        wire bready,
        wire(31:0) araddr,
        wire arvalid,
        wire rready
    )
    output(
        wire awready,
        wire wready,
        wire(1:0) bresp,
        wire bvalid,
        wire arready,
        wire(31:0) rdata,
        wire(1:0) rresp,
        wire rvalid
    )

module axi_slave:
    port axi: AXI4_Lite
    
    # ä½¿ç”¨æ¥å£ä¿¡å·
    always:
        axi.awready = 1
        axi.wready = 1
```

### ç¬¬ä¸‰ä¼˜å…ˆçº§ï¼šéªŒè¯å’Œè°ƒè¯•æ”¯æŒ (4-5å‘¨)

#### 7. æ–­è¨€ç³»ç»Ÿ âœ…
**é‡è¦æ€§**: â­â­ (éªŒè¯å’Œè°ƒè¯•)
```ghdl
module counter_with_assertions:
    input(
        wire clk,
        wire reset
    )
    output(
        wire(7:0) count
    )
    
    register(
        reg(7:0) counter_reg
    )
    
    run(posedge clk):
        if reset:
            counter_reg = (0, d, 8)
        else:
            counter_reg = counter_reg + (1, d, 8)
    
    always:
        count = counter_reg
        
        # æ–­è¨€ï¼šè®¡æ•°å™¨ä¸åº”è¯¥æº¢å‡º
        assert(counter_reg <= (255, d, 8), "Counter overflow detected")
        
        # æ–­è¨€ï¼šå¤ä½åè®¡æ•°å™¨åº”è¯¥ä¸º0
        assert(reset -> (count == (0, d, 8)), "Reset assertion failed")
```

#### 8. æµ‹è¯•å°è‡ªåŠ¨ç”Ÿæˆ ğŸ§ª
**é‡è¦æ€§**: â­â­ (æ•™å­¦å’ŒéªŒè¯)
```ghdl
testbench for counter:
    # è‡ªåŠ¨ç”Ÿæˆæ—¶é’Ÿ
    clock clk period 10ns
    
    # æµ‹è¯•åºåˆ—
    test_sequence:
        reset = 1
        wait 20ns
        reset = 0
        wait 100ns
        assert(count == (10, d, 8))
        
    # æ³¢å½¢è¾“å‡º
    dump_waves "counter_test.vcd"
```

### ç¬¬å››ä¼˜å…ˆçº§ï¼šé«˜çº§ç‰¹æ€§ (5-6å‘¨)

#### 9. å¤šæ—¶é’ŸåŸŸæ”¯æŒ â°
**é‡è¦æ€§**: â­â­ (å®é™…è®¾è®¡éœ€è¦)
```ghdl
module clock_domain_crossing:
    input(
        wire clk_a,
        wire clk_b,
        wire(7:0) data_in
    )
    output(
        wire(7:0) data_out
    )
    
    register(
        reg(7:0) sync_reg1 @ clk_b,
        reg(7:0) sync_reg2 @ clk_b,
        reg(7:0) data_reg @ clk_a
    )
    
    run(posedge clk_a):
        data_reg = data_in
    
    run(posedge clk_b):
        sync_reg1 = data_reg
        sync_reg2 = sync_reg1
    
    always:
        data_out = sync_reg2
```

#### 10. ç”Ÿæˆå— (Generate) ğŸ—ï¸
**é‡è¦æ€§**: â­â­ (å‚æ•°åŒ–è®¾è®¡)
```ghdl
module parallel_multiplier:
    parameter(
        WIDTH = 8
    )
    
    input(
        wire(WIDTH-1:0) a,
        wire(WIDTH-1:0) b
    )
    output(
        wire(2*WIDTH-1:0) product
    )
    
    generate:
        for i in range(WIDTH):
            for j in range(WIDTH):
                wire partial_product = a[i] & b[j]
                # åŠ æ³•å™¨æ ‘é€»è¾‘
```

## ğŸ¯ å¼€å‘ä¼˜å…ˆçº§å’Œæ—¶é—´å®‰æ’

### ç¬¬1é˜¶æ®µ (2-3å‘¨): æ ¸å¿ƒå¢å¼º
1. **å‚æ•°åŒ–æ¨¡å—** (1å‘¨)
2. **Forå¾ªç¯ç”Ÿæˆ** (1å‘¨)  
3. **æšä¸¾ç±»å‹** (1å‘¨)

### ç¬¬2é˜¶æ®µ (3-4å‘¨): å®ç”¨æ€§æå‡
4. **å‡½æ•°å®šä¹‰** (1å‘¨)
5. **é«˜çº§æ•°ç»„æ“ä½œ** (1å‘¨)
6. **æ¥å£å®šä¹‰** (1å‘¨)

### ç¬¬3é˜¶æ®µ (4-5å‘¨): éªŒè¯æ”¯æŒ
7. **æ–­è¨€ç³»ç»Ÿ** (1å‘¨)
8. **æµ‹è¯•å°ç”Ÿæˆ** (1å‘¨)

### ç¬¬4é˜¶æ®µ (5-6å‘¨): é«˜çº§ç‰¹æ€§
9. **å¤šæ—¶é’ŸåŸŸ** (1å‘¨)
10. **ç”Ÿæˆå—** (1å‘¨)

## ğŸ“‹ å®ç°ç­–ç•¥

### æŠ€æœ¯æ¶æ„
1. **è¯æ³•åˆ†æå™¨æ‰©å±•**: æ·»åŠ æ–°å…³é”®å­—å’Œæ“ä½œç¬¦
2. **è¯­æ³•åˆ†æå™¨å¢å¼º**: æ‰©å±•è¯­æ³•è§„åˆ™
3. **ASTèŠ‚ç‚¹æ‰©å±•**: æ–°å¢èŠ‚ç‚¹ç±»å‹
4. **ä»£ç ç”Ÿæˆå™¨ä¼˜åŒ–**: æ”¯æŒæ–°ç‰¹æ€§çš„Verilogç”Ÿæˆ

### æµ‹è¯•ç­–ç•¥
1. **å•å…ƒæµ‹è¯•**: æ¯ä¸ªæ–°åŠŸèƒ½éƒ½æœ‰å¯¹åº”æµ‹è¯•ç”¨ä¾‹
2. **é›†æˆæµ‹è¯•**: å¤æ‚è®¾è®¡çš„ç«¯åˆ°ç«¯æµ‹è¯•
3. **å›å½’æµ‹è¯•**: ç¡®ä¿æ–°åŠŸèƒ½ä¸ç ´åç°æœ‰åŠŸèƒ½

### æ–‡æ¡£æ›´æ–°
1. **è¯­æ³•è§„èŒƒæ›´æ–°**: è¯¦ç»†çš„è¯­æ³•è¯´æ˜
2. **ç”¨æˆ·æŒ‡å—æ›´æ–°**: ä½¿ç”¨ç¤ºä¾‹å’Œæœ€ä½³å®è·µ
3. **å¼€å‘è€…æ–‡æ¡£**: å†…éƒ¨å®ç°è¯´æ˜

## ğŸ“ æ•™å­¦ä»·å€¼è¯„ä¼°

### é«˜æ•™å­¦ä»·å€¼åŠŸèƒ½
1. **å‚æ•°åŒ–æ¨¡å—** - å¯é‡ç”¨è®¾è®¡æ¦‚å¿µ
2. **æšä¸¾ç±»å‹** - çŠ¶æ€æœºè®¾è®¡
3. **Forå¾ªç¯** - è§„å¾‹æ€§è®¾è®¡
4. **å‡½æ•°å®šä¹‰** - æ¨¡å—åŒ–ç¼–ç¨‹

### ä¸­ç­‰æ•™å­¦ä»·å€¼åŠŸèƒ½
1. **æ¥å£å®šä¹‰** - æ ‡å‡†åŒ–è®¾è®¡
2. **æ–­è¨€ç³»ç»Ÿ** - éªŒè¯æ¦‚å¿µ
3. **æµ‹è¯•å°ç”Ÿæˆ** - æµ‹è¯•æ–¹æ³•

### ä¸“ä¸šçº§åŠŸèƒ½
1. **å¤šæ—¶é’ŸåŸŸ** - é«˜çº§æ—¶åºè®¾è®¡
2. **ç”Ÿæˆå—** - é«˜çº§å‚æ•°åŒ–

## ğŸš€ å¼€å§‹å®æ–½

å»ºè®®ä»**å‚æ•°åŒ–æ¨¡å—**å¼€å§‹å®æ–½ï¼Œå› ä¸ºï¼š
1. æ•™å­¦ä»·å€¼æœ€é«˜
2. å®ç°ç›¸å¯¹ç®€å•
3. ä¸ºåç»­åŠŸèƒ½å¥ å®šåŸºç¡€
4. å­¦ç”Ÿå’Œæ•™å¸ˆéœ€æ±‚æœ€è¿«åˆ‡

ä¸‹ä¸€æ­¥è¡ŒåŠ¨ï¼š
1. è®¾è®¡å‚æ•°åŒ–æ¨¡å—çš„è¯­æ³•è§„åˆ™
2. æ‰©å±•è¯æ³•åˆ†æå™¨å’Œè¯­æ³•åˆ†æå™¨
3. å®ç°ASTèŠ‚ç‚¹å’Œä»£ç ç”Ÿæˆ
4. åˆ›å»ºæµ‹è¯•ç”¨ä¾‹éªŒè¯åŠŸèƒ½