Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun  4 00:38:18 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                24042        0.022        0.000                      0                24042        3.750        0.000                       0                  9228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.118        0.000                      0                24042        0.022        0.000                      0                24042        3.750        0.000                       0                  9228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 8.239ns (87.974%)  route 1.126ns (12.026%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.151 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[1]
                         net (fo=2, routed)           0.344    12.495    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[73]
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.222    12.613    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[11]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 8.233ns (87.979%)  route 1.125ns (12.021%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.145 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[3]
                         net (fo=2, routed)           0.342    12.487    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[75]
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.226    12.609    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[13]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 8.134ns (88.241%)  route 1.084ns (11.759%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.046 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[0]
                         net (fo=2, routed)           0.301    12.347    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[72]
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.580    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]/C
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.264    12.571    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[10]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 8.158ns (87.943%)  route 1.118ns (12.057%))
  Logic Levels:           17  (CARRY4=15 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.070 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/O[2]
                         net (fo=2, routed)           0.336    12.406    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[74]
    SLICE_X11Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]/C
                         clock pessimism              0.266    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.217    12.655    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[12]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 8.122ns (87.822%)  route 1.126ns (12.179%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.034 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[1]
                         net (fo=2, routed)           0.344    12.378    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[69]
    SLICE_X8Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.579    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X8Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.195    12.639    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[7]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 8.116ns (87.826%)  route 1.125ns (12.174%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.028 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[3]
                         net (fo=2, routed)           0.342    12.370    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[71]
    SLICE_X8Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.579    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X8Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.199    12.635    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[9]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 8.251ns (89.425%)  route 0.976ns (10.575%))
  Logic Levels:           18  (CARRY4=16 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.814 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.814    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.931 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.931    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[75]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.163 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[76]_i_1/O[0]
                         net (fo=2, routed)           0.193    12.356    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[76]
    SLICE_X11Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.581    12.760    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]/C
                         clock pessimism              0.266    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.214    12.658    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[14]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 8.005ns (87.666%)  route 1.126ns (12.334%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.917 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/O[1]
                         net (fo=2, routed)           0.344    12.261    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[65]
    SLICE_X9Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.579    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[3]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.229    12.605    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[3]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 8.041ns (87.719%)  route 1.126ns (12.281%))
  Logic Levels:           16  (CARRY4=14 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.580 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.697 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[67]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.953 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[71]_i_1/O[2]
                         net (fo=2, routed)           0.343    12.296    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[70]
    SLICE_X8Y41          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.579    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.190    12.644    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[8]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 7.807ns (85.923%)  route 1.279ns (14.077%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.836     3.130    design_1_i/rcReceiver_0/U0/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2/P[0]
                         net (fo=2, routed)           0.781     9.636    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__2_n_105
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4/O
                         net (fo=1, routed)           0.000     9.760    design_1_i/rcReceiver_0/U0/mul1_reg_1763[19]_i_4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.293 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.293    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[19]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.410 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.410    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[23]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.527 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[27]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.644 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.644    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[31]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.761 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[35]_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.878 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[39]_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.995 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.995    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[43]_i_1_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.112 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[47]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.229 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[51]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[55]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.463 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.463    design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[59]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.719 r  design_1_i/rcReceiver_0/U0/mul1_reg_1763_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.496    12.216    design_1_i/rcReceiver_0/U0/mul1_fu_734_p2__4[62]
    SLICE_X11Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        1.579    12.759    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X11Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[0]/C
                         clock pessimism              0.266    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)       -0.280    12.590    design_1_i/rcReceiver_0/U0/tmp_36_reg_1768_reg[0]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.642%)  route 0.148ns (47.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.662     0.998    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X62Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.148     1.310    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X62Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.849     1.215    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X62Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.288    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.183%)  route 0.219ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=34, routed)          0.219     1.247    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X49Y94         FDRE                                         r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.824     1.190    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.334%)  route 0.161ns (55.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.545     0.881    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X51Y68         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.161     1.169    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X48Y68         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X48Y68         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)        -0.008     1.138    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.662     0.998    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X62Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.146     1.308    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X62Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.849     1.215    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X62Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.274    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.430%)  route 0.214ns (56.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.548     0.884    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]/Q
                         net (fo=1, routed)           0.214     1.261    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0][14]
    SLICE_X48Y62         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.820     1.186    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.242%)  route 0.191ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.552     0.888    design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/ap_clk
    SLICE_X50Y56         FDRE                                         r  design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.191     1.243    design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_ap_done
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.288 r  design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_SBUS_data/rdata_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/int_SBUS_data_n_98
    SLICE_X49Y57         FDRE                                         r  design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.823     1.189    design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/ap_clk
    SLICE_X49Y57         FDRE                                         r  design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/rcReceiver_0/U0/rcReceiver_CTRL_s_axi_U/rdata_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.576%)  route 0.244ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.546     0.882    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[6]/Q
                         net (fo=2, routed)           0.244     1.267    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata_n_125
    SLICE_X42Y67         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.816     1.182    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X42Y67         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.076     1.223    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[2].data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.546     0.882    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=30, routed)          0.235     1.258    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X49Y69         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.814     1.180    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.066     1.211    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.537%)  route 0.245ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.547     0.883    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y66         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/Q
                         net (fo=2, routed)           0.245     1.269    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/buff_wdata_n_127
    SLICE_X44Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X44Y68         FDRE                                         r  design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.066     1.212    design_1_i/pid_0/U0/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[1].data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.545     0.881    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.108     1.152    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/m_axi_UART_RDATA[18]
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9256, routed)        0.852     1.218    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.937    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.092    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   design_1_i/pid_0/U0/p_Val2_7_reg_2721_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11   design_1_i/pid_0/U0/p_Val2_16_reg_2766_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y6    design_1_i/pid_0/U0/p_Val2_6_reg_2665_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y12   design_1_i/pid_0/U0/p_Val2_18_reg_2736_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/pid_0/U0/p_Val2_17_reg_2731_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15   design_1_i/pid_0/U0/p_Val2_36_reg_2886_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y9    design_1_i/pid_0/U0/p_Val2_45_reg_2906_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y13   design_1_i/pid_0/U0/p_Val2_7_reg_2721_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   design_1_i/pid_0/U0/p_Val2_34_reg_2881_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    design_1_i/pid_0/U0/p_Val2_43_reg_2891_reg__0/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y67  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X50Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y66  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK



