// Seed: 491329938
module module_0 ();
  wor id_2 = 1;
  genvar id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  reg id_3;
  wor id_4, id_5;
  integer id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  reg id_7;
  initial begin : LABEL_0
    for (id_6 = 1; 1; id_5 = id_6) begin : LABEL_0
      if (id_0) id_3 <= 1;
      id_7 <= 1'h0 !=? 1'b0;
    end
    id_7 = id_3;
    id_3 = 1;
    id_1 <= 1;
  end
  wire id_8;
  wire id_9;
endmodule
