-- -------------------------------------------------------------
-- 
-- File Name: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/sm_DynamicCompression/sm_DynamicCompression_Avalon_Data_Processing.vhd
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: sm_DynamicCompression_Avalon_Data_Processing
-- Source Path: sm_DynamicCompression/dataplane/Avalon Data Processing
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.sm_DynamicCompression_dataplane_pkg.ALL;

ENTITY sm_DynamicCompression_Avalon_Data_Processing IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_1024_0                      :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1_1024_5                      :   IN    std_logic;
        Sink_Valid                        :   IN    std_logic;
        Sink_Data                         :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Sink_Channel                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        Register_System_Enable            :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Register_Preset_Sel               :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Source_Data                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Source_Channel                    :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
        );
END sm_DynamicCompression_Avalon_Data_Processing;


ARCHITECTURE rtl OF sm_DynamicCompression_Avalon_Data_Processing IS

  -- Component Declarations
  COMPONENT sm_DynamicCompression_Left_Channel_Processing
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_1024_0                    :   IN    std_logic;
          enb                             :   IN    std_logic;
          enb_1_1024_5                    :   IN    std_logic;
          Left_Data_In                    :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Register_System_Enable          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Register_Preset_Sel             :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Valid_in                        :   IN    std_logic;
          Left_Data_Out                   :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  COMPONENT sm_DynamicCompression_Right_Channel_Processing
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          Right_Data_In                   :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Right_Gain                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Enable                          :   IN    std_logic;
          Right_Data_Out                  :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : sm_DynamicCompression_Left_Channel_Processing
    USE ENTITY work.sm_DynamicCompression_Left_Channel_Processing(rtl);

  FOR ALL : sm_DynamicCompression_Right_Channel_Processing
    USE ENTITY work.sm_DynamicCompression_Right_Channel_Processing(rtl);

  -- Signals
  SIGNAL Sink_Channel_unsigned            : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL delayMatch_reg                   : vector_of_unsigned2(0 TO 2049);  -- ufix2 [2050]
  SIGNAL Sink_Channel_1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Left_Channel_Processing_out1     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Left_Channel_Processing_out1_signed : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Right_Channel_Processing_out1    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Right_Channel_Processing_out1_signed : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL delayMatch1_reg                  : vector_of_signed32(0 TO 2047);  -- sfix32 [2048]
  SIGNAL Right_Channel_Processing_out1_1  : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Sink_Data_signed                 : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL delayMatch2_reg                  : vector_of_signed32(0 TO 2049);  -- sfix32 [2050]
  SIGNAL Sink_Data_1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Multiport_Switch_out1            : signed(31 DOWNTO 0);  -- sfix32_En28

BEGIN
  -- Select output data
  -- based on channel number
  -- 
  -- Check if Channel 0 
  -- (Left Channel)
  -- 
  -- The Left Channel Processing block 
  -- only executes when channel 0
  -- is detected
  -- 
  -- The Right Channel Processing block 
  -- only executes when channel 1
  -- is detected
  -- 
  -- Check if Channel 1 
  -- (Right Channel)

  u_Left_Channel_Processing : sm_DynamicCompression_Left_Channel_Processing
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_1024_0 => enb_1_1024_0,
              enb => enb,
              enb_1_1024_5 => enb_1_1024_5,
              Left_Data_In => Sink_Data,  -- sfix32_En28
              Register_System_Enable => Register_System_Enable,  -- sfix32_En28
              Register_Preset_Sel => Register_Preset_Sel,  -- sfix32_En28
              Valid_in => Logical_Operator_out1,
              Left_Data_Out => Left_Channel_Processing_out1  -- sfix32_En28
              );

  u_Right_Channel_Processing : sm_DynamicCompression_Right_Channel_Processing
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              Right_Data_In => Sink_Data,  -- sfix32_En28
              Right_Gain => Register_Preset_Sel,  -- sfix32_En28
              Enable => Compare_To_Constant1_out1,
              Right_Data_Out => Right_Channel_Processing_out1  -- sfix32_En28
              );

  Sink_Channel_unsigned <= unsigned(Sink_Channel);

  
  Compare_To_Constant2_out1 <= '1' WHEN Sink_Channel_unsigned = to_unsigned(16#0#, 2) ELSE
      '0';

  Logical_Operator_out1 <= Sink_Valid AND Compare_To_Constant2_out1;

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch_reg <= (OTHERS => to_unsigned(16#0#, 2));
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch_reg(0) <= Sink_Channel_unsigned;
        delayMatch_reg(1 TO 2049) <= delayMatch_reg(0 TO 2048);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  Sink_Channel_1 <= delayMatch_reg(2049);

  Left_Channel_Processing_out1_signed <= signed(Left_Channel_Processing_out1);

  
  Compare_To_Constant1_out1 <= '1' WHEN Sink_Channel_unsigned = to_unsigned(16#1#, 2) ELSE
      '0';

  Right_Channel_Processing_out1_signed <= signed(Right_Channel_Processing_out1);

  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch1_reg <= (OTHERS => to_signed(0, 32));
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch1_reg(0) <= Right_Channel_Processing_out1_signed;
        delayMatch1_reg(1 TO 2047) <= delayMatch1_reg(0 TO 2046);
      END IF;
    END IF;
  END PROCESS delayMatch1_process;

  Right_Channel_Processing_out1_1 <= delayMatch1_reg(2047);

  Sink_Data_signed <= signed(Sink_Data);

  delayMatch2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch2_reg <= (OTHERS => to_signed(0, 32));
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch2_reg(0) <= Sink_Data_signed;
        delayMatch2_reg(1 TO 2049) <= delayMatch2_reg(0 TO 2048);
      END IF;
    END IF;
  END PROCESS delayMatch2_process;

  Sink_Data_1 <= delayMatch2_reg(2049);

  
  Multiport_Switch_out1 <= Left_Channel_Processing_out1_signed WHEN Sink_Channel_1 = to_unsigned(16#0#, 2) ELSE
      Right_Channel_Processing_out1_1 WHEN Sink_Channel_1 = to_unsigned(16#1#, 2) ELSE
      Sink_Data_1;

  Source_Data <= std_logic_vector(Multiport_Switch_out1);

  Source_Channel <= Sink_Channel;

END rtl;

