INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ipshared/95c3/src/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_and32_0_0/sim/ALU_and32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_and32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_0_0/sim/ALU_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ipshared/9065/src/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_srl32_0_0/sim/ALU_srl32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_srl32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconcat_0_0/sim/ALU_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconstant_0_0/sim/ALU_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_1_0/sim/ALU_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_2_0/sim/ALU_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU-2017/OExp01-ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
