/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 192 184)
	(text "s10_chip_id" (rect 62 -1 108 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 20 180)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" (font_size 8)))
		(text "clk" (rect 4 61 22 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 48 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" (font_size 8)))
		(text "reset" (rect 4 101 34 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 48 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "readid" (rect 0 0 23 12)(font "Arial" (font_size 8)))
		(text "readid" (rect 4 141 40 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 48 152)(line_width 1))
	)
	(port
		(pt 192 72)
		(output)
		(text "data_valid" (rect 0 0 40 12)(font "Arial" (font_size 8)))
		(text "data_valid" (rect 140 61 200 72)(font "Arial" (font_size 8)))
		(line (pt 192 72)(pt 112 72)(line_width 1))
	)
	(port
		(pt 192 88)
		(output)
		(text "chip_id[63..0]" (rect 0 0 51 12)(font "Arial" (font_size 8)))
		(text "chip_id[63..0]" (rect 125 77 209 88)(font "Arial" (font_size 8)))
		(line (pt 192 88)(pt 112 88)(line_width 3))
	)
	(drawing
		(text "clk" (rect 33 43 84 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 53 67 124 144)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 19 83 68 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 53 107 136 224)(font "Arial" (color 0 0 0)))
		(text "output" (rect 113 43 262 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "valid" (rect 89 67 208 144)(font "Arial" (color 0 0 0)))
		(text "data" (rect 91 83 206 176)(font "Arial" (color 0 0 0)))
		(text "readid" (rect 13 123 62 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "readid" (rect 53 147 142 304)(font "Arial" (color 0 0 0)))
		(text " s10_chip_id " (rect 139 168 356 346)(font "Arial" ))
		(line (pt 48 32)(pt 112 32)(line_width 1))
		(line (pt 112 32)(pt 112 168)(line_width 1))
		(line (pt 48 168)(pt 112 168)(line_width 1))
		(line (pt 48 32)(pt 48 168)(line_width 1))
		(line (pt 49 52)(pt 49 76)(line_width 1))
		(line (pt 50 52)(pt 50 76)(line_width 1))
		(line (pt 49 92)(pt 49 116)(line_width 1))
		(line (pt 50 92)(pt 50 116)(line_width 1))
		(line (pt 111 52)(pt 111 92)(line_width 1))
		(line (pt 110 52)(pt 110 92)(line_width 1))
		(line (pt 49 132)(pt 49 156)(line_width 1))
		(line (pt 50 132)(pt 50 156)(line_width 1))
		(line (pt 0 0)(pt 192 0)(line_width 1))
		(line (pt 192 0)(pt 192 184)(line_width 1))
		(line (pt 0 184)(pt 192 184)(line_width 1))
		(line (pt 0 0)(pt 0 184)(line_width 1))
	)
)
