m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time46/sim
vdemux_nbit_x4
Z0 !s110 1693821482
!i10b 1
!s100 Q8^Pk:VRmDZVb6;9V7VoQ2
!s11b SgMQDWbmmaJA^CPR5d^nz1
IMOkCji0R7L^`H8<9j89Ao2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/sim
Z3 w1693821395
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/demux_nbit_x4.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/demux_nbit_x4.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693821481.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/demux_nbit_x4.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/demux_nbit_x4.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_demux_nbit_x4
R0
!i10b 1
!s100 U;l08S_TXeFULYTP:b50F1
!s11b jA?6ZlMSli9c<:T0Wj1Ji3
IC`TaCV_Xf`kzc^jW@N8mG2
R1
R2
R3
R4
R5
L0 30
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/demux_nbit_x4.v|
R8
!i113 1
R9
R10
