Source Block: hdl/library/util_do_ram/util_do_ram.v@96:106@HdlIdDef
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;
reg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;

Diff Content:
- 101 wire        rd_fifo_s_valid;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@94:104

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;

Clone Blocks 2:
hdl/library/util_do_ram/util_do_ram.v@99:109
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;
reg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;
reg  rd_pending = 1'b0;


Clone Blocks 3:
hdl/library/util_do_ram/util_do_ram.v@98:108
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;
reg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;
reg  rd_pending = 1'b0;

Clone Blocks 4:
hdl/library/util_do_ram/util_do_ram.v@100:110
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;
reg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;
reg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;
reg  rd_pending = 1'b0;



Clone Blocks 5:
hdl/library/util_do_ram/util_do_ram.v@95:105
wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;
reg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;

