/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ecc1fc14c9244fe0b80a2c2b31ab8ae2.v:1.1-7.10" *)
module tetralac_i_and_gate(TetR, LacI, Y);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ecc1fc14c9244fe0b80a2c2b31ab8ae2.v:3.16-3.20" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ecc1fc14c9244fe0b80a2c2b31ab8ae2.v:2.16-2.20" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ecc1fc14c9244fe0b80a2c2b31ab8ae2.v:4.17-4.18" *)
  output Y;
  wire Y;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
