$date
	Fri Sep 25 10:05:29 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module my_ser $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
0!
$end
#3
1#
#5
b0 $
1!
#10
0!
#13
0#
#15
1!
#18
1"
#20
0!
#25
b1 $
1!
#30
0!
#35
b11 $
1!
#40
0!
#45
b111 $
1!
#50
0!
#55
b1111 $
1!
#60
0!
#65
b11111 $
1!
#70
0!
#75
b111111 $
1!
#80
0!
#85
b1111111 $
1!
#90
0!
#95
b11111111 $
1!
#100
0!
#105
1!
#110
0!
#115
1!
#118
