Analysis & Synthesis report for ProjectV2
Fri Dec 11 12:38:15 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ProjectV2|y
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: random:uut
 15. Port Connectivity Checks: "random:uut"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 11 12:38:15 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; ProjectV2                                  ;
; Top-level Entity Name              ; ProjectV2                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,852                                      ;
;     Total combinational functions  ; 2,823                                      ;
;     Dedicated logic registers      ; 1,194                                      ;
; Total registers                    ; 1194                                       ;
; Total pins                         ; 70                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ProjectV2          ; ProjectV2          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                   ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; ProjectV2.vhd                    ; yes             ; User VHDL File  ; M:/ECE 287/ProjectV2/ProjectV2.vhd             ;         ;
; output_files/Random.vhd          ; yes             ; User VHDL File  ; M:/ECE 287/ProjectV2/output_files/Random.vhd   ;         ;
; output_files/sevenseg.vhd        ; yes             ; User VHDL File  ; M:/ECE 287/ProjectV2/output_files/sevenseg.vhd ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,852       ;
;                                             ;             ;
; Total combinational functions               ; 2823        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2545        ;
;     -- 3 input functions                    ; 116         ;
;     -- <=2 input functions                  ; 162         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2656        ;
;     -- arithmetic mode                      ; 167         ;
;                                             ;             ;
; Total registers                             ; 1194        ;
;     -- Dedicated logic registers            ; 1194        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 70          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 1191        ;
; Total fan-out                               ; 13624       ;
; Average fan-out                             ; 3.28        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
; |ProjectV2                 ; 2823 (2794)       ; 1194 (1191)  ; 0           ; 0            ; 0       ; 0         ; 70   ; 0            ; |ProjectV2                 ; work         ;
;    |random:uut|            ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectV2|random:uut      ; work         ;
;    |sevenseg:high0|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectV2|sevenseg:high0  ; work         ;
;    |sevenseg:high1|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectV2|sevenseg:high1  ; work         ;
;    |sevenseg:score0|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectV2|sevenseg:score0 ; work         ;
;    |sevenseg:score1|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectV2|sevenseg:score1 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |ProjectV2|y             ;
+------+-----+-----+-----+-----+-----+-----+
; Name ; y.F ; y.E ; y.D ; y.C ; y.B ; y.A ;
+------+-----+-----+-----+-----+-----+-----+
; y.A  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ;
; y.B  ; 0   ; 0   ; 0   ; 0   ; 1   ; 1   ;
; y.C  ; 0   ; 0   ; 0   ; 1   ; 0   ; 1   ;
; y.D  ; 0   ; 0   ; 1   ; 0   ; 0   ; 1   ;
; y.E  ; 0   ; 1   ; 0   ; 0   ; 0   ; 1   ;
; y.F  ; 1   ; 0   ; 0   ; 0   ; 0   ; 1   ;
+------+-----+-----+-----+-----+-----+-----+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; dif_0[2]$latch                                      ; Reset               ; yes                    ;
; dif_0[3]$latch                                      ; Reset               ; yes                    ;
; dif_0[6]$latch                                      ; Reset               ; yes                    ;
; dif_1[0]$latch                                      ; Reset               ; yes                    ;
; dif_1[1]$latch                                      ; Reset               ; yes                    ;
; dif_1[3]$latch                                      ; Reset               ; yes                    ;
; dif_1[5]$latch                                      ; Reset               ; yes                    ;
; dif_1[6]$latch                                      ; Reset               ; yes                    ;
; dif_2[3]$latch                                      ; Reset               ; yes                    ;
; dif_2[5]$latch                                      ; Reset               ; yes                    ;
; dif_2[6]$latch                                      ; Reset               ; yes                    ;
; dif_3[0]$latch                                      ; Reset               ; yes                    ;
; dif_3[2]$latch                                      ; Reset               ; yes                    ;
; dif_3[3]$latch                                      ; Reset               ; yes                    ;
; dif_3[4]$latch                                      ; Reset               ; yes                    ;
; dif_3[6]$latch                                      ; Reset               ; yes                    ;
; clkTime[25]                                         ; Reset               ; yes                    ;
; clkTime[24]                                         ; Reset               ; yes                    ;
; clkTime[23]                                         ; Reset               ; yes                    ;
; clkTime[22]                                         ; Reset               ; yes                    ;
; clkTime[18]                                         ; Reset               ; yes                    ;
; clkTime[17]                                         ; Reset               ; yes                    ;
; clkTime[16]                                         ; Reset               ; yes                    ;
; clkTime[15]                                         ; Reset               ; yes                    ;
; clkTime[14]                                         ; Reset               ; yes                    ;
; clkTime[12]                                         ; Reset               ; yes                    ;
; clkTime[11]                                         ; Reset               ; yes                    ;
; clkTime[10]                                         ; Reset               ; yes                    ;
; clkTime[7]                                          ; Reset               ; yes                    ;
; clkTime[6]                                          ; Reset               ; yes                    ;
; clkTime[5]                                          ; Reset               ; yes                    ;
; clkTime[4]                                          ; Reset               ; yes                    ;
; clkTime[2]                                          ; Reset               ; yes                    ;
; clkTime[0]                                          ; Reset               ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; clk[1..30]                             ; Stuck at GND due to stuck port data_in ;
; u[1]                                   ; Merged with u[0]                       ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1194  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; u[0]                                   ; 118     ;
; clk[31]                                ; 7       ;
; clk[0]                                 ; 7       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ProjectV2|temp[3]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ProjectV2|temp[0]         ;
; 7:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |ProjectV2|u[29]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ProjectV2|high_0          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ProjectV2|clkTime         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |ProjectV2|y               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ProjectV2|high_1          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:uut ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random:uut"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; random_num[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 1194                        ;
;     CLR               ; 32                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 28                          ;
;     ENA CLR SCLR      ; 30                          ;
;     SCLR              ; 64                          ;
;     plain             ; 1008                        ;
; cycloneiii_lcell_comb ; 2853                        ;
;     arith             ; 167                         ;
;         2 data inputs ; 137                         ;
;         3 data inputs ; 30                          ;
;     normal            ; 2686                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 2545                        ;
;                       ;                             ;
; Max LUT depth         ; 13.80                       ;
; Average LUT depth     ; 8.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Dec 11 12:38:03 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectV2 -c ProjectV2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file projectv2.vhd
    Info (12022): Found design unit 1: ProjectV2-Simon
    Info (12023): Found entity 1: ProjectV2
Info (12021): Found 2 design units, including 1 entities, in source file output_files/random.vhd
    Info (12022): Found design unit 1: random-Behavioral
    Info (12023): Found entity 1: random
Info (12021): Found 2 design units, including 1 entities, in source file output_files/sevenseg.vhd
    Info (12022): Found design unit 1: sevenseg-Display
    Info (12023): Found entity 1: sevenseg
Info (12127): Elaborating entity "ProjectV2" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at ProjectV2.vhd(137): signal "hard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ProjectV2.vhd(145): signal "lvl3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ProjectV2.vhd(153): signal "lvl2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ProjectV2.vhd(170): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "dif_0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "dif_1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "dif_2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "dif_3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable "clkTime", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ProjectV2.vhd(257): inferring latch(es) for signal or variable "rnd", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rnd[0]" at ProjectV2.vhd(259)
Info (10041): Inferred latch for "rnd[1]" at ProjectV2.vhd(259)
Info (10041): Inferred latch for "rnd[2]" at ProjectV2.vhd(259)
Info (10041): Inferred latch for "rnd[3]" at ProjectV2.vhd(259)
Info (10041): Inferred latch for "dif_3[0]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[1]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[2]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[3]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[4]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[5]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_3[6]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[0]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[1]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[2]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[3]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[4]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[5]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_2[6]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[0]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[1]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[2]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[3]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[4]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[5]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_1[6]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[0]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[1]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[2]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[3]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[4]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[5]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "dif_0[6]" at ProjectV2.vhd(123)
Info (10041): Inferred latch for "clkTime[0]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[1]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[2]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[3]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[4]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[5]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[6]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[7]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[8]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[9]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[10]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[11]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[12]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[13]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[14]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[15]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[16]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[17]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[18]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[19]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[20]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[21]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[22]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[23]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[24]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[25]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[26]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[27]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[28]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[29]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[30]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "clkTime[31]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "q[0]" at ProjectV2.vhd(125)
Info (10041): Inferred latch for "q[1]" at ProjectV2.vhd(125)
Info (12128): Elaborating entity "random" for hierarchy "random:uut"
Info (12128): Elaborating entity "sevenseg" for hierarchy "sevenseg:high0"
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(16): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(17): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(18): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(19): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(20): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(21): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sevenseg.vhd(22): signal "sev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "dif_0[6]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_1[6]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_1[5]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_1[1]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_1[0]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_2[6]$latch" merged with LATCH primitive "dif_0[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_1[3]$latch" merged with LATCH primitive "dif_0[3]$latch"
    Info (13026): Duplicate LATCH primitive "dif_2[5]$latch" merged with LATCH primitive "dif_0[3]$latch"
    Info (13026): Duplicate LATCH primitive "dif_2[3]$latch" merged with LATCH primitive "dif_0[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[11]" merged with LATCH primitive "dif_0[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[16]" merged with LATCH primitive "dif_0[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[14]" merged with LATCH primitive "dif_3[0]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[5]" merged with LATCH primitive "dif_3[2]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[10]" merged with LATCH primitive "dif_3[2]$latch"
    Info (13026): Duplicate LATCH primitive "dif_3[6]$latch" merged with LATCH primitive "dif_3[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[7]" merged with LATCH primitive "dif_3[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[17]" merged with LATCH primitive "dif_3[3]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[15]" merged with LATCH primitive "dif_3[4]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[23]" merged with LATCH primitive "dif_3[4]$latch"
    Info (13026): Duplicate LATCH primitive "clkTime[6]" merged with LATCH primitive "clkTime[18]"
    Info (13026): Duplicate LATCH primitive "clkTime[0]" merged with LATCH primitive "clkTime[4]"
    Info (13026): Duplicate LATCH primitive "clkTime[2]" merged with LATCH primitive "clkTime[4]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "high_0[0]" is converted into an equivalent circuit using register "high_0[0]~_emulated" and latch "high_0[0]~1"
    Warning (13310): Register "high_0[2]" is converted into an equivalent circuit using register "high_0[2]~_emulated" and latch "high_0[2]~5"
    Warning (13310): Register "high_0[3]" is converted into an equivalent circuit using register "high_0[3]~_emulated" and latch "high_0[3]~9"
    Warning (13310): Register "high_0[1]" is converted into an equivalent circuit using register "high_0[1]~_emulated" and latch "high_0[1]~13"
    Warning (13310): Register "high_1[0]" is converted into an equivalent circuit using register "high_1[0]~_emulated" and latch "high_1[0]~1"
    Warning (13310): Register "high_1[2]" is converted into an equivalent circuit using register "high_1[2]~_emulated" and latch "high_1[2]~5"
    Warning (13310): Register "high_1[3]" is converted into an equivalent circuit using register "high_1[3]~_emulated" and latch "high_1[3]~9"
    Warning (13310): Register "high_1[1]" is converted into an equivalent circuit using register "high_1[1]~_emulated" and latch "high_1[1]~13"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dif_0[0]" is stuck at VCC
    Warning (13410): Pin "dif_0[1]" is stuck at VCC
    Warning (13410): Pin "dif_0[4]" is stuck at GND
    Warning (13410): Pin "dif_0[5]" is stuck at GND
    Warning (13410): Pin "dif_1[2]" is stuck at GND
    Warning (13410): Pin "dif_1[4]" is stuck at GND
    Warning (13410): Pin "dif_2[0]" is stuck at VCC
    Warning (13410): Pin "dif_2[1]" is stuck at VCC
    Warning (13410): Pin "dif_2[2]" is stuck at VCC
    Warning (13410): Pin "dif_2[4]" is stuck at GND
    Warning (13410): Pin "dif_3[1]" is stuck at GND
    Warning (13410): Pin "dif_3[5]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2940 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 2870 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 600 megabytes
    Info: Processing ended: Fri Dec 11 12:38:15 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


