C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\bin64\m_proasic.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis  -part A2F500M3G  -package FBGA484  -grade Std   -globalthreshold 50 -maxfan 3000 -opcond COMWC     -report_path 0       -summaryfile Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\synlog\report\TOPLEVEL_fpga_mapper.xml -top_level_module  TOPLEVEL  -flow mapping  -mp 1 -prjfile  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\scratchproject.prs  -implementation synthesis -licensetype  synplifypro_actel  -oedif  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.edn  -freq 80.000  -tcl  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\constraint\synthesis.sdc  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\synwork\TOPLEVEL_premap.srd  -sap  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.sap  -otap  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.tap  -omap  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.map  -devicelib  C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v  -sap  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.sap  -ologparam  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\syntmp\TOPLEVEL.plg  -osyn  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.srm  -prjdir  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\  -prjname  TOPLEVEL_syn  -log  Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\synlog\TOPLEVEL_fpga_mapper.srr 
rc:1 success:1
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\scratchproject.prs|o|1361871753|4816
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.edn|o|1361871766|1229560
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\constraint\synthesis.sdc|i|1360612688|8624
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\synwork\TOPLEVEL_premap.srd|i|1361871759|203413
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.sap|o|1361871759|24530
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.tap|o|0|0
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.map|o|1361871766|28
C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v|i|1340030416|72817
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.sap|o|1361871759|24530
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\syntmp\TOPLEVEL.plg|o|1361871766|2407
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.srm|o|1361871765|1053380
Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\synlog\TOPLEVEL_fpga_mapper.srr|o|1361871766|77091
C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\bin64\m_proasic.exe|i|1340201262|15745024
C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\bin\m_proasic.exe|i|1340201248|13099520
