Cache size                    : 134217728
Block size                    : 64
Associativity                 : 1
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.068
Temperature                   : 350
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 1
Model as 3D memory       	 : 0
Access mode                   : 0
Data array cell type          : 4
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 0
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 1000000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 2
Wire outside mat              : 2
Interconnect projection       : 1
Wire signaling               : 0
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : WRITE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = -14.1667
IO Votlage Margin (V) = 0.155
IO Dynamic Power (mW) = 1506.36 PHY Power (mW) = 232.752 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), UniformCache Access Commodity DRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 134217728
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 68

    Access time (ns): 10.2744
    Cycle time (ns):  15.5084
    Precharge Delay (ns): 5.23403
    Activate Energy (nJ): 0.206554
    Read Energy (nJ): 7.2562
    Write Energy (nJ): 7.54116
    Precharge Energy (nJ): 0.457776
    Leakage Power Closed Page (mW): 6.81648
    Leakage Power Open Page (mW): 6.8246
    Leakage Power I/O (mW): 972.159
    Refresh power (mW): 1.03411
    Cache height x width (mm): 16.8367 x 9.13065

    Best Ndwl : 256
    Best Ndbl : 256
    Best Nspd : 64
    Best Ndcm : 1
    Best Ndsam L1 : 4
    Best Ndsam L2 : 4

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 10.2744
	H-tree input delay (ns): 1.9269
	Decoder + wordline delay (ns): 0.299458
	Bitline delay (ns): 2.71088
	Sense Amplifier delay (ns): 0.0116808
	H-tree output delay (ns): 3.25395


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 1.6982
	Total energy in H-tree (that includes both address and data transfer) (nJ): 1.10541
	Output Htree inside bank Energy (nJ): 0.889775
	Decoder (nJ): 0.00158477
	Wordline (nJ): 0.0273442
	Bitline mux & associated drivers (nJ): 0
	Sense amp mux & associated drivers (nJ): 0.00400369
	Bitlines precharge and equalization circuit (nJ): 0.0345879
	Bitlines (nJ): 0.423188
	Sense amplifier energy (nJ): 0.0888347
	Sub-array output driver (nJ): 0.0132465
	Total leakage power of a bank (mW): 8110.69
	Total leakage power in H-tree (that includes both address and data network) ((mW)): 498.565
	Total leakage power in cells (mW): 0
	Total leakage power in row logic(mW): 0
	Total leakage power in column logic(mW): 0
	Total gate leakage power in H-tree (that includes both address and data network) ((mW)): 88.5227


Area Components:

  Data array: Area (mm2): 153.73
	Height (mm): 16.8367
	Width (mm): 9.13065
	Area efficiency (Memory cell area/Total area) - 22.1115 %
		MAT Height (mm): 0.118018
		MAT Length (mm): 0.057814
		Subarray Height (mm): 0.0262977
		Subarray Length (mm): 0.0197233

Wire Properties:

  Delay Optimal
	Repeater size - 132.275 
	Repeater spacing - 0.429788 (mm) 
	Delay - 0.0747386 (ns/mm) 
	PowerD - 0.000662126 (nJ/mm) 
	PowerL - 0.0213172 (mW/mm) 
	PowerLgate - 0.00226323 (mW/mm)
	Wire width - 0.136 microns
	Wire spacing - 0.136 microns

  5% Overhead
	Repeater size - 71.2751 
	Repeater spacing - 0.629788 (mm) 
	Delay - 0.0784315 (ns/mm) 
	PowerD - 0.000426331 (nJ/mm) 
	PowerL - 0.0078388 (mW/mm) 
	PowerLgate - 0.000832238 (mW/mm)
	Wire width - 0.136 microns
	Wire spacing - 0.136 microns

  10% Overhead
	Repeater size - 58.2751 
	Repeater spacing - 0.629788 (mm) 
	Delay - 0.0821284 (ns/mm) 
	PowerD - 0.000397246 (nJ/mm) 
	PowerL - 0.00640907 (mW/mm) 
	PowerLgate - 0.000680445 (mW/mm)
	Wire width - 0.136 microns
	Wire spacing - 0.136 microns

  20% Overhead
	Repeater size - 53.2751 
	Repeater spacing - 0.829788 (mm) 
	Delay - 0.0895581 (ns/mm) 
	PowerD - 0.000370056 (nJ/mm) 
	PowerL - 0.00444696 (mW/mm) 
	PowerLgate - 0.00047213 (mW/mm)
	Wire width - 0.136 microns
	Wire spacing - 0.136 microns

  30% Overhead
	Repeater size - 42.2751 
	Repeater spacing - 0.829788 (mm) 
	Delay - 0.0970976 (ns/mm) 
	PowerD - 0.000349624 (nJ/mm) 
	PowerL - 0.00352877 (mW/mm) 
	PowerLgate - 0.000374646 (mW/mm)
	Wire width - 0.136 microns
	Wire spacing - 0.136 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.449398 (ns) 
	powerD - 1.156e-05 (nJ) 
	PowerL - 6.87574e-07 (mW) 
	PowerLgate - 1.34152e-07 (mW)
	Wire width - 2.72e-07 microns
	Wire spacing - 2.72e-07 microns


top 3 best memory configurations are:
Memory    cap: 80 GB num_bobs: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
 {
 (0)  BoB       cap: 80 GB num_channels: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
    ==============
    (0) cap: 80 GB bw: 533 (MHz) cost: $731.2 dpc: 3 energy: 32.6101 (nJ)  DIMM:  RDIMM  low power: F [ 0(4GB) 0(8GB) 1(16GB) 2(32GB) 0(64GB) ]
    ==============

 }

=============================================

