Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c0297b6f8f424edfbdc8e9d240f0f3dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot rndGaussGen2_TB_func_impl xil_defaultlib.rndGaussGen2_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behav of entity xil_defaultlib.rndGaussGen2 [rndgaussgen2_default]
Compiling architecture behav of entity xil_defaultlib.rndgaussgen2_tb
Built simulation snapshot rndGaussGen2_TB_func_impl
