i OS00.osc_int_i
m 0 0
u 2 23
n ckid0_0 {t:OS01.sdiv[21:0].C} Clock source is invalid for GCC
p {t:OS00.OSCInst0.OSC}{t:OS00.osc_int_inferred_clock.I[0]}{t:OS00.osc_int_inferred_clock.OUT[0]}{p:OS00.osc_int}{t:OS00.osc_int}{t:OS01.clkdiv}{p:OS01.clkdiv}{t:OS01.sdiv[21:0].C}
e ckid0_0 {t:OS01.sdiv[21:0].C} sdffr
d ckid0_1 {t:OS00.OSCInst0.OSC} OSCH Clock source is invalid for GCC
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
