<sld_project_info>
  <project>
    <hash md5_digest_80b="9982f973f3754b678c1b"/>
  </project>
  <file_info>
    <file device="EP4CE6E22A7" path="RAMVerilogProject.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
