// Generated by CIRCT firtool-1.128.0
module SRAMAXIWrapper(	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7
  input         clock,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7
                reset,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7
  output        io_bus_ar_ready,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input         io_bus_ar_valid,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input  [31:0] io_bus_ar_bits_addr,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input         io_bus_r_ready,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output        io_bus_r_valid,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output [31:0] io_bus_r_bits_data,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output [1:0]  io_bus_r_bits_resp,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output        io_bus_aw_ready,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input         io_bus_aw_valid,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input  [31:0] io_bus_aw_bits_addr,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output        io_bus_w_ready,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input         io_bus_w_valid,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input  [31:0] io_bus_w_bits_data,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input  [3:0]  io_bus_w_bits_strb,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  input         io_bus_b_ready,	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
  output        io_bus_b_valid	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:8:14
);

  wire _ram_sram_axi_if_awready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  wire _ram_sram_axi_if_wready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  wire _ram_sram_axi_if_bvalid;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  wire _ram_sram_axi_if_arready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  wire _ram_sram_axi_if_rvalid;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  SRAM ram (	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
    .clk                 (clock),
    .rst                 (reset),
    .sram_axi_if_awaddr  (io_bus_aw_bits_addr),
    .sram_axi_if_awvalid (io_bus_aw_valid),
    .sram_axi_if_awready (_ram_sram_axi_if_awready),
    .sram_axi_if_wdata   (io_bus_w_bits_data),
    .sram_axi_if_wstrb   (io_bus_w_bits_strb),
    .sram_axi_if_wvalid  (io_bus_w_valid),
    .sram_axi_if_wready  (_ram_sram_axi_if_wready),
    .sram_axi_if_bresp   (/* unused */),
    .sram_axi_if_bvalid  (_ram_sram_axi_if_bvalid),
    .sram_axi_if_bready  (io_bus_b_ready),
    .sram_axi_if_araddr  (io_bus_ar_bits_addr),
    .sram_axi_if_arvalid (io_bus_ar_valid),
    .sram_axi_if_arready (_ram_sram_axi_if_arready),
    .sram_axi_if_rdata   (io_bus_r_bits_data),
    .sram_axi_if_rresp   (io_bus_r_bits_resp),
    .sram_axi_if_rvalid  (_ram_sram_axi_if_rvalid),
    .sram_axi_if_rready  (io_bus_r_ready),
    .sram_axi_if_aw_fire (_ram_sram_axi_if_awready & io_bus_aw_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
    .sram_axi_if_w_fire  (_ram_sram_axi_if_wready & io_bus_w_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
    .sram_axi_if_b_fire  (io_bus_b_ready & _ram_sram_axi_if_bvalid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
    .sram_axi_if_ar_fire (_ram_sram_axi_if_arready & io_bus_ar_valid),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
    .sram_axi_if_r_fire  (io_bus_r_ready & _ram_sram_axi_if_rvalid)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  );	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:13:19
  assign io_bus_ar_ready = _ram_sram_axi_if_arready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7, :13:19
  assign io_bus_r_valid = _ram_sram_axi_if_rvalid;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7, :13:19
  assign io_bus_aw_ready = _ram_sram_axi_if_awready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7, :13:19
  assign io_bus_w_ready = _ram_sram_axi_if_wready;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7, :13:19
  assign io_bus_b_valid = _ram_sram_axi_if_bvalid;	// src/main/scala/mycpu/peripherals/SRAMAXIWrapper.scala:7:7, :13:19
endmodule

