Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug 24 18:25:31 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file steel_spx_control_sets_placed.rpt
| Design       : steel_spx
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             333 |          158 |
| Yes          | No                    | No                     |            2536 |         1333 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             239 |           95 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                     Enable Signal                                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                                                                       |                                                                |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                           | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                        | reset_IBUF                                                     |                2 |              5 |         2.50 |
|  clk50mhz_BUFG   |                                                                                       | uart_instance/uart_rdata[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  clk50mhz_BUFG   | uart_instance/p_0_in                                                                  | uart_instance/rx_register[7]_i_1_n_0                           |                1 |              8 |         8.00 |
|  clk50mhz_BUFG   | uart_instance/rx_data_1                                                               | reset_IBUF                                                     |                3 |              8 |         2.67 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                           |                                                                |                4 |              8 |         2.00 |
|  clk50mhz_BUFG   |                                                                                       | uart_instance/tx_register_0                                    |                4 |             13 |         3.25 |
|  clk50mhz_BUFG   |                                                                                       | uart_instance/rx_cycle_counter[0]_i_1_n_0                      |                4 |             14 |         3.50 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                        | riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0 |               16 |             27 |         1.69 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtvec1                                    | reset_IBUF                                                     |               12 |             31 |         2.58 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mepc[31]_i_1_n_0                          | reset_IBUF                                                     |               13 |             31 |         2.38 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_4[0]                                               |                                                                |               29 |             32 |         1.10 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_3[0]                                               |                                                                |               29 |             32 |         1.10 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_14[0]                                              |                                                                |               24 |             32 |         1.33 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_13[0]                                              |                                                                |               23 |             32 |         1.39 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_10[0]                                              |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_6[0]                                               |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_15[0]                                              |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_7[0]                                               |                                                                |               31 |             32 |         1.03 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_8[0]                                               |                                                                |               28 |             32 |         1.14 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_11[0]                                              |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_16[0]                                              |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_5[0]                                               |                                                                |               31 |             32 |         1.03 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtval[31]_i_1_n_0                         | reset_IBUF                                                     |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mscratch0                                 | reset_IBUF                                                     |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_24_out                                  |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_16_out                                  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_26_out                                  |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_10_out                                  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_18_out                                  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_30_out                                  |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_8_out                                   |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_20_out                                  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_4_out                                   |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_28_out                                  |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_12_out                                  |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_14_out                                  |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_22_out                                  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_6_out                                   |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/p_2_out                                   |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/E[0]                                      |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_0[0] |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_4[0] |                                                                |               28 |             32 |         1.14 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_4[0] |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4][0]   |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_1[0] |                                                                |               23 |             32 |         1.39 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_2[0] |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_0[0] |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_1[0] |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_7[0] |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_5[0] |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_8[0] |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_9[0] |                                                                |                9 |             32 |         3.56 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_2[0] |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_1[0] |                                                                |                9 |             32 |         3.56 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_3[0] |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_8[0] |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_1[0] |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_2[0] |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_3[0] |                                                                |               28 |             32 |         1.14 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_0[0] |                                                                |               24 |             32 |         1.33 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_2[0] |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_5[0] |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_3[0] |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_6[0] |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1][0]   |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_6[0] |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_4[0] |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg[0]   |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_3[0] |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | dual_port_ram_instance/E[0]                                                           |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[31]_i_1_n_0                      | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[63]_i_1_n_0                      | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/p_0_out                              |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_12[0]                                              |                                                                |               24 |             32 |         1.33 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_9[0]                                               |                                                                |               30 |             32 |         1.07 |
|  clk50mhz_BUFG   | dual_port_ram_instance/ram_reg_0_1_17[0]                                              |                                                                |               23 |             32 |         1.39 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_7[0] |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   |                                                                                       |                                                                |               18 |             55 |         3.06 |
|  clk50mhz_BUFG   |                                                                                       | reset_IBUF                                                     |              147 |            298 |         2.03 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_0_3_2[0]                          |                                                                |              239 |            512 |         2.14 |
+------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


