/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [11:0] _02_;
  reg [3:0] _03_;
  wire [12:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_5z[7] & celloutsig_0_7z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_6z & celloutsig_0_14z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[7] | celloutsig_0_2z[1]) & celloutsig_0_2z[0]);
  assign celloutsig_0_47z = ~((celloutsig_0_0z[5] | celloutsig_0_0z[12]) & _00_);
  assign celloutsig_0_53z = ~((celloutsig_0_47z | celloutsig_0_18z) & celloutsig_0_24z);
  assign celloutsig_0_12z = ~((celloutsig_0_5z[2] | celloutsig_0_2z[2]) & celloutsig_0_3z);
  assign celloutsig_0_56z = celloutsig_0_53z ^ celloutsig_0_4z;
  assign celloutsig_1_11z = celloutsig_1_8z[1] ^ celloutsig_1_0z[11];
  assign celloutsig_0_9z = celloutsig_0_2z[1] ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_2z[2] ^ celloutsig_0_10z[0];
  assign celloutsig_0_1z = in_data[6] ^ in_data[45];
  assign celloutsig_0_18z = celloutsig_0_1z ^ celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_17z[0] ^ celloutsig_0_8z;
  assign celloutsig_0_57z = ~(celloutsig_0_12z ^ celloutsig_0_9z);
  assign celloutsig_1_13z = ~(celloutsig_1_9z ^ celloutsig_1_0z[9]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z[7] ^ celloutsig_0_1z);
  assign celloutsig_0_33z = { celloutsig_0_21z[0], celloutsig_0_16z, celloutsig_0_25z } + { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_1_19z = { celloutsig_1_1z[1:0], celloutsig_1_2z } + { celloutsig_1_10z[3:2], celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_2z[1:0], celloutsig_0_7z } + { celloutsig_0_5z[7], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[8:7], celloutsig_0_1z } + { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  reg [11:0] _24_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 12'h000;
    else _24_ <= { in_data[67:59], celloutsig_0_33z };
  assign { _01_[11:3], _00_, _01_[1:0] } = _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_1_0z[12:2], celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_8z[1:0], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_0z[10:9], celloutsig_1_16z } & in_data[135:133];
  assign celloutsig_0_5z = celloutsig_0_0z[12:1] / { 1'h1, in_data[71:61] };
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_8z } / { 1'h1, in_data[31:29], celloutsig_0_11z };
  assign celloutsig_1_9z = celloutsig_1_0z[12:1] >= _02_;
  assign celloutsig_0_24z = { celloutsig_0_7z[2:1], celloutsig_0_4z, celloutsig_0_9z } >= celloutsig_0_21z[4:1];
  assign celloutsig_1_4z = { in_data[119:113], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } > { in_data[139:130], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = { _02_[1], celloutsig_1_4z, celloutsig_1_3z } > { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_13z, _03_ } > celloutsig_1_15z[12:7];
  assign celloutsig_1_2z = celloutsig_1_0z[12:5] && { in_data[135:131], celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[84:75] && celloutsig_0_5z[9:0];
  assign celloutsig_0_20z = { celloutsig_0_2z[0], celloutsig_0_18z, celloutsig_0_6z } && { celloutsig_0_17z[1], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_13z = celloutsig_0_0z[7:1] || { celloutsig_0_0z[12:10], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[31] ? { 1'h1, in_data[30:19] } : in_data[49:37];
  assign celloutsig_1_0z = in_data[137] ? in_data[153:141] : in_data[172:160];
  assign celloutsig_1_8z = celloutsig_1_2z ? { celloutsig_1_0z[9:1], celloutsig_1_3z, celloutsig_1_4z } : { in_data[150:145], celloutsig_1_7z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_21z = celloutsig_0_5z[6] ? { celloutsig_0_10z[2:1], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z } : { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_1_3z = celloutsig_1_2z & celloutsig_1_0z[1];
  assign celloutsig_1_5z = celloutsig_1_1z[1] & celloutsig_1_2z;
  assign celloutsig_0_15z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_7z[1] & celloutsig_0_16z;
  assign celloutsig_0_7z = celloutsig_0_2z >> { celloutsig_0_0z[3:2], celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:2] << in_data[107:105];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z } << celloutsig_1_0z[6:3];
  assign celloutsig_1_15z = in_data[178:158] << { in_data[132:120], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, _03_, celloutsig_1_11z };
  assign _01_[2] = _00_;
  assign { out_data[130:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
