{"name":"DuplicateInputLabels","timePeriod":500,"clockEnabled":true,"projectId":"qQNSD8sWBGwGAEFT6Zyf","focussedCircuit":6531885538,"orderedTabs":["6531885538"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[2]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[3]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[0]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[1]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[]}],"id":6531885538,"name":"Main","Input":[{"x":570,"y":240,"objectType":"Input","label":"input","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"rSETyzgqNxaj8TWwHaOU"}]}},{"x":570,"y":260,"objectType":"Input","label":"input","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":1},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"rDk4AJWTqxoLrg95Buzs"}]}}],"OrGate":[{"x":630,"y":250,"objectType":"OrGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[2,3],"output1":4}}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}