// Seed: 3015948002
module module_0 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11
);
  logic [7:0] id_13;
  assign id_13[1] = 1;
  wire id_14;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    output tri id_13,
    input wor id_14,
    input wand id_15
);
  wire id_17;
  assign id_10 = id_11;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_8,
      id_3,
      id_4,
      id_10,
      id_11,
      id_5,
      id_5,
      id_15
  );
endmodule
