TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CIoMaster.v

TOPLEVEL=I2CIoMaster
MODULE=ioMasterTester

include ../../common/Makefile.sim
