ECE 443 Project 1
Fall 2023
Authors: Emily Ly & Brice Zimmerman

Instructions:
Each VHDL Workspace including all codes and waveforms

- Implement a half adder using gates (structural model) - (VHDL Workspace #1)
- Implement a full adder using half adder and gates (structural model) - (VHDL Workspace #2)
- Implement a 16-bit adder using full adder and gates (structural model) - (VHDL Workspace #3)
- Implement a 16-bit subtractor using 16 bit adder and gates (structural model) - (VHDL Workspace #4)
- Implement a 16-bit multiplier using structural or behavioral model - (VHDL Workspace #5)
- Implement a 16-bit multiplexer using gates (structural model) - (VHDL Workspace #6)
- Implement ALU using 16-bit adder, 16-bit multiplier, 16-bit multiplexer and gates (structural model) - (VHDL Workspace #7)
