{"namespaces":{
  "coreir":{
    "generators":{
      "const":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"},
        "modules":[
          [
            {"width":["Int",82]},
            {
              "type":["Record",[
                ["out",["Array",82,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",82]}
            }
          ],
          [
            {"width":["Int",5]},
            {
              "type":["Record",[
                ["out",["Array",5,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",5]}
            }
          ],
          [
            {"width":["Int",16]},
            {
              "type":["Record",[
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",16]}
            }
          ]
        ]
      },
      "mem":{
        "typegen":"coreir.memType",
        "genparams":{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},
        "modules":[
          [
            {"depth":["Int",28], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            {
              "type":["Record",[
                ["clk",["Named","coreir.clkIn"]],
                ["wdata",["Array",16,"BitIn"]],
                ["waddr",["Array",5,"BitIn"]],
                ["wen","BitIn"],
                ["rdata",["Array",16,"Bit"]],
                ["raddr",["Array",5,"BitIn"]]
              ]],
              "modparams":{"init":"Json"}
            }
          ]
        ]
      },
      "mux":{
        "typegen":"coreir.muxType",
        "genparams":{"width":"Int"},
        "modules":[
          [
            {"width":["Int",16]},
            {
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["sel","BitIn"],
                ["out",["Array",16,"Bit"]]
              ]]
            }
          ]
        ]
      },
      "reg":{
        "typegen":"coreir.regType",
        "genparams":{"width":"Int"},
        "modules":[
          [
            {"width":["Int",16]},
            {
              "type":["Record",[
                ["clk",["Named","coreir.clkIn"]],
                ["in",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"clk_posedge":"Bool", "init":["BitVector",16]},
              "defaultmodargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
            }
          ]
        ]
      },
      "slice":{
        "typegen":"coreir.sliceTypeFun",
        "genparams":{"hi":"Int", "lo":"Int", "width":"Int"},
        "modules":[
          [
            {"hi":["Int",5], "lo":["Int",0], "width":["Int",16]},
            {
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["out",["Array",5,"Bit"]]
              ]]
            }
          ]
        ]
      }
    },
    "typegens":{
      "memType":[
        {"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},
        "sparse",
        [
          [{"depth":["Int",28], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",5,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",5,"BitIn"]]]]]
        ]
      ],
      "muxType":[
        {"width":"Int"},
        "sparse",
        [
          [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["sel","BitIn"],["out",["Array",16,"Bit"]]]]]
        ]
      ],
      "regType":[
        {"width":"Int"},
        "sparse",
        [
          [{"width":["Int",16]},["Record",[["clk",["Named","coreir.clkIn"]],["in",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]]
        ]
      ],
      "singleOutType":[
        {"width":"Int"},
        "sparse",
        [
          [{"width":["Int",16]},["Record",[["out",["Array",16,"Bit"]]]]],
          [{"width":["Int",5]},["Record",[["out",["Array",5,"Bit"]]]]],
          [{"width":["Int",82]},["Record",[["out",["Array",82,"Bit"]]]]]
        ]
      ],
      "sliceTypeFun":[
        {"hi":"Int", "lo":"Int", "width":"Int"},
        "sparse",
        [
          [{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["out",["Array",5,"Bit"]]]]]
        ]
      ]
    }
  },
  "global":{
    "modules":{
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["conv_s1_z",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_3951_401_i2148_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3952_407_i2154_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3953_413_i2162_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3954_419_i2168_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3955_425_i2175_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3956_431_i2181_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3957_437_i2190_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3958_443_i2196_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$_join_i2202_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$_join_i2188_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_1$_join_i2201_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000800048000110010"]}
          },
          "c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000600048000110010"]}
          },
          "c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00048000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000a00048000110010"]}
          },
          "c23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000001000048000110010"]}
          },
          "c26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000e00048000110010"]}
          },
          "c29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080048000110010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000400048000110010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000200048000110010"]}
          },
          "i2205_i2206_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2209_i2210_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2213_i2214_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2217_i2218_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2221_i2222_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2225_i2226_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2229_i2230_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2233_i2234_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2237_i2238_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2265":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2266":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2267":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2268":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2269":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2270":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2271":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2272":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2273":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2274":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mul_402_403_404_i2152_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_414_415_416_i2166_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_426_427_428_i2179_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_438_439_440_i2194_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_conv_s1_z9_395_i2140_i1461":{
            "modref":"global.my_PE_3input"
          },
          "rom_kernela0":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$2":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$3":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$4":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$5":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$6":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$7":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$8":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          }
        },
        "connections":[
          ["rom_kernela0$1.raddr","add_3951_401_i2148_i1110.O0"],
          ["self.conv_s1_z","add_3951_401_i2148_i1110.data0"],
          ["c9.out","add_3951_401_i2148_i1110.inst"],
          ["rom_kernela0$2.raddr","add_3952_407_i2154_i1110.O0"],
          ["self.conv_s1_z","add_3952_407_i2154_i1110.data0"],
          ["c6.out","add_3952_407_i2154_i1110.inst"],
          ["rom_kernela0$3.raddr","add_3953_413_i2162_i1110.O0"],
          ["self.conv_s1_z","add_3953_413_i2162_i1110.data0"],
          ["c16.out","add_3953_413_i2162_i1110.inst"],
          ["rom_kernela0$4.raddr","add_3954_419_i2168_i1110.O0"],
          ["self.conv_s1_z","add_3954_419_i2168_i1110.data0"],
          ["c13.out","add_3954_419_i2168_i1110.inst"],
          ["rom_kernela0$5.raddr","add_3955_425_i2175_i1110.O0"],
          ["self.conv_s1_z","add_3955_425_i2175_i1110.data0"],
          ["c22.out","add_3955_425_i2175_i1110.inst"],
          ["rom_kernela0$6.raddr","add_3956_431_i2181_i1110.O0"],
          ["self.conv_s1_z","add_3956_431_i2181_i1110.data0"],
          ["c19.out","add_3956_431_i2181_i1110.inst"],
          ["rom_kernela0$7.raddr","add_3957_437_i2190_i1110.O0"],
          ["self.conv_s1_z","add_3957_437_i2190_i1110.data0"],
          ["c28.out","add_3957_437_i2190_i1110.inst"],
          ["rom_kernela0$8.raddr","add_3958_443_i2196_i1110.O0"],
          ["self.conv_s1_z","add_3958_443_i2196_i1110.data0"],
          ["c25.out","add_3958_443_i2196_i1110.inst"],
          ["self.out_conv_stencil","add_442_447_448_tree$_join_i2202_i1808.O0"],
          ["add_442_447_448_tree$opN_0$_join_i2188_i364.O0","add_442_447_448_tree$_join_i2202_i1808.data1"],
          ["add_442_447_448_tree$opN_1$_join_i2201_i2127.O0","add_442_447_448_tree$_join_i2202_i1808.data2"],
          ["c0.out","add_442_447_448_tree$_join_i2202_i1808.inst"],
          ["add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data0"],
          ["add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data1"],
          ["add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data2"],
          ["c1.out","add_442_447_448_tree$opN_0$_join_i2188_i364.inst"],
          ["rom_kernela0.rdata","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data0"],
          ["i2265.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data1"],
          ["i2266.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data2"],
          ["c2.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.inst"],
          ["rom_kernela0$2.rdata","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data0"],
          ["i2268.out","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data1"],
          ["mul_402_403_404_i2152_i1461.O0","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data2"],
          ["c5.out","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.inst"],
          ["add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.O0","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data1"],
          ["add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.O0","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data2"],
          ["c11.out","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.inst"],
          ["rom_kernela0$4.rdata","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data0"],
          ["i2270.out","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data1"],
          ["mul_414_415_416_i2166_i1461.O0","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data2"],
          ["c12.out","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.inst"],
          ["rom_kernela0$6.rdata","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data0"],
          ["i2272.out","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data1"],
          ["mul_426_427_428_i2179_i1461.O0","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data2"],
          ["c18.out","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.inst"],
          ["rom_kernela0$8.rdata","add_442_447_448_tree$opN_1$_join_i2201_i2127.data0"],
          ["i2274.out","add_442_447_448_tree$opN_1$_join_i2201_i2127.data1"],
          ["mul_438_439_440_i2194_i1461.O0","add_442_447_448_tree$opN_1$_join_i2201_i2127.data2"],
          ["c24.out","add_442_447_448_tree$opN_1$_join_i2201_i2127.inst"],
          ["i2209_i2210_i1653.inst","c10.out"],
          ["i2221_i2222_i1653.inst","c14.out"],
          ["mul_414_415_416_i2166_i1461.inst","c15.out"],
          ["i2217_i2218_i1653.inst","c17.out"],
          ["i2229_i2230_i1653.inst","c20.out"],
          ["mul_426_427_428_i2179_i1461.inst","c21.out"],
          ["i2225_i2226_i1653.inst","c23.out"],
          ["i2237_i2238_i1653.inst","c26.out"],
          ["mul_438_439_440_i2194_i1461.inst","c27.out"],
          ["i2233_i2234_i1653.inst","c29.out"],
          ["mul_conv_s1_z9_395_i2140_i1461.inst","c3.out"],
          ["i2205_i2206_i1653.inst","c4.out"],
          ["i2213_i2214_i1653.inst","c7.out"],
          ["mul_402_403_404_i2152_i1461.inst","c8.out"],
          ["rom_kernela0.ren","i2205_i2206_i1653.O1"],
          ["rom_kernela0$1.ren","i2209_i2210_i1653.O1"],
          ["rom_kernela0$2.ren","i2213_i2214_i1653.O1"],
          ["rom_kernela0$3.ren","i2217_i2218_i1653.O1"],
          ["rom_kernela0$4.ren","i2221_i2222_i1653.O1"],
          ["rom_kernela0$5.ren","i2225_i2226_i1653.O1"],
          ["rom_kernela0$6.ren","i2229_i2230_i1653.O1"],
          ["rom_kernela0$7.ren","i2233_i2234_i1653.O1"],
          ["rom_kernela0$8.ren","i2237_i2238_i1653.O1"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i2265.in"],
          ["self.in0_conv_stencil.0","i2266.in"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i2267.in"],
          ["mul_402_403_404_i2152_i1461.data1","i2267.out"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i2268.in"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i2269.in"],
          ["mul_414_415_416_i2166_i1461.data1","i2269.out"],
          ["self.in1_hw_input_global_wrapper_stencil.4","i2270.in"],
          ["self.in1_hw_input_global_wrapper_stencil.5","i2271.in"],
          ["mul_426_427_428_i2179_i1461.data1","i2271.out"],
          ["self.in1_hw_input_global_wrapper_stencil.6","i2272.in"],
          ["self.in1_hw_input_global_wrapper_stencil.7","i2273.in"],
          ["mul_438_439_440_i2194_i1461.data1","i2273.out"],
          ["self.in1_hw_input_global_wrapper_stencil.8","i2274.in"],
          ["rom_kernela0$1.rdata","mul_402_403_404_i2152_i1461.data0"],
          ["rom_kernela0$3.rdata","mul_414_415_416_i2166_i1461.data0"],
          ["rom_kernela0$5.rdata","mul_426_427_428_i2179_i1461.data0"],
          ["rom_kernela0$7.rdata","mul_438_439_440_i2194_i1461.data0"],
          ["rom_kernela0.raddr","mul_conv_s1_z9_395_i2140_i1461.O0"],
          ["self.conv_s1_z","mul_conv_s1_z9_395_i2140_i1461.data0"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      }
    }
  },
  "mantle":{
    "generators":{
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [
            {"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            {
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]],
                ["en","BitIn"]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",16]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["reg0.in","enMux.out"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }
          ]
        ]
      }
    },
    "typegens":{
      "regType":[
        {"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "sparse",
        [
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]]
        ]
      ]
    }
  },
  "memory":{
    "generators":{
      "rom2":{
        "typegen":"memory.Rom2Type",
        "genparams":{"depth":"Int", "width":"Int"},
        "modules":[
          [
            {"depth":["Int",28], "width":["Int",16]},
            {
              "type":["Record",[
                ["clk",["Named","coreir.clkIn"]],
                ["rdata",["Array",16,"Bit"]],
                ["raddr",["Array",16,"BitIn"]],
                ["ren","BitIn"]
              ]],
              "modparams":{"init":"Json"},
              "instances":{
                "mem":{
                  "genref":"coreir.mem",
                  "genargs":{"depth":["Int",28], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
                  "modargs":{"init":["Json","Arg","init"]}
                },
                "raddr_slice":{
                  "genref":"coreir.slice",
                  "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
                },
                "readreg":{
                  "genref":"mantle.reg",
                  "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                  "modargs":{"init":[["BitVector",16],"16'h0000"]}
                },
                "waddr0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",5]},
                  "modargs":{"value":[["BitVector",5],"5'h00"]}
                },
                "wdata0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"value":[["BitVector",16],"16'h0000"]}
                }
              },
              "connections":[
                ["self.clk","mem.clk"],
                ["raddr_slice.out","mem.raddr"],
                ["readreg.in","mem.rdata"],
                ["waddr0.out","mem.waddr"],
                ["wdata0.out","mem.wdata"],
                ["wdata0.out.0","mem.wen"],
                ["self.raddr","raddr_slice.in"],
                ["self.clk","readreg.clk"],
                ["self.ren","readreg.en"],
                ["self.rdata","readreg.out"]
              ]
            }
          ]
        ]
      }
    },
    "typegens":{
      "Rom2Type":[
        {"depth":"Int", "width":"Int"},
        "sparse",
        [
          [{"depth":["Int",28], "width":["Int",16]},["Record",[["clk",["Named","coreir.clkIn"]],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
        ]
      ]
    }
  }
}
}
