Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Mar 21 16:31:03 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file ./output/post_place_timing_summary.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                44112       -0.355      -69.173                    919                44112        0.264        0.000                       0                 20984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
adn2814_clk                                                                                                                               {0.000 8.000}        16.000          62.500          
  bclk                                                                                                                                    {0.000 16.000}       32.000          31.250          
    ep_clk2x                                                                                                                              {0.000 2.000}        4.000           250.000         
    ep_clk62p5                                                                                                                            {0.000 8.000}        16.000          62.500          
      fclk0                                                                                                                               {0.000 1.143}        2.286           437.500         
      mclk0                                                                                                                               {0.000 8.000}        16.000          62.500          
      mmcm1_clkfbout0                                                                                                                     {0.000 8.000}        16.000          62.500          
    ep_clkfbout                                                                                                                           {0.000 16.000}       32.000          31.250          
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                                            {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                                 {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                                 {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                                {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                                {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                                            {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                                  {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                                 {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                                    {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                                           {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                                 {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                                 {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                                       {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                                          {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                                                                                                                                                                          14.530        0.000                       0                     1  
  bclk                                                                                                                                                                                                                                                                               11.000        0.000                       0                     1  
    ep_clk2x                                                                                                                              1.793        0.000                      0                    6        0.235        0.000                      0                    6        1.500        0.000                       0                     9  
    ep_clk62p5                                                                                                                            8.678        0.000                      0                 1388        0.028        0.000                      0                 1388        5.000        0.000                       0                   562  
      fclk0                                                                                                                                                                                                                                                                           0.693        0.000                       0                   182  
      mclk0                                                                                                                               7.498        0.000                      0                30336       -0.261      -46.889                    775                30336        7.146        0.000                       0                 15713  
      mmcm1_clkfbout0                                                                                                                                                                                                                                                                14.408        0.000                       0                     3  
    ep_clkfbout                                                                                                                                                                                                                                                                      30.751        0.000                       0                     2  
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                                        2.910        0.000                       0                     2  
  daqclk0                                                                                                                                 0.068        0.000                      0                 1196        0.003        0.000                      0                 1196        2.258        0.000                       0                   626  
  daqclk1                                                                                                                                 1.195        0.000                      0                  244        0.011        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                                6.981        0.000                      0                    7        0.199        0.000                      0                    7        3.304        0.000                       0                    12  
gbe_refclk                                                                                                                                5.147        0.000                      0                  107        0.201        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                                              5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  oeiclk                                                                                                                                  0.015        0.000                      0                 9129       -0.224       -4.181                     74                 9129        3.146        0.000                       0                  2771  
  oeihclk                                                                                                                                13.027        0.000                      0                  146        0.040        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                                3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                                       5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                                             0.693        0.000                       0                   182  
    mclk1                                                                                                                                 7.498        0.000                      0                30336       -0.261      -46.889                    775                30336        7.146        0.000                       0                 15713  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                                  14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                                      8.408        0.000                       0                     3  
  sclk100                                                                                                                                 6.433        0.000                      0                  785       -0.019       -0.019                      1                  785        4.286        0.000                       0                   426  
  sclk200                                                                                                                                 1.135        0.000                      0                  572        0.123        0.000                      0                  572        0.264        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ep_clk62p5    ep_clk2x            1.321        0.000                      0                    6       -0.176       -0.233                      2                    6  
ep_clk2x      ep_clk62p5          2.546        0.000                      0                   17       -0.238       -3.481                     17                   17  
oeihclk       oeiclk              6.661        0.000                      0                   28       -0.339       -7.931                     28                   28  
oeiclk        oeihclk             4.884        0.000                      0                   24       -0.355       -6.438                     22                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               6.303        0.000                      0                   31        0.472        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   2.519        0.000                      0                   76        0.611        0.000                      0                   76  
**async_default**  sclk200            sclk200                  2.553        0.000                      0                   16        0.327        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { adn2814_data_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.470         16.000      14.530     BUFR_X1Y5  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I



---------------------------------------------------------------------------------------------------
From Clock:  bclk
  To Clock:  bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.643ns (30.460%)  route 1.468ns (69.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 10.005 - 4.000 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.613     6.350    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X144Y74        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y74        FDSE (Prop_fdse_C_Q)         0.433     6.783 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/Q
                         net (fo=3, estimated)        0.547     7.330    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[0]
    SLICE_X144Y75        LUT4 (Prop_lut4_I2_O)        0.105     7.435 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, estimated)        0.921     8.356    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
    SLICE_X153Y75        LUT5 (Prop_lut5_I3_O)        0.105     8.461 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, routed)           0.000     8.461    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
    SLICE_X153Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427     5.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611     6.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.707     8.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.502    10.005    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X153Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.308    10.313    
                         clock uncertainty           -0.089    10.223    
    SLICE_X153Y75        FDRE (Setup_fdre_C_D)        0.030    10.253    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  1.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.589%)  route 0.181ns (46.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.675     2.810    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X144Y74        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y74        FDSE (Prop_fdse_C_Q)         0.164     2.974 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/Q
                         net (fo=3, estimated)        0.181     3.155    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[0]
    SLICE_X144Y75        LUT2 (Prop_lut2_I0_O)        0.045     3.200 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.200    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/plusOp[1]
    SLICE_X144Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.947     3.376    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X144Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                         clock pessimism             -0.531     2.845    
    SLICE_X144Y75        FDRE (Hold_fdre_C_D)         0.120     2.965    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y5    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X144Y74    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X144Y74    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        8.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/trans_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 1.628ns (23.214%)  route 5.385ns (76.786%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 21.943 - 16.000 ) 
    Source Clock Delay      (SCD):    6.292ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.555     6.292    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/clk
    SLICE_X98Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDRE (Prop_fdre_C_Q)         0.433     6.725 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/trans_reg/Q
                         net (fo=9, estimated)        1.338     8.063    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/trans_reg_n_0
    SLICE_X116Y90        LUT6 (Prop_lut6_I4_O)        0.105     8.168 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/lfsr_q[15]_i_9/O
                         net (fo=16, estimated)       1.230     9.398    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/lfsr_q_reg[1]_0
    SLICE_X92Y93         LUT4 (Prop_lut4_I1_O)        0.126     9.524 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[1]_i_6/O
                         net (fo=1, estimated)        0.350     9.874    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[1]_i_6_n_0
    SLICE_X92Y92         LUT6 (Prop_lut6_I5_O)        0.283    10.157 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[1]_i_3/O
                         net (fo=6, estimated)        0.490    10.647    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/txd__0[1]
    SLICE_X96Y93         LUT4 (Prop_lut4_I3_O)        0.106    10.753 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[5]_i_6/O
                         net (fo=5, estimated)        0.805    11.558    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/phy/enc/p_60_in
    SLICE_X96Y92         LUT5 (Prop_lut5_I0_O)        0.297    11.855 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[4]_i_2/O
                         net (fo=1, estimated)        0.801    12.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/phy/enc/dataOut15_out__1
    SLICE_X96Y91         LUT4 (Prop_lut4_I3_O)        0.278    12.934 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/pkt/cksum/crc/q[4]_i_1/O
                         net (fo=1, estimated)        0.371    13.305    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/D[4]
    SLICE_X98Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.440    21.943    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/clk
    SLICE_X98Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/q_reg[4]/C
                         clock pessimism              0.323    22.266    
                         clock uncertainty           -0.109    22.156    
    SLICE_X98Y92         FDRE (Setup_fdre_C_D)       -0.174    21.982    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/enc/q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  8.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.771%)  route 0.187ns (45.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.625     2.760    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/clk
    SLICE_X83Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.128     2.888 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/q_reg[1]/Q
                         net (fo=2, estimated)        0.187     3.075    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/D[1]
    SLICE_X84Y82         LUT5 (Prop_lut5_I0_O)        0.099     3.174 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/s2/dx[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/dx12_in[1]
    SLICE_X84Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.899     3.328    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/clk
    SLICE_X84Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/dx_reg[1]/C
                         clock pessimism             -0.302     3.026    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.120     3.146    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_sys_clk_p/dx_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         16.000      14.001     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/PSCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        7.498ns,  Total Violation        0.000ns
Hold  :          775  Failing Endpoints,  Worst Slack       -0.261ns,  Total Violation      -46.889ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.199ns (15.072%)  route 6.756ns (84.928%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 21.801 - 16.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.709     6.446    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.623     2.823 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.832     4.655    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.736 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.717     6.453    fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/mclk
    ILOGIC_X0Y230        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y230        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     6.986 r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/Q3
                         net (fo=21, estimated)       4.573    11.559    fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch3_0_reg_reg[13]_i_5_2[2]
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.105    11.664 r  fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch1_0_reg[2]_i_12__0/O
                         net (fo=1, routed)           0.000    11.664    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0_0
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.206    11.870 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg_reg[2]_i_5__0/O
                         net (fo=1, estimated)        0.628    12.498    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg_reg[2]_i_5__0_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.250    12.748 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0/O
                         net (fo=1, estimated)        0.266    13.014    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.105    13.119 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_1__0/O
                         net (fo=4, estimated)        1.289    14.408    core_inst/gen_stream_sender[2].stream_sender_inst/ch1_3_reg_reg[13]_0[2]
    SLICE_X42Y112        FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.595    22.098    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.414    18.684 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.740    20.424    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.501 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.300    21.801    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    SLICE_X42Y112        FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/C
                         clock pessimism              0.235    22.036    
                         clock uncertainty           -0.097    21.938    
    SLICE_X42Y112        FDRE (Setup_fdre_C_D)       -0.033    21.905    core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  7.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.261ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.431%)  route 0.252ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.722     2.857    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.656     1.200 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.908     2.109    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.655     2.790    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X44Y51         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.164     2.954 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/Q
                         net (fo=1, estimated)        0.252     3.206    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/Q[2]
    RAMB18_X2Y18         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.997     3.426    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.983     1.442 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.956     2.399    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.428 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.044     3.471    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X2Y18         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.301     3.170    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.466    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                 -0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X44Y125    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X44Y125    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/sela_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/st40_sender_inst/dout_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 1.300ns (15.908%)  route 6.872ns (84.092%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 13.972 - 8.318 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.546     2.901    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.978 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.559     4.537    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.618 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      1.383     6.001    core_inst/st40_sender_inst/CLK
    SLICE_X73Y157        FDRE                                         r  core_inst/st40_sender_inst/sela_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y157        FDRE (Prop_fdre_C_Q)         0.379     6.380 r  core_inst/st40_sender_inst/sela_reg[1]/Q
                         net (fo=9, estimated)        0.807     7.187    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/sela__0[1]
    SLICE_X74Y158        LUT3 (Prop_lut3_I2_O)        0.128     7.315 f  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/genfifo[3].fifo_inst_i_11__31/O
                         net (fo=25, estimated)       0.869     8.184    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[6].stc_inst/genfifo[3].fifo_inst_3
    SLICE_X71Y158        LUT6 (Prop_lut6_I3_O)        0.268     8.452 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[6].stc_inst/genfifo[3].fifo_inst_i_1__17/O
                         net (fo=40, estimated)       2.048    10.500    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/gen_rden_a[3].gen_rden_c[6].fifo_rden_reg[3]_254
    SLICE_X47Y195        LUT6 (Prop_lut6_I4_O)        0.105    10.605 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/dout_reg[19]_i_19/O
                         net (fo=1, estimated)        1.235    11.840    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/dout_reg[19]_i_19_n_0
    SLICE_X66Y179        LUT6 (Prop_lut6_I0_O)        0.105    11.945 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/dout_reg[19]_i_16/O
                         net (fo=1, estimated)        0.718    12.663    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[19]_i_4_1
    SLICE_X65Y169        LUT6 (Prop_lut6_I5_O)        0.105    12.768 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[19]_i_12/O
                         net (fo=1, estimated)        0.925    13.693    core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[6].stc_inst/dout_reg_reg[19]_1
    SLICE_X65Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.798 f  core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[6].stc_inst/dout_reg[19]_i_4/O
                         net (fo=1, estimated)        0.270    14.068    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/dout_reg_reg[19]_1
    SLICE_X64Y145        LUT6 (Prop_lut6_I4_O)        0.105    14.173 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/dout_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    14.173    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst_n_33
    SLICE_X64Y145        FDRE                                         r  core_inst/st40_sender_inst/dout_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.210     9.528    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.605 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.441    11.046    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.119 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.481    12.600    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.677 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      1.295    13.972    core_inst/st40_sender_inst/CLK
    SLICE_X64Y145        FDRE                                         r  core_inst/st40_sender_inst/dout_reg_reg[19]/C
                         clock pessimism              0.259    14.231    
                         clock uncertainty           -0.062    14.169    
    SLICE_X64Y145        FDRE (Setup_fdre_C_D)        0.072    14.241    core_inst/st40_sender_inst/dout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.632     0.632    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.658 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.649     1.307    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.357 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.773     2.130    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.156 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      0.642     2.798    core_inst/sender0_spy_lo_inst/CLK
    SLICE_X68Y86         FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.164     2.962 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[12]/Q
                         net (fo=1, estimated)        0.207     3.169    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/Q[0]
    RAMB18_X4Y34         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.665     0.665    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.694 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.921     1.615    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.668 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.814     2.482    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.511 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      0.952     3.463    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/CLK
    RAMB18_X4Y34         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.592     2.871    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.167    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X66Y92        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X66Y92        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.694ns (25.543%)  route 2.023ns (74.457%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 9.960 - 4.159 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.546     2.901    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.978 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.559     4.537    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.618 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      1.555     6.173    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X47Y220        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y220        FDRE (Prop_fdre_C_Q)         0.379     6.552 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, estimated)        0.681     7.233    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X46Y220        LUT4 (Prop_lut4_I3_O)        0.105     7.338 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_6__0/O
                         net (fo=1, estimated)        0.668     8.006    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_6__0_n_0
    SLICE_X46Y220        LUT4 (Prop_lut4_I3_O)        0.105     8.111 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, estimated)        0.142     8.253    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X46Y220        LUT2 (Prop_lut2_I0_O)        0.105     8.358 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=16, estimated)       0.532     8.890    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X47Y218        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.210     5.369    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.446 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.441     6.887    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.960 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.481     8.441    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      1.442     9.960    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X47Y218        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.349    10.309    
                         clock uncertainty           -0.056    10.253    
    SLICE_X47Y218        FDRE (Setup_fdre_C_CE)      -0.168    10.085    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.085    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.892%)  route 0.119ns (25.108%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.632     0.632    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.658 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.649     1.307    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.357 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.773     2.130    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.156 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      0.582     2.738    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X51Y199        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.141     2.879 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, estimated)        0.119     2.998    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X51Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.158 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     3.158    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_0
    SLICE_X51Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.212 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.212    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_7
    SLICE_X51Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.665     0.665    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.694 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.921     1.615    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.668 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.814     2.482    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.511 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      0.945     3.456    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X51Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.360     3.096    
    SLICE_X51Y200        FDRE (Hold_fdre_C_D)         0.105     3.201    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X56Y198       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X56Y198       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 11.106 - 8.317 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.644     2.999    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.734     3.839    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.184 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.184    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     8.317    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.612    10.347    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    10.416 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.690    11.106    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.022    12.128    
                         clock uncertainty           -0.035    12.093    
    SLICE_X48Y201        FDRE (Setup_fdre_C_D)        0.072    12.165    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  6.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.319     0.760    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.780 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.302     1.082    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.414 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.414    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.336     1.068    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.111 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.529     1.640    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.542     1.098    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.215    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFH/I       n/a            1.592         8.317       6.725      BUFHCE_X0Y48   core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.158       3.304      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.553ns (59.184%)  route 1.071ns (40.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.932     5.915    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[11])
                                                      1.438     7.353 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[11]
                         net (fo=2, estimated)        1.071     8.424    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[11]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.115     8.539 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X49Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.470    10.888    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.965 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.588    12.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.099    13.652    
                         clock uncertainty           -0.035    13.617    
    SLICE_X49Y4          FDCE (Setup_fdce_C_D)        0.069    13.686    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.767     1.208    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.234 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.715     1.949    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y21         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.281 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.281    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y21         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.808     1.540    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.569 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.991     2.560    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y21         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.596     1.963    
    SLICE_X48Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.080    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :           74  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation       -4.181ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.545ns (36.666%)  route 4.396ns (63.334%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 14.744 - 8.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.824     7.392    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X1Y8          RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     9.517 r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DOBDO[1]
                         net (fo=1, estimated)        1.539    11.056    gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/spy_bufr[4][3][13]
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.105    11.161 r  gen_spy_afe[4].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_526/O
                         net (fo=1, estimated)        1.079    12.240    gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_157_2
    SLICE_X74Y54         LUT6 (Prop_lut6_I3_O)        0.105    12.345 r  gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_291/O
                         net (fo=1, estimated)        0.453    12.798    gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_291_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.105    12.903 r  gen_spy_afe[4].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_157/O
                         net (fo=1, estimated)        0.779    13.682    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_61
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.105    13.787 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_53/O
                         net (fo=1, estimated)        0.546    14.333    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[13]
    RAMB36_X6Y11         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.484    14.744    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y11         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.321    15.066    
                         clock uncertainty           -0.077    14.989    
    RAMB36_X6Y11         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[13])
                                                     -0.641    14.348    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[58]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.437%)  route 0.246ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     0.631     3.260    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X82Y60         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     3.401 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata_reg[58]/Q
                         net (fo=2, estimated)        0.246     3.647    FIFO_SYNC_inst/Q[58]
    RAMB36_X5Y11         FIFO36E1                                     r  FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[58]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     0.954     3.962    FIFO_SYNC_inst/userclk2_out
    RAMB36_X5Y11         FIFO36E1                                     r  FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.387     3.575    
    RAMB36_X5Y11         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[58])
                                                      0.296     3.871    FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y12     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X84Y69     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X84Y69     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       13.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.694ns (25.751%)  route 2.001ns (74.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns = ( 22.834 - 16.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.695     7.263    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X49Y26         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.379     7.642 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, estimated)        0.679     8.321    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.426 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, estimated)        0.474     8.900    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.105     9.005 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, estimated)        0.395     9.400    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.105     9.505 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, estimated)       0.453     9.958    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X49Y25         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470    17.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    19.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.958    21.184    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.261 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.573    22.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X49Y25         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.404    23.238    
                         clock uncertainty           -0.085    23.153    
    SLICE_X49Y25         FDRE (Setup_fdre_C_CE)      -0.168    22.985    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 13.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.916%)  route 0.263ns (65.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      0.724     3.353    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     3.494 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/Q
                         net (fo=1, estimated)        0.263     3.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_9[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.224     4.232    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.620     3.612    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.105     3.717    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y21        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y21        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clk0_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        7.498ns,  Total Violation        0.000ns
Hold  :          775  Failing Endpoints,  Worst Slack       -0.261ns,  Total Violation      -46.889ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.199ns (15.072%)  route 6.756ns (84.928%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 14.353 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        1.709    -0.937    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.623    -4.560 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.832    -2.728    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.647 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.717    -0.930    fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/mclk
    ILOGIC_X0Y230        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y230        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    -0.397 r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/Q3
                         net (fo=21, estimated)       4.573     4.176    fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch3_0_reg_reg[13]_i_5_2[2]
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.105     4.281 r  fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch1_0_reg[2]_i_12__0/O
                         net (fo=1, routed)           0.000     4.281    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0_0
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.206     4.487 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg_reg[2]_i_5__0/O
                         net (fo=1, estimated)        0.628     5.115    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg_reg[2]_i_5__0_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.250     5.365 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0/O
                         net (fo=1, estimated)        0.266     5.631    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_2__0_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.105     5.736 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch1_0_reg[2]_i_1__0/O
                         net (fo=4, estimated)        1.289     7.025    core_inst/gen_stream_sender[2].stream_sender_inst/ch1_3_reg_reg[13]_0[2]
    SLICE_X42Y112        FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134    18.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.198    10.802 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        2.175    12.978    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    13.055 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        1.595    14.650    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.414    11.235 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.740    12.976    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.053 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.300    14.353    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    SLICE_X42Y112        FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]/C
                         clock pessimism              0.300    14.653    
                         clock uncertainty           -0.097    14.555    
    SLICE_X42Y112        FDRE (Setup_fdre_C_D)       -0.033    14.522    core_inst/gen_stream_sender[2].stream_sender_inst/ch1_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.261ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.431%)  route 0.252ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        0.722    -0.292    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.656    -1.948 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.908    -1.040    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.655    -0.359    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X44Y51         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.195 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/dia_reg_reg[10]/Q
                         net (fo=1, estimated)        0.252     0.057    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/Q[2]
    RAMB18_X2Y18         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        0.997    -0.692    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.983    -2.676 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.956    -1.719    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.044    -0.647    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X2Y18         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.669     0.022    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.318    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                 -0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X44Y125    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X44Y125    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y8    endpoint_inst/mmcm0_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        6.433ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.019ns,  Total Violation       -0.019ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.589ns (19.292%)  route 2.464ns (80.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      1.521    -1.125    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X86Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.379    -0.746 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[0]/Q
                         net (fo=14, estimated)       0.854     0.108    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state[0]
    SLICE_X86Y79         LUT4 (Prop_lut4_I3_O)        0.105     0.213 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1/O
                         net (fo=18, estimated)       1.072     1.285    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1_n_0
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.105     1.390 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1/O
                         net (fo=16, estimated)       0.538     1.928    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1_n_0
    SLICE_X92Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134    12.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.198     4.802 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        2.175     6.978    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.055 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      1.430     8.485    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X92Y82         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/C
                         clock pessimism              0.373     8.858    
                         clock uncertainty           -0.074     8.784    
    SLICE_X92Y82         FDRE (Setup_fdre_C_R)       -0.423     8.361    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  6.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/init_wait_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.442%)  route 0.251ns (54.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      0.582    -0.432    core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/sysclk_in
    SLICE_X48Y199        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/init_wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y199        FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/init_wait_done_reg/Q
                         net (fo=2, estimated)        0.251    -0.017    core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/init_wait_done
    SLICE_X48Y200        LUT2 (Prop_lut2_I0_O)        0.045     0.028 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_i_1/O
                         net (fo=1, routed)           0.000     0.028    core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_i_1_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      0.945    -0.744    core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/sysclk_in
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_reg/C
                         clock pessimism              0.671    -0.074    
    SLICE_X48Y200        FDRE (Hold_fdre_C_D)         0.121     0.047    core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/state_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                 -0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK  n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1  core_inst/core_mgt4_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2   n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0    endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X48Y200      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X48Y200      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.870ns (26.134%)  route 2.459ns (73.866%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.792    -0.854    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X35Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.379    -0.475 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, estimated)        0.825     0.350    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.119     0.469 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, estimated)        0.693     1.162    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.267     1.429 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, estimated)        0.379     1.808    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.105     1.913 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, estimated)       0.562     2.475    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134     7.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.198    -0.198 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.175     1.978    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.055 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.665     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X36Y42         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/C
                         clock pessimism              0.380     4.100    
                         clock uncertainty           -0.067     4.033    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.423     3.610    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.919%)  route 0.073ns (34.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.685    -0.329    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X37Y55         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDPE (Prop_fdpe_C_Q)         0.141    -0.188 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, estimated)        0.073    -0.115    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X37Y55         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.960    -0.729    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X37Y55         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.417    -0.313    
    SLICE_X37Y55         FDPE (Hold_fdpe_C_D)         0.075    -0.238    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X54Y61     count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X54Y61     count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.176ns,  Total Violation       -0.233ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.433ns (23.830%)  route 1.384ns (76.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 9.948 - 4.000 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.561     6.298    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clko
    SLICE_X132Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y72        FDRE (Prop_fdre_C_Q)         0.433     6.731 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/Q
                         net (fo=63, estimated)       1.384     8.115    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/SS[0]
    SLICE_X102Y92        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427     5.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611     6.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.707     8.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.445     9.948    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X102Y92        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                         clock pessimism              0.140    10.088    
                         clock uncertainty           -0.229     9.859    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.423     9.436    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.395%)  route 0.286ns (60.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.648     2.783    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/clk
    SLICE_X99Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.141     2.924 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/Q
                         net (fo=1, estimated)        0.286     3.210    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.045     3.255 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0/O
                         net (fo=1, routed)           0.000     3.255    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0_n_0
    SLICE_X103Y92        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.926     3.355    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X103Y92        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/C
                         clock pessimism             -0.244     3.111    
                         clock uncertainty            0.229     3.340    
    SLICE_X103Y92        FDRE (Hold_fdre_C_D)         0.091     3.431    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                 -0.176    





---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        2.546ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.238ns,  Total Violation       -3.481ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk62p5 rise@16.000ns - ep_clk2x rise@12.000ns)
  Data Path Delay:        1.009ns  (logic 0.379ns (37.562%)  route 0.630ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.353ns = ( 18.353 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                     12.000    12.000 r  
    AC3                                               0.000    12.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    12.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923    12.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449    13.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757    14.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653    14.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.797    16.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    16.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.616    18.353    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X153Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDRE (Prop_fdre_C_Q)         0.379    18.732 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, estimated)       0.630    19.362    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X152Y81        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      1.509    22.012    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X152Y81        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/C
                         clock pessimism              0.140    22.152    
                         clock uncertainty           -0.229    21.923    
    SLICE_X152Y81        FDRE (Setup_fdre_C_D)       -0.015    21.908    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg
  -------------------------------------------------------------------
                         required time                         21.908    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                  2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.238ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.441%)  route 0.156ns (52.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.676     2.811    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X153Y75        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDRE (Prop_fdre_C_Q)         0.141     2.952 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, estimated)       0.156     3.108    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X152Y74        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=560, estimated)      0.948     3.377    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X152Y74        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.229     3.362    
    SLICE_X152Y74        FDRE (Hold_fdre_C_CE)       -0.016     3.346    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                 -0.238    





---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -0.339ns,  Total Violation       -7.931ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.433ns (50.525%)  route 0.424ns (49.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 14.849 - 8.000 ) 
    Source Clock Delay      (SCD):    7.279ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.711     7.279    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X46Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.433     7.712 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, estimated)        0.424     8.136    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X45Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.588    14.849    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.200    15.049    
                         clock uncertainty           -0.205    14.844    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)       -0.047    14.797    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.339ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      0.721     3.350    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     3.491 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, estimated)        0.128     3.620    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     0.998     4.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.322     3.684    
                         clock uncertainty            0.205     3.889    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.070     3.959    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                 -0.339    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :           22  Failing Endpoints,  Worst Slack       -0.355ns,  Total Violation       -6.438ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.193ns  (logic 0.348ns (15.869%)  route 1.845ns (84.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 23.069 - 16.000 ) 
    Source Clock Delay      (SCD):    7.279ns = ( 15.279 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     9.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     9.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721    11.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061    13.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.711    15.279    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X49Y41         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDPE (Prop_fdpe_C_Q)         0.348    15.627 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, estimated)        1.845    17.472    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470    17.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    19.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.958    21.184    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.261 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.809    23.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.200    23.270    
                         clock uncertainty           -0.205    23.065    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.709    22.356    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -17.472    
  -------------------------------------------------------------------
                         slack                                  4.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.355ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.331%)  route 0.119ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     0.725     3.354    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     3.495 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, estimated)        0.119     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.003     4.011    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.322     3.689    
                         clock uncertainty            0.205     3.894    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.075     3.969    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.969    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                 -0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.348ns (29.923%)  route 0.815ns (70.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.700     5.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X49Y20         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDPE (Prop_fdpe_C_Q)         0.348     6.031 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, estimated)       0.815     6.846    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.470    10.888    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.965 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.588    12.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              1.099    13.652    
                         clock uncertainty           -0.035    13.617    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.468    13.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  6.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.526%)  route 0.256ns (64.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.767     1.208    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.234 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.723     1.957    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y10         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     2.098 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, estimated)        0.256     2.354    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.808     1.540    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.569 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.002     2.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.596     1.974    
    SLICE_X50Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.882    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        2.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.484ns (14.194%)  route 2.926ns (85.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.816ns = ( 14.816 - 8.000 ) 
    Source Clock Delay      (SCD):    7.124ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.556     7.124    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X101Y60        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDRE (Prop_fdre_C_Q)         0.379     7.503 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, estimated)     1.185     8.688    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X111Y78        LUT2 (Prop_lut2_I0_O)        0.105     8.793 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, estimated)        1.741    10.534    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X8Y19         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.556    14.816    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X8Y19         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.381    15.198    
                         clock uncertainty           -0.077    15.121    
    RAMB36_X8Y19         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    13.053    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.227ns (43.317%)  route 0.297ns (56.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     0.755     3.384    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X41Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDPE (Prop_fdpe_C_Q)         0.128     3.512 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, estimated)        0.058     3.570    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.099     3.669 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, estimated)        0.239     3.908    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X45Y45         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2769, estimated)     1.004     4.012    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.620     3.392    
    SLICE_X45Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     3.297    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.379ns (18.893%)  route 1.627ns (81.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 3.633 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.635    -1.011    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X37Y55         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDPE (Prop_fdpe_C_Q)         0.379    -0.632 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, estimated)       1.627     0.995    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X47Y29         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134     7.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.198    -0.198 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.175     1.978    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.055 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.578     3.633    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y29         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.313     3.946    
                         clock uncertainty           -0.067     3.879    
    SLICE_X47Y29         FDCE (Recov_fdce_C_CLR)     -0.331     3.548    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.548    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  2.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.631%)  route 0.431ns (75.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.685    -0.329    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X37Y55         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDPE (Prop_fdpe_C_Q)         0.141    -0.188 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, estimated)       0.431     0.244    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X38Y37         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.030    -0.659    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X38Y37         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.668     0.008    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.327    





