// Seed: 3864367218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  assign id_5[~1 :-1] = id_1;
  logic id_6;
  ;
  assign id_3 = $unsigned(97);
  ;
  wire id_7, id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1
    , id_7,
    input wand id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri1 id_5
);
  wor id_8 = -1 == 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
