# aclk {FREQ_HZ 100000000 CLK_DOMAIN AXI4Lite_singleRW_sys_m_axi_aclk_0 PHASE 0.0}
# Clock Domain: AXI4Lite_singleRW_sys_m_axi_aclk_0
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
