cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00c10064
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00c10064
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00c10064
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000005
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00c10064
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000064
aluout 00000064
cycle_counter 00000006
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 7
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10064
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000064
aluout 00000064
cycle_counter 00000007
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 8
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10064
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000064
aluout 00000064
cycle_counter 00000008
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 9
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810000
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000064
alu0 00000000
alu1 00000064
aluout 00000064
cycle_counter 00000009
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 10
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000064
cycle_counter 0000000a
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 11
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000064
cycle_counter 0000000b
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 12
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000000c
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 13
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00810000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000000d
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 14
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00810000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000000e
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 15
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01810002
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000000f
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 16
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01810002
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000010
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 17
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01810002
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000002
aluout 00000000
cycle_counter 00000011
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 18
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01810002
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000002
aluout 00000002
cycle_counter 00000012
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 19
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 01810002
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000002
aluout 00000002
cycle_counter 00000013
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 20
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 01810002
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000002
aluout 00000002
cycle_counter 00000014
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 21
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 11030000
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000002
alu0 00000000
alu1 00000002
aluout 00000002
cycle_counter 00000015
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 22
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 11030000
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000002
aluout 00000002
cycle_counter 00000016
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 23
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 11030000
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 00000017
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 24
r2 00000000
r3 00000064
r4 00000000
r5 00000000
r6 00000002
r7 00000000
pc 00000003
inst 11030000
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 00000018
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 25
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 11030000
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 00000019
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 26
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 11030000
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 0000001a
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 27
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 014103e8
opcode 00000008
dst 00000004
src0 00000000
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 0000001b
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 28
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 014103e8
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 00000064
aluout 00000002
cycle_counter 0000001c
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 29
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 014103e8
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 00000002
cycle_counter 0000001d
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 30
r2 00000000
r3 00000064
r4 000000c8
r5 00000000
r6 00000002
r7 00000000
pc 00000004
inst 014103e8
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 0000001e
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 31
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 014103e8
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 0000001f
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 32
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 014103e8
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000020
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 33
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 142c000a
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000021
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 34
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 142c000a
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000022
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 35
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 142c000a
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 000003e8
alu1 000000c8
aluout 000003e8
cycle_counter 00000023
ctl_state 00000005

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000000

cycle 36
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000005
inst 142c000a
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 000003e8
alu1 000000c8
aluout 00000001
cycle_counter 00000024
ctl_state 00000006

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000000

cycle 37
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 142c000a
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 000003e8
alu1 000000c8
aluout 00000001
cycle_counter 00000025
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000000

cycle 38
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 142c000a
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 000003e8
alu1 000000c8
aluout 00000001
cycle_counter 00000026
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000000

cycle 39
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 17800000
opcode 0000000a
dst 00000000
src0 00000005
src1 00000004
immediate 0000000a
alu0 000003e8
alu1 000000c8
aluout 00000001
cycle_counter 00000027
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000000

cycle 40
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 000003e8
alu1 000000c8
aluout 00000001
cycle_counter 00000028
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000000

cycle 41
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000029
ctl_state 00000005

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000001

cycle 42
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000002
r7 00000000
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002a
ctl_state 00000006

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000001

cycle 43
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002b
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000002

cycle 44
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002c
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000002

cycle 45
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 12330000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002d
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000002

cycle 46
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002e
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000002

cycle 47
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 0000002f
ctl_state 00000005

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000003

cycle 48
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000030
ctl_state 00000006

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000003

cycle 49
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000031
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000003

cycle 50
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000032
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000003

cycle 51
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 26160006
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000033
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000003

cycle 52
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000034
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000003

cycle 53
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000035
ctl_state 00000005

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000004

cycle 54
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000000
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000036
ctl_state 00000006

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000004

cycle 55
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000037
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000005

cycle 56
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000038
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000005

cycle 57
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000039
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000005

cycle 58
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000003a
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000005

cycle 59
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000003b
ctl_state 00000005

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000006

cycle 60
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000003c
ctl_state 00000006

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000006

cycle 61
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000003d
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000007

cycle 62
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000003e
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000007

cycle 63
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 12330000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000003f
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000007

cycle 64
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000040
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000007

cycle 65
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000041
ctl_state 00000005

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000008

cycle 66
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000042
ctl_state 00000006

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000008

cycle 67
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000043
ctl_state 00000001

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000008

cycle 68
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000044
ctl_state 00000002

dma_state 00000001
dma_status 00000001
dma_transfer_counter 00000008

cycle 69
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 26160006
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000045
ctl_state 00000003

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000008

cycle 70
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000001
alu1 00000064
aluout 00000001
cycle_counter 00000046
ctl_state 00000004

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000008

cycle 71
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000047
ctl_state 00000005

dma_state 00000003
dma_status 00000001
dma_transfer_counter 00000009

cycle 72
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000048
ctl_state 00000006

dma_state 00000002
dma_status 00000001
dma_transfer_counter 00000009

cycle 73
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000049
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 74
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000004a
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 75
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000004b
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 76
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000004c
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 77
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000004d
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 78
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000001
r7 00000008
pc 00000006
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000004e
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 79
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000004f
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 80
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000050
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 81
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 12330000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000051
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 82
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000052
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 83
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000053
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 84
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000007
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000054
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 85
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000055
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 86
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 12330000
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000056
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 87
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 26160006
opcode 00000009
dst 00000000
src0 00000006
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000057
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 88
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000064
aluout 00000000
cycle_counter 00000058
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 89
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000059
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 90
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000008
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005a
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 91
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005b
ctl_state 00000001

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 92
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 26160006
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005c
ctl_state 00000002

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 93
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 30000000
opcode 00000013
dst 00000000
src0 00000002
src1 00000006
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005d
ctl_state 00000003

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 94
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005e
ctl_state 00000004

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 95
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005f
ctl_state 00000005

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

cycle 96
r2 00000000
r3 00000064
r4 000000c8
r5 000003e8
r6 00000000
r7 00000008
pc 00000009
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000060
ctl_state 00000006

dma_state 00000000
dma_status 00000000
dma_transfer_counter 00000000

