# SemiConductor Packaging workshop
Notes summarized for the Semiconductor workshop attended between 9th and 18th May 2025

## 1.	Packaging Evolution: From Basics to 3D Integration
    	-[Introduction to Semiconductor Packaging and Industry Overview]
    	-[Understanding Package Requirements and Foundational Package Types]
    	-[Evolving Package Architectures from Single-chip to Multi-chip modules]
    	-[Interposers, Redistribution layer,s and 3D Packaging Approaches]
    	-[Comparative Analysis and Selecting the Right Packaging Solution]
## 2.	From Wafer to Package: Assembly and Manufacturing Essentials
    	Setting the Stage: Supply Chain and Facilities
    	Wafer pre-preparation: Grinding and Dicing
    	Wire Bond Packaging: Die attach to Molding
    	Flip Chip Assembly: Bump Formation and Underfill
    	Wafer Level Packaging And Conclusion
## 3.	Labs: Thermal Simulation of Semiconductor Packages with ANSYS
    	Introduction And Getting Started With ANSYS Electronics Desktop
    	Setting Up A Flip-Chip BGA Package
    	Material Definitions And Thermal Power Sources
    	Meshing And Running The Thermal Analysis
    	Summary
## 4.	Ensuring Package Reliability: Testing and Performance Validation
    	Introduction to Package Testing and Electrical Functionality Checks
    	Reliability and Performance Testing of Semiconductor Packages
## 5.	Package Design and Modeling: Building a Semiconductor Package from Scratch
    	Introduction to Package Cross-Section Modeling in ANSYS Electronics Desktop
    	Creating the Die and Substrate in AEDT
    	Adding Die Attach Material and Bond Pads
    	Wire Bond Creation and Material Assignment
    	Applying Mold Compound and Finalizing the Package Model
## 6.	Conclusion: Semiconductor Packaging

