Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e4a37838e0db470c8496f9968331c739 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/block_ram/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" Line 6. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/pc_reg.v" Line 2. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/if.v" Line 1. Module iFetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/ctrl.v" Line 1. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/mem_ctrl.v" Line 2. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/if_id.v" Line 2. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/id.v" Line 2. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/regfile.v" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/id_ex.v" Line 2. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/ex.v" Line 3. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/ex_mem.v" Line 3. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/mem.v" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/mem_wb.v" Line 3. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/new/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/fifo/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/uart/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/uart/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/uart/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/uart/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/fifo/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CA/CPU/project_cpu/project_cpu.srcs/sources_1/common/fifo/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.iFetch
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
