var group___n_v_i_c___peripheral =
[
    [ "NVIC - Register accessor macros", "group___n_v_i_c___register___accessor___macros.html", "group___n_v_i_c___register___accessor___macros" ],
    [ "NVIC Register Masks", "group___n_v_i_c___register___masks.html", "group___n_v_i_c___register___masks" ],
    [ "NVIC_MemMap", "struct_n_v_i_c___mem_map.html", [
      [ "IABR", "struct_n_v_i_c___mem_map.html#a1e5989564de4afa5f8d3197cc3ffa30c", null ],
      [ "ICER", "struct_n_v_i_c___mem_map.html#ad86e385d35a5a94ca356cfb0a4d536dc", null ],
      [ "ICPR", "struct_n_v_i_c___mem_map.html#a498f2253896d6d66e72d85f895078e8c", null ],
      [ "IP", "struct_n_v_i_c___mem_map.html#a09fcb2f2af9d2cc9eec87cd16eccfbe5", null ],
      [ "ISER", "struct_n_v_i_c___mem_map.html#afad122af9d1034151c229412a0fd7ddb", null ],
      [ "ISPR", "struct_n_v_i_c___mem_map.html#a5fccbf168b6f98e4d5dbd0db44291310", null ],
      [ "RESERVED_0", "struct_n_v_i_c___mem_map.html#a5f6d9bfef29e6a483d61691190a726b1", null ],
      [ "RESERVED_1", "struct_n_v_i_c___mem_map.html#a3ea195a17f613d3312427f1c8f6fcd03", null ],
      [ "RESERVED_2", "struct_n_v_i_c___mem_map.html#adb8720b58ecda6dfc3c681a98be82885", null ],
      [ "RESERVED_3", "struct_n_v_i_c___mem_map.html#a0e08835c8a0a28927e7a917c171bb15e", null ],
      [ "RESERVED_4", "struct_n_v_i_c___mem_map.html#ab31944721a13f7a848d59bb373d6003d", null ],
      [ "RESERVED_5", "struct_n_v_i_c___mem_map.html#a5145ad24476cb07fa76c6b9202c1668a", null ],
      [ "STIR", "struct_n_v_i_c___mem_map.html#adad90a08d8171eac043892a2e400a4af", null ]
    ] ],
    [ "NVIC_BASE_PTR", "group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5", null ],
    [ "NVIC_BASE_PTR", "group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5", null ],
    [ "NVIC_MemMapPtr", "group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7", null ],
    [ "NVIC_MemMapPtr", "group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7", null ]
];