

================================================================
== Vivado HLS Report for 'example_axi_stream_pass_alt'
================================================================
* Date:           Thu Sep 05 20:34:08 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      0.00|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       3|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       2|       5|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_nbreadreq_fu_36_p7  |    and   |      0|  0|   1|           1|           0|
    |ap_sig_55               |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|   2|           2|           1|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |In_r_TDATA_blk_n             |   1|          2|    1|          2|
    |Out_r_TDATA_blk_n            |   1|          2|    1|          2|
    |ap_sig_ioackin_Out_r_TREADY  |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |   3|          6|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  1|   0|    1|          0|
    |ap_reg_ioackin_Out_r_TREADY  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|ap_start           |  in |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|ap_done            | out |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|ap_idle            | out |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|ap_ready           | out |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|In_r_TDATA_blk_n   | out |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|Out_r_TDATA_blk_n  | out |    1| ap_ctrl_hs | example_axi_stream_pass_alt | return value |
|In_r_TDATA         |  in |  256|    axis    |         In_V_data_V         |    pointer   |
|In_r_TVALID        |  in |    1|    axis    |         In_V_data_V         |    pointer   |
|In_r_TREADY        | out |    1|    axis    |         In_V_user_V         |    pointer   |
|In_r_TUSER         |  in |   12|    axis    |         In_V_user_V         |    pointer   |
|In_r_TKEEP         |  in |   32|    axis    |         In_V_keep_V         |    pointer   |
|In_r_TLAST         |  in |    1|    axis    |         In_V_last_V         |    pointer   |
|In_r_TID           |  in |    3|    axis    |          In_V_id_V          |    pointer   |
|Out_r_TDATA        | out |  256|    axis    |         Out_V_data_V        |    pointer   |
|Out_r_TVALID       | out |    1|    axis    |         Out_V_user_V        |    pointer   |
|Out_r_TREADY       |  in |    1|    axis    |         Out_V_user_V        |    pointer   |
|Out_r_TUSER        | out |   12|    axis    |         Out_V_user_V        |    pointer   |
|Out_r_TKEEP        | out |   32|    axis    |         Out_V_keep_V        |    pointer   |
|Out_r_TLAST        | out |    1|    axis    |         Out_V_last_V        |    pointer   |
|Out_r_TID          | out |    3|    axis    |          Out_V_id_V         |    pointer   |
+-------------------+-----+-----+------------+-----------------------------+--------------+

