$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # data_in [3:0] $end
  $var wire 4 $ data_out [3:0] $end
  $scope module shift_register $end
   $var wire 4 # data_in [3:0] $end
   $var wire 4 $ data_out [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1010 #
b0101 $
#10
b1100 #
b0110 $
