Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 20 18:13:37 2019
| Host         : PortatilCarmen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MAC_timing_summary_routed.rpt -pb MAC_timing_summary_routed.pb -rpx MAC_timing_summary_routed.rpx -warn_on_violation
| Design       : MAC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.984        0.000                      0                  460        0.085        0.000                      0                  460        5.375        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.875}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.984        0.000                      0                  313        0.085        0.000                      0                  313        5.375        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.903        0.000                      0                  147        0.231        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 acc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 3.976ns (48.158%)  route 4.281ns (51.842%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.621     5.224    clk_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  acc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  acc_reg_reg[0]/Q
                         net (fo=3, routed)           4.281     9.960    s_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.481 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.481    s[0]
    H17                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 acc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.009ns (49.224%)  route 4.135ns (50.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.217    clk_IBUF_BUFG
    SLICE_X52Y68         FDCE                                         r  acc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  acc_reg_reg[2]/Q
                         net (fo=3, routed)           4.135     9.808    s_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.360 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.360    s[2]
    J13                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 acc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 4.053ns (50.224%)  route 4.017ns (49.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.621     5.224    clk_IBUF_BUFG
    SLICE_X50Y68         FDCE                                         r  acc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  acc_reg_reg[1]/Q
                         net (fo=3, routed)           4.017     9.759    s_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.294 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.294    s[1]
    K15                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 acc_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[19]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 3.990ns (49.604%)  route 4.054ns (50.396%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.623     5.226    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  acc_reg_reg[19]/Q
                         net (fo=2, routed)           4.054     9.736    s_OBUF[19]
    G14                  OBUF (Prop_obuf_I_O)         3.534    13.270 r  s_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.270    s[19]
    G14                                                               r  s[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 acc_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[16]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 4.023ns (53.139%)  route 3.548ns (46.861%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.623     5.226    clk_IBUF_BUFG
    SLICE_X47Y68         FDCE                                         r  acc_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  acc_reg_reg[16]/Q
                         net (fo=3, routed)           3.548     9.230    s_OBUF[16]
    R12                  OBUF (Prop_obuf_I_O)         3.567    12.797 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.797    s[16]
    R12                                                               r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 acc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 4.008ns (52.919%)  route 3.566ns (47.081%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.217    clk_IBUF_BUFG
    SLICE_X52Y68         FDCE                                         r  acc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  acc_reg_reg[4]/Q
                         net (fo=3, routed)           3.566     9.238    s_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.790 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.790    s[4]
    R18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 acc_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[18]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 4.109ns (55.456%)  route 3.301ns (44.544%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.623     5.226    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.419     5.645 r  acc_reg_reg[18]/Q
                         net (fo=3, routed)           3.301     8.946    s_OBUF[18]
    N15                  OBUF (Prop_obuf_I_O)         3.690    12.636 r  s_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.636    s[18]
    N15                                                               r  s[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 acc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 4.007ns (54.072%)  route 3.403ns (45.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.217    clk_IBUF_BUFG
    SLICE_X52Y68         FDCE                                         r  acc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  acc_reg_reg[3]/Q
                         net (fo=3, routed)           3.403     9.076    s_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.626 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.626    s[3]
    N14                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 acc_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[17]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 3.977ns (54.546%)  route 3.314ns (45.454%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.623     5.226    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  acc_reg_reg[17]/Q
                         net (fo=3, routed)           3.314     8.996    s_OBUF[17]
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.517 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.517    s[17]
    M16                                                               r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 acc_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 4.026ns (55.340%)  route 3.249ns (44.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.625     5.228    clk_IBUF_BUFG
    SLICE_X49Y67         FDCE                                         r  acc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  acc_reg_reg[14]/Q
                         net (fo=3, routed)           3.249     8.933    s_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.503 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.503    s[14]
    V12                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.500    14.465    
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  1.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 s_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.838%)  route 0.269ns (59.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X57Y68         FDCE                                         r  s_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  s_reg_reg[13]/Q
                         net (fo=2, routed)           0.269     1.888    CSA_FINAL/RCA_03_0/FA0/acc_reg_reg[18][13]
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.933 r  CSA_FINAL/RCA_03_0/FA0/acc_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.933    CSA_FINAL_n_6
    SLICE_X49Y67         FDCE                                         r  acc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.829     1.994    clk_IBUF_BUFG
    SLICE_X49Y67         FDCE                                         r  acc_reg_reg[13]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X49Y67         FDCE (Hold_fdce_C_D)         0.104     1.847    acc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 weight_in[1][4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.943ns (16.713%)  route 4.700ns (83.287%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R3                                                0.000     0.100 r  weight_in[1][4] (IN)
                         net (fo=0)                   0.000     0.100    weight_in[1][4]
    R3                   IBUF (Prop_ibuf_I_O)         0.847     0.947 r  b_reg_reg[1][4]_i_2/O
                         net (fo=1, routed)           4.700     5.647    b_reg_reg[1][4]_i_2_n_0
    SLICE_X87Y71         LUT3 (Prop_lut3_I2_O)        0.096     5.743 r  b_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     5.743    b_next[1][4]
    SLICE_X87Y71         FDCE                                         r  b_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X87Y71         FDCE                                         r  b_reg_reg[1][4]/C
                         clock pessimism              0.000     5.321    
                         clock uncertainty            0.035     5.356    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.289     5.645    b_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           5.743    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 s_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.184ns (33.768%)  route 0.361ns (66.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.476    clk_IBUF_BUFG
    SLICE_X53Y68         FDCE                                         r  s_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  s_reg_reg[18]/Q
                         net (fo=3, routed)           0.361     1.978    CSA_FINAL/RCA_03_0/FA0/acc_reg_reg[18][18]
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.021 r  CSA_FINAL/RCA_03_0/FA0/acc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.021    CSA_FINAL_n_1
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.993    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[18]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X48Y68         FDCE (Hold_fdce_C_D)         0.107     1.849    acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 s_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.190ns (35.041%)  route 0.352ns (64.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X57Y67         FDCE                                         r  s_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  s_reg_reg[11]/Q
                         net (fo=2, routed)           0.352     1.972    CSA_FINAL/RCA_03_0/FA0/acc_reg_reg[18][11]
    SLICE_X48Y67         LUT3 (Prop_lut3_I1_O)        0.049     2.021 r  CSA_FINAL/RCA_03_0/FA0/acc_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.021    CSA_FINAL_n_8
    SLICE_X48Y67         FDCE                                         r  acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.829     1.994    clk_IBUF_BUFG
    SLICE_X48Y67         FDCE                                         r  acc_reg_reg[11]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y67         FDCE (Hold_fdce_C_D)         0.104     1.847    acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 s_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.265%)  route 0.407ns (68.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X57Y68         FDCE                                         r  s_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  s_reg_reg[12]/Q
                         net (fo=2, routed)           0.407     2.025    CSA_FINAL/RCA_03_0/FA0/acc_reg_reg[18][12]
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.044     2.069 r  CSA_FINAL/RCA_03_0/FA0/acc_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.069    CSA_FINAL_n_7
    SLICE_X49Y67         FDCE                                         r  acc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.829     1.994    clk_IBUF_BUFG
    SLICE_X49Y67         FDCE                                         r  acc_reg_reg[12]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X49Y67         FDCE (Hold_fdce_C_D)         0.105     1.848    acc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 weight_in[0][0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.945ns (16.224%)  route 4.881ns (83.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R1                                                0.000     0.100 r  weight_in[0][0] (IN)
                         net (fo=0)                   0.000     0.100    weight_in[0][0]
    R1                   IBUF (Prop_ibuf_I_O)         0.827     0.927 r  b_reg_reg[0][0]_i_2/O
                         net (fo=1, routed)           4.881     5.808    b_reg_reg[0][0]_i_2_n_0
    SLICE_X88Y66         LUT3 (Prop_lut3_I2_O)        0.118     5.926 r  b_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     5.926    b_next[0][0]
    SLICE_X88Y66         FDCE                                         r  b_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X88Y66         FDCE                                         r  b_reg_reg[0][0]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.035     5.362    
    SLICE_X88Y66         FDCE (Hold_fdce_C_D)         0.343     5.705    b_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.926    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 s_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.567%)  route 0.403ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.476    clk_IBUF_BUFG
    SLICE_X53Y68         FDCE                                         r  s_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  s_reg_reg[17]/Q
                         net (fo=2, routed)           0.403     2.021    CSA_FINAL/RCA_03_0/FA0/acc_reg_reg[18][17]
    SLICE_X48Y68         LUT3 (Prop_lut3_I1_O)        0.045     2.066 r  CSA_FINAL/RCA_03_0/FA0/acc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.066    CSA_FINAL_n_2
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.993    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[17]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X48Y68         FDCE (Hold_fdce_C_D)         0.092     1.834    acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 e_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.999%)  route 0.402ns (71.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X66Y67         FDCE                                         r  e_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  e_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.402     2.047    e_reg_reg[0]__0[0]
    SLICE_X51Y67         FDCE                                         r  s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y67         FDCE                                         r  s_reg_reg[0]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y67         FDCE (Hold_fdce_C_D)         0.072     1.813    s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            e_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X67Y67         FDCE                                         r  d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  d_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.170     1.793    d_reg_reg[0]__0[0]
    SLICE_X66Y67         FDCE                                         r  e_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X66Y67         FDCE                                         r  e_reg_reg[0][0]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X66Y67         FDCE (Hold_fdce_C_D)         0.059     1.553    e_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 data_in[0][4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.977ns (16.826%)  route 4.830ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R7                                                0.000     0.100 r  data_in[0][4] (IN)
                         net (fo=0)                   0.000     0.100    data_in[0][4]
    R7                   IBUF (Prop_ibuf_I_O)         0.855     0.955 r  a_reg_reg[0][4]_i_2/O
                         net (fo=1, routed)           4.830     5.785    a_reg_reg[0][4]_i_2_n_0
    SLICE_X86Y63         LUT3 (Prop_lut3_I2_O)        0.122     5.907 r  a_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     5.907    a_next[0][4]
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.727     5.330    clk_IBUF_BUFG
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][4]/C
                         clock pessimism              0.000     5.330    
                         clock uncertainty            0.035     5.365    
    SLICE_X86Y63         FDCE (Hold_fdce_C_D)         0.289     5.654    a_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.875 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X51Y67    s_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X57Y67    s_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X57Y67    s_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X57Y68    s_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X57Y68    s_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X57Y68    s_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X62Y68    s_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X53Y68    s_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X53Y68    s_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X86Y62    a_reg_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X86Y62    a_reg_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X87Y66    a_reg_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X88Y66    a_reg_reg[1][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X88Y66    b_reg_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X87Y66    b_reg_reg[1][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X67Y67    d_reg_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X72Y68    d_reg_reg[0][16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X73Y68    d_reg_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         9.125       8.625      SLICE_X67Y67    d_reg_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X57Y67    s_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X57Y67    s_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X60Y68    s_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X60Y68    s_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X59Y68    s_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X57Y67    s_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X57Y67    s_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X56Y67    s_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X86Y62    a_reg_reg[0][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X86Y62    a_reg_reg[0][6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            started_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 1.477ns (14.503%)  route 8.705ns (85.497%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.705    10.681    reset_IBUF
    SLICE_X87Y68         FDCE                                         f  started_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.602    20.025    clk_IBUF_BUFG
    SLICE_X87Y68         FDCE                                         r  started_reg_reg/C
                         clock pessimism              0.000    20.025    
                         clock uncertainty           -0.035    19.989    
    SLICE_X87Y68         FDCE (Recov_fdce_C_CLR)     -0.405    19.584    started_reg_reg
  -------------------------------------------------------------------
                         required time                         19.584    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[0][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.477ns (14.513%)  route 8.698ns (85.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.698    10.674    reset_IBUF
    SLICE_X88Y69         FDCE                                         f  b_reg_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.601    20.024    clk_IBUF_BUFG
    SLICE_X88Y69         FDCE                                         r  b_reg_reg[0][4]/C
                         clock pessimism              0.000    20.024    
                         clock uncertainty           -0.035    19.988    
    SLICE_X88Y69         FDCE (Recov_fdce_C_CLR)     -0.361    19.627    b_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[0][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.477ns (14.513%)  route 8.698ns (85.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.698    10.674    reset_IBUF
    SLICE_X88Y69         FDCE                                         f  b_reg_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.601    20.024    clk_IBUF_BUFG
    SLICE_X88Y69         FDCE                                         r  b_reg_reg[0][6]/C
                         clock pessimism              0.000    20.024    
                         clock uncertainty           -0.035    19.988    
    SLICE_X88Y69         FDCE (Recov_fdce_C_CLR)     -0.361    19.627    b_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.477ns (14.513%)  route 8.698ns (85.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.698    10.674    reset_IBUF
    SLICE_X88Y69         FDCE                                         f  b_reg_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.601    20.024    clk_IBUF_BUFG
    SLICE_X88Y69         FDCE                                         r  b_reg_reg[0][3]/C
                         clock pessimism              0.000    20.024    
                         clock uncertainty           -0.035    19.988    
    SLICE_X88Y69         FDCE (Recov_fdce_C_CLR)     -0.319    19.669    b_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            b_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.477ns (14.513%)  route 8.698ns (85.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.698    10.674    reset_IBUF
    SLICE_X88Y69         FDCE                                         f  b_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.601    20.024    clk_IBUF_BUFG
    SLICE_X88Y69         FDCE                                         r  b_reg_reg[0][5]/C
                         clock pessimism              0.000    20.024    
                         clock uncertainty           -0.035    19.988    
    SLICE_X88Y69         FDCE (Recov_fdce_C_CLR)     -0.319    19.669    b_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 1.477ns (14.869%)  route 8.454ns (85.131%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 20.030 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.454    10.430    reset_IBUF
    SLICE_X86Y63         FDCE                                         f  a_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.607    20.030    clk_IBUF_BUFG
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][1]/C
                         clock pessimism              0.000    20.030    
                         clock uncertainty           -0.035    19.994    
    SLICE_X86Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.589    a_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 1.477ns (14.869%)  route 8.454ns (85.131%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 20.030 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.454    10.430    reset_IBUF
    SLICE_X86Y63         FDCE                                         f  a_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.607    20.030    clk_IBUF_BUFG
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][2]/C
                         clock pessimism              0.000    20.030    
                         clock uncertainty           -0.035    19.994    
    SLICE_X86Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.589    a_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 1.477ns (14.869%)  route 8.454ns (85.131%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 20.030 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.454    10.430    reset_IBUF
    SLICE_X86Y63         FDCE                                         f  a_reg_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.607    20.030    clk_IBUF_BUFG
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][3]/C
                         clock pessimism              0.000    20.030    
                         clock uncertainty           -0.035    19.994    
    SLICE_X86Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.589    a_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[0][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 1.477ns (14.869%)  route 8.454ns (85.131%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 20.030 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.454    10.430    reset_IBUF
    SLICE_X86Y63         FDCE                                         f  a_reg_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.607    20.030    clk_IBUF_BUFG
    SLICE_X86Y63         FDCE                                         r  a_reg_reg[0][4]/C
                         clock pessimism              0.000    20.030    
                         clock uncertainty           -0.035    19.994    
    SLICE_X86Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.589    a_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            a_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 1.477ns (14.876%)  route 8.449ns (85.124%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 20.030 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=147, routed)         8.449    10.426    reset_IBUF
    SLICE_X87Y63         FDCE                                         f  a_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.607    20.030    clk_IBUF_BUFG
    SLICE_X87Y63         FDCE                                         r  a_reg_reg[1][1]/C
                         clock pessimism              0.000    20.030    
                         clock uncertainty           -0.035    19.994    
    SLICE_X87Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.589    a_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  9.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.244ns (11.827%)  route 1.822ns (88.173%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.822     2.167    reset_IBUF
    SLICE_X48Y68         FDCE                                         f  acc_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.993    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[17]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X48Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.936    acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.244ns (11.827%)  route 1.822ns (88.173%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.822     2.167    reset_IBUF
    SLICE_X48Y68         FDCE                                         f  acc_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.993    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[18]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X48Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.936    acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.244ns (11.827%)  route 1.822ns (88.173%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.822     2.167    reset_IBUF
    SLICE_X48Y68         FDCE                                         f  acc_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.993    clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  acc_reg_reg[19]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.028    
    SLICE_X48Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.936    acc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.244ns (11.089%)  route 1.960ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.960     2.304    reset_IBUF
    SLICE_X50Y68         FDCE                                         f  acc_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.991    clk_IBUF_BUFG
    SLICE_X50Y68         FDCE                                         r  acc_reg_reg[1]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X50Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.959    acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.244ns (11.089%)  route 1.960ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.960     2.304    reset_IBUF
    SLICE_X50Y68         FDCE                                         f  acc_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.991    clk_IBUF_BUFG
    SLICE_X50Y68         FDCE                                         r  acc_reg_reg[6]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X50Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.959    acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.244ns (11.089%)  route 1.960ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.960     2.304    reset_IBUF
    SLICE_X51Y68         FDCE                                         f  acc_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.991    clk_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  acc_reg_reg[0]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.934    acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.244ns (11.089%)  route 1.960ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.960     2.304    reset_IBUF
    SLICE_X51Y68         FDCE                                         f  acc_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.991    clk_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  acc_reg_reg[5]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.934    acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            s_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.244ns (11.089%)  route 1.960ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         1.960     2.304    reset_IBUF
    SLICE_X51Y68         FDCE                                         f  s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.991    clk_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  s_reg_reg[1]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.026    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092     1.934    s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.244ns (10.539%)  route 2.075ns (89.461%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         2.075     2.419    reset_IBUF
    SLICE_X50Y67         FDCE                                         f  acc_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.992    clk_IBUF_BUFG
    SLICE_X50Y67         FDCE                                         r  acc_reg_reg[7]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.035     2.027    
    SLICE_X50Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.960    acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Destination:            acc_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.244ns (10.539%)  route 2.075ns (89.461%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=147, routed)         2.075     2.419    reset_IBUF
    SLICE_X50Y67         FDCE                                         f  acc_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.992    clk_IBUF_BUFG
    SLICE_X50Y67         FDCE                                         r  acc_reg_reg[8]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.035     2.027    
    SLICE_X50Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.960    acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.459    





