// Seed: 3448474979
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  always @(negedge -1 - id_0) if (-1) deassign id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    output uwire id_3
);
  wire id_5;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd90
) (
    output tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  tri   _id_4,
    output wand  id_5,
    output tri   id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = (id_4) ? -1 : id_2;
  logic [id_4 : id_4] id_9 = id_8 - 1;
endmodule
