Simulator report for main
Mon May 18 20:05:02 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM
  6. |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 ms       ;
; Simulation Netlist Size     ; 195 nodes    ;
; Simulation Coverage         ;      71.24 % ;
; Total Number of Transitions ; 244507       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; On         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      71.24 % ;
; Total nodes checked                                 ; 195          ;
; Total output ports checked                          ; 233          ;
; Total output ports with complete 1/0-value coverage ; 166          ;
; Total output ports with no 1/0-value coverage       ; 48           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                  ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[0] ; portadataout0    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[1] ; portadataout1    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[2] ; portadataout2    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[3] ; portadataout3    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[4] ; portadataout4    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[5] ; portadataout5    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[6] ; portadataout6    ;
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[7] ; portadataout7    ;
; |main|address:rd_addr_counter|q[0]                                                                                      ; |main|address:rd_addr_counter|q[0]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[1]                                                                                      ; |main|address:rd_addr_counter|q[1]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[2]                                                                                      ; |main|address:rd_addr_counter|q[2]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[3]                                                                                      ; |main|address:rd_addr_counter|q[3]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[4]                                                                                      ; |main|address:rd_addr_counter|q[4]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[5]                                                                                      ; |main|address:rd_addr_counter|q[5]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[6]                                                                                      ; |main|address:rd_addr_counter|q[6]                                                                                ; regout           ;
; |main|address:rd_addr_counter|q[7]                                                                                      ; |main|address:rd_addr_counter|q[7]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[6]                                                                                      ; |main|address:wr_addr_counter|q[6]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[7]                                                                                      ; |main|address:wr_addr_counter|q[7]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[1]                                                                                      ; |main|address:wr_addr_counter|q[1]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[2]                                                                                      ; |main|address:wr_addr_counter|q[2]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[0]                                                                                      ; |main|address:wr_addr_counter|q[0]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[3]                                                                                      ; |main|address:wr_addr_counter|q[3]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[4]                                                                                      ; |main|address:wr_addr_counter|q[4]                                                                                ; regout           ;
; |main|address:wr_addr_counter|q[5]                                                                                      ; |main|address:wr_addr_counter|q[5]                                                                                ; regout           ;
; |main|Add0~0                                                                                                            ; |main|Add0~0                                                                                                      ; combout          ;
; |main|Add0~2                                                                                                            ; |main|Add0~2                                                                                                      ; combout          ;
; |main|Add0~4                                                                                                            ; |main|Add0~4                                                                                                      ; combout          ;
; |main|Add0~6                                                                                                            ; |main|Add0~6                                                                                                      ; combout          ;
; |main|Add0~8                                                                                                            ; |main|Add0~8                                                                                                      ; combout          ;
; |main|Add0~10                                                                                                           ; |main|Add0~10                                                                                                     ; combout          ;
; |main|Add0~12                                                                                                           ; |main|Add0~12                                                                                                     ; combout          ;
; |main|Add0~14                                                                                                           ; |main|Add0~14                                                                                                     ; combout          ;
; |main|address:rd_addr_counter|q[0]~27                                                                                   ; |main|address:rd_addr_counter|q[0]~27                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[0]~27                                                                                   ; |main|address:rd_addr_counter|q[0]~28                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[1]~31                                                                                   ; |main|address:rd_addr_counter|q[1]~31                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[1]~31                                                                                   ; |main|address:rd_addr_counter|q[1]~32                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[2]~33                                                                                   ; |main|address:rd_addr_counter|q[2]~33                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[2]~33                                                                                   ; |main|address:rd_addr_counter|q[2]~34                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[3]~35                                                                                   ; |main|address:rd_addr_counter|q[3]~35                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[3]~35                                                                                   ; |main|address:rd_addr_counter|q[3]~36                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[4]~37                                                                                   ; |main|address:rd_addr_counter|q[4]~37                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[4]~37                                                                                   ; |main|address:rd_addr_counter|q[4]~38                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[5]~39                                                                                   ; |main|address:rd_addr_counter|q[5]~39                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[5]~39                                                                                   ; |main|address:rd_addr_counter|q[5]~40                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[6]~41                                                                                   ; |main|address:rd_addr_counter|q[6]~41                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[6]~41                                                                                   ; |main|address:rd_addr_counter|q[6]~42                                                                             ; cout             ;
; |main|address:rd_addr_counter|q[7]~43                                                                                   ; |main|address:rd_addr_counter|q[7]~43                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[7]~43                                                                                   ; |main|address:rd_addr_counter|q[7]~44                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[0]~27                                                                                   ; |main|address:wr_addr_counter|q[0]~27                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[0]~27                                                                                   ; |main|address:wr_addr_counter|q[0]~28                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[1]~29                                                                                   ; |main|address:wr_addr_counter|q[1]~29                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[1]~29                                                                                   ; |main|address:wr_addr_counter|q[1]~30                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[2]~31                                                                                   ; |main|address:wr_addr_counter|q[2]~31                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[2]~31                                                                                   ; |main|address:wr_addr_counter|q[2]~32                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[3]~33                                                                                   ; |main|address:wr_addr_counter|q[3]~33                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[3]~33                                                                                   ; |main|address:wr_addr_counter|q[3]~34                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[4]~35                                                                                   ; |main|address:wr_addr_counter|q[4]~35                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[4]~35                                                                                   ; |main|address:wr_addr_counter|q[4]~36                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[5]~37                                                                                   ; |main|address:wr_addr_counter|q[5]~37                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[5]~37                                                                                   ; |main|address:wr_addr_counter|q[5]~38                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[6]~39                                                                                   ; |main|address:wr_addr_counter|q[6]~39                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[6]~39                                                                                   ; |main|address:wr_addr_counter|q[6]~40                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[7]~43                                                                                   ; |main|address:wr_addr_counter|q[7]~43                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[8]~45                                                                                   ; |main|address:rd_addr_counter|q[8]~45                                                                             ; combout          ;
; |main|address:wr_addr_counter|full                                                                                      ; |main|address:wr_addr_counter|full                                                                                ; regout           ;
; |main|state.resume_state                                                                                                ; |main|state.resume_state                                                                                          ; regout           ;
; |main|dac_a~1                                                                                                           ; |main|dac_a~1                                                                                                     ; combout          ;
; |main|dac_a~2                                                                                                           ; |main|dac_a~2                                                                                                     ; combout          ;
; |main|dac_a~3                                                                                                           ; |main|dac_a~3                                                                                                     ; combout          ;
; |main|dac_a~4                                                                                                           ; |main|dac_a~4                                                                                                     ; combout          ;
; |main|dac_a~5                                                                                                           ; |main|dac_a~5                                                                                                     ; combout          ;
; |main|dac_a~6                                                                                                           ; |main|dac_a~6                                                                                                     ; combout          ;
; |main|dac_a~7                                                                                                           ; |main|dac_a~7                                                                                                     ; combout          ;
; |main|dac_a~8                                                                                                           ; |main|dac_a~8                                                                                                     ; combout          ;
; |main|address:wr_addr_counter|LessThan0~0                                                                               ; |main|address:wr_addr_counter|LessThan0~0                                                                         ; combout          ;
; |main|address:wr_addr_counter|LessThan0~1                                                                               ; |main|address:wr_addr_counter|LessThan0~1                                                                         ; combout          ;
; |main|address:wr_addr_counter|LessThan0~2                                                                               ; |main|address:wr_addr_counter|LessThan0~2                                                                         ; combout          ;
; |main|address:wr_addr_counter|LessThan0~3                                                                               ; |main|address:wr_addr_counter|LessThan0~3                                                                         ; combout          ;
; |main|address:wr_addr_counter|LessThan0~4                                                                               ; |main|address:wr_addr_counter|LessThan0~4                                                                         ; combout          ;
; |main|state.sample_state                                                                                                ; |main|state.sample_state                                                                                          ; regout           ;
; |main|address:rd_addr_counter|full                                                                                      ; |main|address:rd_addr_counter|full                                                                                ; regout           ;
; |main|Selector0~0                                                                                                       ; |main|Selector0~0                                                                                                 ; combout          ;
; |main|Selector2~2                                                                                                       ; |main|Selector2~2                                                                                                 ; combout          ;
; |main|clock:clock_division|clock_1m                                                                                     ; |main|clock:clock_division|clock_1m                                                                               ; regout           ;
; |main|rd_clk                                                                                                            ; |main|rd_clk                                                                                                      ; combout          ;
; |main|address:rd_addr_counter|LessThan0~0                                                                               ; |main|address:rd_addr_counter|LessThan0~0                                                                         ; combout          ;
; |main|address:rd_addr_counter|LessThan0~1                                                                               ; |main|address:rd_addr_counter|LessThan0~1                                                                         ; combout          ;
; |main|address:rd_addr_counter|q[7]~29                                                                                   ; |main|address:rd_addr_counter|q[7]~29                                                                             ; combout          ;
; |main|address:rd_addr_counter|q[7]~30                                                                                   ; |main|address:rd_addr_counter|q[7]~30                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[7]~41                                                                                   ; |main|address:wr_addr_counter|q[7]~41                                                                             ; combout          ;
; |main|address:wr_addr_counter|q[7]~42                                                                                   ; |main|address:wr_addr_counter|q[7]~42                                                                             ; combout          ;
; |main|clock:clock_division|clock_100k                                                                                   ; |main|clock:clock_division|clock_100k                                                                             ; regout           ;
; |main|clock:clock_division|clock_10k                                                                                    ; |main|clock:clock_division|clock_10k                                                                              ; regout           ;
; |main|wr_clk                                                                                                            ; |main|wr_clk                                                                                                      ; combout          ;
; |main|state.sleep_state                                                                                                 ; |main|state.sleep_state                                                                                           ; regout           ;
; |main|Selector1~0                                                                                                       ; |main|Selector1~0                                                                                                 ; combout          ;
; |main|address:rd_addr_counter|LessThan0~2                                                                               ; |main|address:rd_addr_counter|LessThan0~2                                                                         ; combout          ;
; |main|clock:clock_division|counter_1m[2]                                                                                ; |main|clock:clock_division|counter_1m[2]                                                                          ; regout           ;
; |main|clock:clock_division|counter_1m[1]                                                                                ; |main|clock:clock_division|counter_1m[1]                                                                          ; regout           ;
; |main|clock:clock_division|counter_1m[0]                                                                                ; |main|clock:clock_division|counter_1m[0]                                                                          ; regout           ;
; |main|clock:clock_division|counter_1m[3]                                                                                ; |main|clock:clock_division|counter_1m[3]                                                                          ; regout           ;
; |main|clock:clock_division|LessThan0~0                                                                                  ; |main|clock:clock_division|LessThan0~0                                                                            ; combout          ;
; |main|clock:clock_division|clock_1m~0                                                                                   ; |main|clock:clock_division|clock_1m~0                                                                             ; combout          ;
; |main|clock:clock_division|counter_100k[2]                                                                              ; |main|clock:clock_division|counter_100k[2]                                                                        ; regout           ;
; |main|clock:clock_division|clock_100k~0                                                                                 ; |main|clock:clock_division|clock_100k~0                                                                           ; combout          ;
; |main|clock:clock_division|counter_10k[2]                                                                               ; |main|clock:clock_division|counter_10k[2]                                                                         ; regout           ;
; |main|clock:clock_division|clock_10k~0                                                                                  ; |main|clock:clock_division|clock_10k~0                                                                            ; combout          ;
; |main|clock:clock_division|clock_1k                                                                                     ; |main|clock:clock_division|clock_1k                                                                               ; regout           ;
; |main|Selector0~1                                                                                                       ; |main|Selector0~1                                                                                                 ; combout          ;
; |main|clock:clock_division|counter_1m~4                                                                                 ; |main|clock:clock_division|counter_1m~4                                                                           ; combout          ;
; |main|clock:clock_division|counter_1m~5                                                                                 ; |main|clock:clock_division|counter_1m~5                                                                           ; combout          ;
; |main|clock:clock_division|counter_1m~6                                                                                 ; |main|clock:clock_division|counter_1m~6                                                                           ; combout          ;
; |main|clock:clock_division|counter_1m~7                                                                                 ; |main|clock:clock_division|counter_1m~7                                                                           ; combout          ;
; |main|clock:clock_division|counter_100k[1]                                                                              ; |main|clock:clock_division|counter_100k[1]                                                                        ; regout           ;
; |main|clock:clock_division|counter_100k[0]                                                                              ; |main|clock:clock_division|counter_100k[0]                                                                        ; regout           ;
; |main|clock:clock_division|counter_100k~3                                                                               ; |main|clock:clock_division|counter_100k~3                                                                         ; combout          ;
; |main|clock:clock_division|counter_10k[1]                                                                               ; |main|clock:clock_division|counter_10k[1]                                                                         ; regout           ;
; |main|clock:clock_division|counter_10k[0]                                                                               ; |main|clock:clock_division|counter_10k[0]                                                                         ; regout           ;
; |main|clock:clock_division|counter_10k~3                                                                                ; |main|clock:clock_division|counter_10k~3                                                                          ; combout          ;
; |main|clock:clock_division|counter_1k[2]                                                                                ; |main|clock:clock_division|counter_1k[2]                                                                          ; regout           ;
; |main|clock:clock_division|clock_1k~0                                                                                   ; |main|clock:clock_division|clock_1k~0                                                                             ; combout          ;
; |main|clock:clock_division|counter_100k~4                                                                               ; |main|clock:clock_division|counter_100k~4                                                                         ; combout          ;
; |main|clock:clock_division|counter_100k~5                                                                               ; |main|clock:clock_division|counter_100k~5                                                                         ; combout          ;
; |main|clock:clock_division|counter_10k~4                                                                                ; |main|clock:clock_division|counter_10k~4                                                                          ; combout          ;
; |main|clock:clock_division|counter_10k~5                                                                                ; |main|clock:clock_division|counter_10k~5                                                                          ; combout          ;
; |main|clock:clock_division|counter_1k[1]                                                                                ; |main|clock:clock_division|counter_1k[1]                                                                          ; regout           ;
; |main|clock:clock_division|counter_1k[0]                                                                                ; |main|clock:clock_division|counter_1k[0]                                                                          ; regout           ;
; |main|clock:clock_division|counter_1k~3                                                                                 ; |main|clock:clock_division|counter_1k~3                                                                           ; combout          ;
; |main|clock:clock_division|counter_1k~4                                                                                 ; |main|clock:clock_division|counter_1k~4                                                                           ; combout          ;
; |main|clock:clock_division|counter_1k~5                                                                                 ; |main|clock:clock_division|counter_1k~5                                                                           ; combout          ;
; |main|clock:clock_division|Mux0~0                                                                                       ; |main|clock:clock_division|Mux0~0                                                                                 ; combout          ;
; |main|clock:clock_division|Mux0~1                                                                                       ; |main|clock:clock_division|Mux0~1                                                                                 ; combout          ;
; |main|sample_ok                                                                                                         ; |main|sample_ok                                                                                                   ; padio            ;
; |main|dac_a[0]                                                                                                          ; |main|dac_a[0]                                                                                                    ; padio            ;
; |main|dac_a[1]                                                                                                          ; |main|dac_a[1]                                                                                                    ; padio            ;
; |main|dac_a[2]                                                                                                          ; |main|dac_a[2]                                                                                                    ; padio            ;
; |main|dac_a[3]                                                                                                          ; |main|dac_a[3]                                                                                                    ; padio            ;
; |main|dac_a[4]                                                                                                          ; |main|dac_a[4]                                                                                                    ; padio            ;
; |main|dac_a[5]                                                                                                          ; |main|dac_a[5]                                                                                                    ; padio            ;
; |main|dac_a[6]                                                                                                          ; |main|dac_a[6]                                                                                                    ; padio            ;
; |main|dac_a[7]                                                                                                          ; |main|dac_a[7]                                                                                                    ; padio            ;
; |main|dac_x[0]                                                                                                          ; |main|dac_x[0]                                                                                                    ; padio            ;
; |main|dac_x[1]                                                                                                          ; |main|dac_x[1]                                                                                                    ; padio            ;
; |main|dac_x[2]                                                                                                          ; |main|dac_x[2]                                                                                                    ; padio            ;
; |main|dac_x[3]                                                                                                          ; |main|dac_x[3]                                                                                                    ; padio            ;
; |main|dac_x[4]                                                                                                          ; |main|dac_x[4]                                                                                                    ; padio            ;
; |main|dac_x[5]                                                                                                          ; |main|dac_x[5]                                                                                                    ; padio            ;
; |main|dac_x[6]                                                                                                          ; |main|dac_x[6]                                                                                                    ; padio            ;
; |main|dac_x[7]                                                                                                          ; |main|dac_x[7]                                                                                                    ; padio            ;
; |main|sys_clk                                                                                                           ; |main|sys_clk~corein                                                                                              ; combout          ;
; |main|adc_a[0]                                                                                                          ; |main|adc_a[0]~corein                                                                                             ; combout          ;
; |main|adc_a[1]                                                                                                          ; |main|adc_a[1]~corein                                                                                             ; combout          ;
; |main|adc_a[2]                                                                                                          ; |main|adc_a[2]~corein                                                                                             ; combout          ;
; |main|adc_a[3]                                                                                                          ; |main|adc_a[3]~corein                                                                                             ; combout          ;
; |main|adc_a[4]                                                                                                          ; |main|adc_a[4]~corein                                                                                             ; combout          ;
; |main|adc_a[5]                                                                                                          ; |main|adc_a[5]~corein                                                                                             ; combout          ;
; |main|adc_a[6]                                                                                                          ; |main|adc_a[6]~corein                                                                                             ; combout          ;
; |main|adc_a[7]                                                                                                          ; |main|adc_a[7]~corein                                                                                             ; combout          ;
; |main|sample_init                                                                                                       ; |main|sample_init~corein                                                                                          ; combout          ;
; |main|wr_clk~clkctrl                                                                                                    ; |main|wr_clk~clkctrl                                                                                              ; outclk           ;
; |main|clock:clock_division|clock_100k~clkctrl                                                                           ; |main|clock:clock_division|clock_100k~clkctrl                                                                     ; outclk           ;
; |main|rd_clk~clkctrl                                                                                                    ; |main|rd_clk~clkctrl                                                                                              ; outclk           ;
; |main|sys_clk~clkctrl                                                                                                   ; |main|sys_clk~clkctrl                                                                                             ; outclk           ;
; |main|clock:clock_division|clock_1m~clkctrl                                                                             ; |main|clock:clock_division|clock_1m~clkctrl                                                                       ; outclk           ;
; |main|clock:clock_division|clock_1k~clkctrl                                                                             ; |main|clock:clock_division|clock_1k~clkctrl                                                                       ; outclk           ;
; |main|clock:clock_division|clock_10k~clkctrl                                                                            ; |main|clock:clock_division|clock_10k~clkctrl                                                                      ; outclk           ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                  ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[0] ; portadataout8    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[1] ; portadataout0    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[2] ; portadataout1    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[3] ; portadataout2    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[4] ; portadataout3    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[5] ; portadataout4    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[6] ; portadataout5    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[7] ; portadataout6    ;
; |main|address:wr_addr_counter|q[8]                                                                                      ; |main|address:wr_addr_counter|q[8]                                                                                ; regout           ;
; |main|Add0~0                                                                                                            ; |main|Add0~1                                                                                                      ; cout             ;
; |main|Add0~2                                                                                                            ; |main|Add0~3                                                                                                      ; cout             ;
; |main|Add0~4                                                                                                            ; |main|Add0~5                                                                                                      ; cout             ;
; |main|Add0~6                                                                                                            ; |main|Add0~7                                                                                                      ; cout             ;
; |main|Add0~8                                                                                                            ; |main|Add0~9                                                                                                      ; cout             ;
; |main|Add0~10                                                                                                           ; |main|Add0~11                                                                                                     ; cout             ;
; |main|Add0~12                                                                                                           ; |main|Add0~13                                                                                                     ; cout             ;
; |main|Add0~14                                                                                                           ; |main|Add0~15                                                                                                     ; cout             ;
; |main|address:rd_addr_counter|q[8]                                                                                      ; |main|address:rd_addr_counter|q[8]                                                                                ; regout           ;
; |main|Add0~16                                                                                                           ; |main|Add0~16                                                                                                     ; combout          ;
; |main|address:wr_addr_counter|q[7]~43                                                                                   ; |main|address:wr_addr_counter|q[7]~44                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[8]~45                                                                                   ; |main|address:wr_addr_counter|q[8]~45                                                                             ; combout          ;
; |main|dac_b~2                                                                                                           ; |main|dac_b~2                                                                                                     ; combout          ;
; |main|dac_b~3                                                                                                           ; |main|dac_b~3                                                                                                     ; combout          ;
; |main|dac_b~4                                                                                                           ; |main|dac_b~4                                                                                                     ; combout          ;
; |main|dac_b~5                                                                                                           ; |main|dac_b~5                                                                                                     ; combout          ;
; |main|dac_b~6                                                                                                           ; |main|dac_b~6                                                                                                     ; combout          ;
; |main|dac_b~7                                                                                                           ; |main|dac_b~7                                                                                                     ; combout          ;
; |main|dac_b~8                                                                                                           ; |main|dac_b~8                                                                                                     ; combout          ;
; |main|dac_b~9                                                                                                           ; |main|dac_b~9                                                                                                     ; combout          ;
; |main|clock:clock_division|clock_100                                                                                    ; |main|clock:clock_division|clock_100                                                                              ; regout           ;
; |main|clock:clock_division|counter_100[2]                                                                               ; |main|clock:clock_division|counter_100[2]                                                                         ; regout           ;
; |main|clock:clock_division|clock_100~0                                                                                  ; |main|clock:clock_division|clock_100~0                                                                            ; combout          ;
; |main|clock:clock_division|counter_100[1]                                                                               ; |main|clock:clock_division|counter_100[1]                                                                         ; regout           ;
; |main|clock:clock_division|counter_100~3                                                                                ; |main|clock:clock_division|counter_100~3                                                                          ; combout          ;
; |main|clock:clock_division|counter_100~5                                                                                ; |main|clock:clock_division|counter_100~5                                                                          ; combout          ;
; |main|dac_b[0]                                                                                                          ; |main|dac_b[0]                                                                                                    ; padio            ;
; |main|dac_b[1]                                                                                                          ; |main|dac_b[1]                                                                                                    ; padio            ;
; |main|dac_b[2]                                                                                                          ; |main|dac_b[2]                                                                                                    ; padio            ;
; |main|dac_b[3]                                                                                                          ; |main|dac_b[3]                                                                                                    ; padio            ;
; |main|dac_b[4]                                                                                                          ; |main|dac_b[4]                                                                                                    ; padio            ;
; |main|dac_b[5]                                                                                                          ; |main|dac_b[5]                                                                                                    ; padio            ;
; |main|dac_b[6]                                                                                                          ; |main|dac_b[6]                                                                                                    ; padio            ;
; |main|dac_b[7]                                                                                                          ; |main|dac_b[7]                                                                                                    ; padio            ;
; |main|d_channel                                                                                                         ; |main|d_channel~corein                                                                                            ; combout          ;
; |main|expand                                                                                                            ; |main|expand~corein                                                                                               ; combout          ;
; |main|reset                                                                                                             ; |main|reset~corein                                                                                                ; combout          ;
; |main|offset[0]                                                                                                         ; |main|offset[0]~corein                                                                                            ; combout          ;
; |main|offset[1]                                                                                                         ; |main|offset[1]~corein                                                                                            ; combout          ;
; |main|offset[2]                                                                                                         ; |main|offset[2]~corein                                                                                            ; combout          ;
; |main|offset[3]                                                                                                         ; |main|offset[3]~corein                                                                                            ; combout          ;
; |main|offset[4]                                                                                                         ; |main|offset[4]~corein                                                                                            ; combout          ;
; |main|offset[5]                                                                                                         ; |main|offset[5]~corein                                                                                            ; combout          ;
; |main|offset[6]                                                                                                         ; |main|offset[6]~corein                                                                                            ; combout          ;
; |main|offset[7]                                                                                                         ; |main|offset[7]~corein                                                                                            ; combout          ;
; |main|successive                                                                                                        ; |main|successive~corein                                                                                           ; combout          ;
; |main|adc_b[0]                                                                                                          ; |main|adc_b[0]~corein                                                                                             ; combout          ;
; |main|adc_b[1]                                                                                                          ; |main|adc_b[1]~corein                                                                                             ; combout          ;
; |main|adc_b[2]                                                                                                          ; |main|adc_b[2]~corein                                                                                             ; combout          ;
; |main|adc_b[3]                                                                                                          ; |main|adc_b[3]~corein                                                                                             ; combout          ;
; |main|adc_b[4]                                                                                                          ; |main|adc_b[4]~corein                                                                                             ; combout          ;
; |main|adc_b[5]                                                                                                          ; |main|adc_b[5]~corein                                                                                             ; combout          ;
; |main|adc_b[6]                                                                                                          ; |main|adc_b[6]~corein                                                                                             ; combout          ;
; |main|adc_b[7]                                                                                                          ; |main|adc_b[7]~corein                                                                                             ; combout          ;
; |main|divisor[0]                                                                                                        ; |main|divisor[0]~corein                                                                                           ; combout          ;
; |main|divisor[1]                                                                                                        ; |main|divisor[1]~corein                                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                  ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a0 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[0] ; portadataout8    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[1] ; portadataout0    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[2] ; portadataout1    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[3] ; portadataout2    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[4] ; portadataout3    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[5] ; portadataout4    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[6] ; portadataout5    ;
; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ram_block2a1 ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|q_a[7] ; portadataout6    ;
; |main|address:wr_addr_counter|q[8]                                                                                      ; |main|address:wr_addr_counter|q[8]                                                                                ; regout           ;
; |main|Add0~0                                                                                                            ; |main|Add0~1                                                                                                      ; cout             ;
; |main|Add0~2                                                                                                            ; |main|Add0~3                                                                                                      ; cout             ;
; |main|Add0~4                                                                                                            ; |main|Add0~5                                                                                                      ; cout             ;
; |main|Add0~6                                                                                                            ; |main|Add0~7                                                                                                      ; cout             ;
; |main|Add0~8                                                                                                            ; |main|Add0~9                                                                                                      ; cout             ;
; |main|Add0~10                                                                                                           ; |main|Add0~11                                                                                                     ; cout             ;
; |main|Add0~12                                                                                                           ; |main|Add0~13                                                                                                     ; cout             ;
; |main|Add0~14                                                                                                           ; |main|Add0~15                                                                                                     ; cout             ;
; |main|address:rd_addr_counter|q[8]                                                                                      ; |main|address:rd_addr_counter|q[8]                                                                                ; regout           ;
; |main|Add0~16                                                                                                           ; |main|Add0~16                                                                                                     ; combout          ;
; |main|address:wr_addr_counter|q[7]~43                                                                                   ; |main|address:wr_addr_counter|q[7]~44                                                                             ; cout             ;
; |main|address:wr_addr_counter|q[8]~45                                                                                   ; |main|address:wr_addr_counter|q[8]~45                                                                             ; combout          ;
; |main|clock:clock_division|clock_100                                                                                    ; |main|clock:clock_division|clock_100                                                                              ; regout           ;
; |main|clock:clock_division|counter_100[2]                                                                               ; |main|clock:clock_division|counter_100[2]                                                                         ; regout           ;
; |main|clock:clock_division|clock_100~0                                                                                  ; |main|clock:clock_division|clock_100~0                                                                            ; combout          ;
; |main|clock:clock_division|counter_100[1]                                                                               ; |main|clock:clock_division|counter_100[1]                                                                         ; regout           ;
; |main|clock:clock_division|counter_100[0]                                                                               ; |main|clock:clock_division|counter_100[0]                                                                         ; regout           ;
; |main|clock:clock_division|counter_100~3                                                                                ; |main|clock:clock_division|counter_100~3                                                                          ; combout          ;
; |main|clock:clock_division|counter_100~4                                                                                ; |main|clock:clock_division|counter_100~4                                                                          ; combout          ;
; |main|d_channel                                                                                                         ; |main|d_channel~corein                                                                                            ; combout          ;
; |main|expand                                                                                                            ; |main|expand~corein                                                                                               ; combout          ;
; |main|reset                                                                                                             ; |main|reset~corein                                                                                                ; combout          ;
; |main|offset[0]                                                                                                         ; |main|offset[0]~corein                                                                                            ; combout          ;
; |main|offset[1]                                                                                                         ; |main|offset[1]~corein                                                                                            ; combout          ;
; |main|offset[2]                                                                                                         ; |main|offset[2]~corein                                                                                            ; combout          ;
; |main|offset[3]                                                                                                         ; |main|offset[3]~corein                                                                                            ; combout          ;
; |main|offset[4]                                                                                                         ; |main|offset[4]~corein                                                                                            ; combout          ;
; |main|offset[5]                                                                                                         ; |main|offset[5]~corein                                                                                            ; combout          ;
; |main|offset[6]                                                                                                         ; |main|offset[6]~corein                                                                                            ; combout          ;
; |main|offset[7]                                                                                                         ; |main|offset[7]~corein                                                                                            ; combout          ;
; |main|successive                                                                                                        ; |main|successive~corein                                                                                           ; combout          ;
; |main|adc_b[0]                                                                                                          ; |main|adc_b[0]~corein                                                                                             ; combout          ;
; |main|adc_b[1]                                                                                                          ; |main|adc_b[1]~corein                                                                                             ; combout          ;
; |main|adc_b[2]                                                                                                          ; |main|adc_b[2]~corein                                                                                             ; combout          ;
; |main|adc_b[3]                                                                                                          ; |main|adc_b[3]~corein                                                                                             ; combout          ;
; |main|adc_b[4]                                                                                                          ; |main|adc_b[4]~corein                                                                                             ; combout          ;
; |main|adc_b[5]                                                                                                          ; |main|adc_b[5]~corein                                                                                             ; combout          ;
; |main|adc_b[6]                                                                                                          ; |main|adc_b[6]~corein                                                                                             ; combout          ;
; |main|adc_b[7]                                                                                                          ; |main|adc_b[7]~corein                                                                                             ; combout          ;
; |main|divisor[0]                                                                                                        ; |main|divisor[0]~corein                                                                                           ; combout          ;
; |main|divisor[1]                                                                                                        ; |main|divisor[1]~corein                                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 18 20:04:39 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off  -c main
Info: Using vector source file "D://FPGA/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called main.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|main|d_channel"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[0]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[1]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[2]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[3]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[4]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[5]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[6]"
Warning: Can't find signal in vector source file for input pin "|main|adc_b[7]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      71.24 %
Info: Number of transitions in simulation is 244507
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 121 megabytes
    Info: Processing ended: Mon May 18 20:05:02 2009
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


