// Seed: 1391762288
module module_0 (
    input wand id_0
    , id_5,
    input tri id_1,
    input supply1 id_2,
    input wand id_3
);
  assign id_5 = 1;
  assign module_1.id_5 = 0;
  assign id_5 = {1, 1'h0, 1'h0, 1'b0, id_1, 1'd0};
endmodule
module module_1 (
    input logic id_0,
    input wire  id_1,
    input wire  id_2
);
  reg id_4;
  always_comb id_4 <= id_0;
  reg id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
  always id_5 <= id_4;
  logic id_6, id_7, id_8 = id_0, id_9;
endmodule
