<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p431" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_431{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_431{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_431{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_431{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_431{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_431{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_431{left:70px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_431{left:70px;bottom:1027px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t9_431{left:280px;bottom:1033px;}
#ta_431{left:295px;bottom:1027px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tb_431{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_431{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#td_431{left:70px;bottom:970px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_431{left:70px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_431{left:70px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#tg_431{left:70px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_431{left:70px;bottom:861px;letter-spacing:0.14px;}
#ti_431{left:152px;bottom:861px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_431{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_431{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_431{left:70px;bottom:772px;letter-spacing:-0.1px;}
#tm_431{left:156px;bottom:772px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#tn_431{left:70px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#to_431{left:70px;bottom:723px;}
#tp_431{left:96px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_431{left:70px;bottom:700px;}
#tr_431{left:96px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_431{left:70px;bottom:677px;}
#tt_431{left:96px;bottom:680px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_431{left:70px;bottom:654px;}
#tv_431{left:96px;bottom:658px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_431{left:70px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tx_431{left:70px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ty_431{left:70px;bottom:601px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_431{left:70px;bottom:584px;letter-spacing:-0.11px;}
#t10_431{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_431{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_431{left:70px;bottom:518px;}
#t13_431{left:96px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t14_431{left:96px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_431{left:70px;bottom:479px;}
#t16_431{left:96px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_431{left:96px;bottom:457px;}
#t18_431{left:122px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_431{left:122px;bottom:441px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1a_431{left:96px;bottom:416px;}
#t1b_431{left:122px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_431{left:70px;bottom:390px;}
#t1d_431{left:96px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_431{left:70px;bottom:367px;}
#t1f_431{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_431{left:70px;bottom:344px;}
#t1h_431{left:96px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_431{left:70px;bottom:321px;}
#t1j_431{left:96px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_431{left:70px;bottom:298px;}
#t1l_431{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_431{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_431{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_431{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_431{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_431{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_431{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_431{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts431" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg431Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg431" style="-webkit-user-select: none;"><object width="935" height="1210" data="431/431.svg" type="image/svg+xml" id="pdf431" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_431" class="t s1_431">Vol. 3A </span><span id="t2_431" class="t s1_431">11-41 </span>
<span id="t3_431" class="t s2_431">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_431" class="t s3_431">11.12.4 </span><span id="t5_431" class="t s3_431">VM-Exit Controls for MSRs and x2APIC Registers </span>
<span id="t6_431" class="t s4_431">The VMX architecture allows a VMM to specify lists of MSRs to be loaded or stored on VMX transitions using the </span>
<span id="t7_431" class="t s4_431">VMX-transition MSR areas (see VM-exit MSR-store address field, VM-exit MSR-load address field, and VM-entry </span>
<span id="t8_431" class="t s4_431">MSR-load address field in Intel </span>
<span id="t9_431" class="t s5_431">® </span>
<span id="ta_431" class="t s4_431">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C). </span>
<span id="tb_431" class="t s4_431">The X2APIC MSRs cannot to be loaded and stored on VMX transitions. A VMX transition fails if the VMM has speci- </span>
<span id="tc_431" class="t s4_431">fied that the transition should access any MSRs in the address range from 0000_0800H to 0000_08FFH (the range </span>
<span id="td_431" class="t s4_431">used for accessing the X2APIC registers). Specifically, processing of an 128-bit entry in any of the VMX-transition </span>
<span id="te_431" class="t s4_431">MSR areas fails if bits 31:0 of that entry (represented as ENTRY_LOW_DW) satisfies the expression: </span>
<span id="tf_431" class="t s4_431">“ENTRY_LOW_DW &amp; FFFFF800H = 00000800H”. Such a failure causes an associated VM entry to fail (by reloading </span>
<span id="tg_431" class="t s4_431">host state) and causes an associated VM exit to lead to VMX abort. </span>
<span id="th_431" class="t s3_431">11.12.5 </span><span id="ti_431" class="t s3_431">x2APIC State Transitions </span>
<span id="tj_431" class="t s4_431">This section provides a detailed description of the x2APIC states of a local x2APIC unit, transitions between these </span>
<span id="tk_431" class="t s4_431">states as well as interactions of these states with INIT and reset. </span>
<span id="tl_431" class="t s6_431">11.12.5.1 </span><span id="tm_431" class="t s6_431">x2APIC States </span>
<span id="tn_431" class="t s4_431">The valid states for a local x2APIC unit are listed in Table 11-5. </span>
<span id="to_431" class="t s7_431">• </span><span id="tp_431" class="t s4_431">APIC disabled: IA32_APIC_BASE[EN]=0 and IA32_APIC_BASE[EXTD]=0. </span>
<span id="tq_431" class="t s7_431">• </span><span id="tr_431" class="t s4_431">xAPIC mode: IA32_APIC_BASE[EN]=1 and IA32_APIC_BASE[EXTD]=0. </span>
<span id="ts_431" class="t s7_431">• </span><span id="tt_431" class="t s4_431">x2APIC mode: IA32_APIC_BASE[EN]=1 and IA32_APIC_BASE[EXTD]=1. </span>
<span id="tu_431" class="t s7_431">• </span><span id="tv_431" class="t s4_431">Invalid: IA32_APIC_BASE[EN]=0 and IA32_APIC_BASE[EXTD]=1. </span>
<span id="tw_431" class="t s4_431">The state corresponding to EXTD=1 and EN=0 is not valid and it is not possible to get into this state. An execution </span>
<span id="tx_431" class="t s4_431">of WRMSR to the IA32_APIC_BASE_MSR that attempts a transition from a valid state to this invalid state causes a </span>
<span id="ty_431" class="t s4_431">general-protection exception. Figure 11-27 shows the comprehensive state transition diagram for a local x2APIC </span>
<span id="tz_431" class="t s4_431">unit. </span>
<span id="t10_431" class="t s4_431">On coming out of reset, the local APIC unit is enabled and is in the xAPIC mode: IA32_APIC_BASE[EN]=1 and </span>
<span id="t11_431" class="t s4_431">IA32_APIC_BASE[EXTD]=0. The APIC registers are initialized as follows. </span>
<span id="t12_431" class="t s7_431">• </span><span id="t13_431" class="t s4_431">The local APIC ID is initialized by hardware with a 32 bit ID (x2APIC ID). The lowest 8 bits of the x2APIC ID are </span>
<span id="t14_431" class="t s4_431">the legacy local xAPIC ID, and are stored in the upper 8 bits of the APIC register for access in xAPIC mode. </span>
<span id="t15_431" class="t s7_431">• </span><span id="t16_431" class="t s4_431">The following APIC registers are reset to all zeros for those fields that are defined in the xAPIC mode. </span>
<span id="t17_431" class="t s4_431">— </span><span id="t18_431" class="t s4_431">IRR, ISR, TMR, ICR, LDR, TPR, Divide Configuration Register (See Section 11.4 through Section 11.6 for </span>
<span id="t19_431" class="t s4_431">details of individual APIC registers). </span>
<span id="t1a_431" class="t s4_431">— </span><span id="t1b_431" class="t s4_431">Timer initial count and timer current count registers. </span>
<span id="t1c_431" class="t s7_431">• </span><span id="t1d_431" class="t s4_431">The LVT registers are reset to 0s except for the mask bits; these are set to 1s. </span>
<span id="t1e_431" class="t s7_431">• </span><span id="t1f_431" class="t s4_431">The local APIC version register is not affected. </span>
<span id="t1g_431" class="t s7_431">• </span><span id="t1h_431" class="t s4_431">The Spurious Interrupt Vector Register is initialized to 000000FFH. </span>
<span id="t1i_431" class="t s7_431">• </span><span id="t1j_431" class="t s4_431">The DFR (available only in xAPIC mode) is reset to all 1s. </span>
<span id="t1k_431" class="t s7_431">• </span><span id="t1l_431" class="t s4_431">SELF IPI register is reset to zero. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
