# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

# REQUIRES: global-isel

--- |
  define void @exp_s() { 
    call void @llvm.amdgcn.exp.f32(i32 0, i32 0, float 1.0, float 1.0, float 1.0, float 1.0, i1 0, i1 0)
    ret void
  }
  define void @exp_v() {
    call void @llvm.amdgcn.exp.f32(i32 0, i32 0, float 1.0, float 1.0, float 1.0, float 1.0, i1 0, i1 0)
    ret void
  }

  declare void @llvm.amdgcn.exp.f32(i32, i32, float, float, float, float, i1, i1)
...

---
name: exp_s
legalized: true

# CHECK-LABEL: name: exp_s
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: sgpr
# CHECK: - { id: 2, class: sgpr
# CHECK: - { id: 3, class: sgpr
# CHECK: - { id: 4, class: sgpr
# CHECK: - { id: 5, class: sgpr
# CHECK: - { id: 6, class: sgpr
# CHECK: - { id: 7, class: sgpr
# CHECK: - { id: 8, class: vgpr
# CHECK: - { id: 9, class: vgpr
# CHECK: - { id: 10, class: vgpr
# CHECK: - { id: 11, class: vgpr
# CHECK: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.exp), %0(s32), %1(s32), %8(s32), %9(s32), %10(s32), %11(s32), %6(s1), %7(s1)

body: |
  bb.0:
    liveins: %sgpr0, %sgpr1, %sgpr2, %sgpr3
    %0:_(s32) = G_CONSTANT i32 0
    %1:_(s32) = G_CONSTANT i32 0
    %2:_(s32) = COPY %sgpr0
    %3:_(s32) = COPY %sgpr1
    %4:_(s32) = COPY %sgpr2
    %5:_(s32) = COPY %sgpr3
    %6:_(s1) = G_CONSTANT i1 0
    %7:_(s1) = G_CONSTANT i1 0
    G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.exp.f32), %0, %1, %2, %3, %4, %5, %6, %7
...
---
name: exp_v
legalized: true

# CHECK-LABEL: name: exp_v
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: sgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: - { id: 3, class: vgpr
# CHECK: - { id: 4, class: vgpr
# CHECK: - { id: 5, class: vgpr
# CHECK: - { id: 6, class: sgpr
# CHECK: - { id: 7, class: sgpr
# CHECK: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.exp), %0(s32), %1(s32), %2(s32), %3(s32), %4(s32), %5(s32), %6(s1), %7(s1)

body: |
  bb.0:
    liveins: %vgpr0, %vgpr1, %vgpr2, %vgpr3
    %0:_(s32) = G_CONSTANT i32 0
    %1:_(s32) = G_CONSTANT i32 0
    %2:_(s32) = COPY %vgpr0
    %3:_(s32) = COPY %vgpr1
    %4:_(s32) = COPY %vgpr2
    %5:_(s32) = COPY %vgpr3
    %6:_(s1) = G_CONSTANT i1 0
    %7:_(s1) = G_CONSTANT i1 0
    G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.amdgcn.exp.f32), %0, %1, %2, %3, %4, %5, %6, %7
...
