library ieee;

use ieee.std_logic_1164.all;

entity HA is

port(
	x : in std_logic_vector(1 downto 0 );
	s,c : out std_logic
);

end HA;

architecture arc of HA is
begin

s <= x(0) xor x(1);
c <= x(0) and x(1);


end arc;


