Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 27 23:35:29 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2774 |
| Unused register locations in slices containing registers |  5988 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |          104 |
|      4 |           57 |
|      6 |           52 |
|      8 |          290 |
|     10 |          261 |
|     12 |           83 |
|     14 |           85 |
|    16+ |         1842 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16654 |         1654 |
| No           | No                    | Yes                    |             436 |           61 |
| No           | Yes                   | No                     |           16606 |         2333 |
| Yes          | No                    | No                     |           32372 |         3461 |
| Yes          | No                    | Yes                    |             818 |          125 |
| Yes          | Yes                   | No                     |           39374 |         4936 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                              |                                                                                                                                                                       Enable Signal                                                                                                                                                                      |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[4].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[5].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[6].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           |                                                                                                                                                                                                                                                                                                                                                          | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[8][0]                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                               |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[31]_0[0]                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[3].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[2].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                        | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]            |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[1].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1/E[0] |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
| ~base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                                                                            | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                         |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[8][0]                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                     |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_2                                                                                                                                                                                                                                                                                                             | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                   |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                 |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                               |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                      |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                      |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                 |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                 |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                               |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                      |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                      |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                 |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                                   | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                     |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                     |                1 |              4 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                      |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |              4 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                      |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                     |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/reset                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[5]                                                                                                                                         | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                 |                1 |              4 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                                   | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                           |                1 |              4 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                     |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                      |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i               |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                  |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                       | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                  | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                        | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                           | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                4 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                        | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                             | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                        | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                4 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                               | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                        | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                    | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                                                                                                                                                                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                                                                                                                                                                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                                                                                             | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                        | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                               | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                     | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                   | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                                      | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                                                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                                                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                  | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                                                                        | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                        | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                | base_i/iop_arduino/uartlite1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                        | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                  | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                      | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50]_0[0]                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                    | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                                                                                                                                                                                                  | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[19]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[35]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[59]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[51]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[43]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[27]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                                                                                               | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[11]_0[0]                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                                              | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                    | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                  | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                         | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                    | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                    | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                     | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                                                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                        | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                       | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                  | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                         | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                    | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                              | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                              | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                     | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                      | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                        | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                        | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_strb_V_0_load_A                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              8 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                                                                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                          |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_strb_V_0_load_B                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |              8 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           |                                                                                                                                                                                                                                                                                                                                                          | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                   |                1 |              8 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0][0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/MDM_Core_I1/p_8_out                                                                                                                                                                                                                                                                                                                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                        | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[2][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_keep_V_1_load_A                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_keep_V_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_strb_V_1_load_A                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                          |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_strb_V_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_keep_V_0_load_B                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_keep_V_0_load_A                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                                                  | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                                                                                                      | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/proc_sys_reset_pixelclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50]_0[0]                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                                               | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                               |                4 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                           | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                      | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[4]_0[0]                                                                                                                                                                |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                       |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                     | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1[0]                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_fclk3/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                               |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                              |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                              |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                            |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                                     | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                   |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                 |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                      |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                                                             | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                 |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                            |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                              | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                            |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                         |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                            |                1 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                         |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                         |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                               |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                              | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                    | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                              | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/waddr                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                                     | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                   |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                                                                                                                                                                         | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                                                                                           |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                    |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                                                                                                                                                                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                                                                                          |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[4]                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0][0]                                         |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                        | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                              | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                  | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                       | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                                                               | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                                                             | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                       | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                     |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                              |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg[0]                                                                                                                                                                                                                                        | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                       |                2 |             10 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                       | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                           |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                    | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                           |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                       | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[8][0]                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                  |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                      |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                      |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                            |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                      |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                      |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                            |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                2 |             12 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/rst_ps7_0_fclk3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                     | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                       | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/waddr                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                     |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[5]                                                                                                                                         | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[0][0] |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                              |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                              |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                     | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                             | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                      | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                  | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[8][0]                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[0]_0[0]                                               |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                                     | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                4 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                   | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[17]                                                                                                                                                                                                              | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[17][0]                                                                                                                         |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                       | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_maccud_U6/color_convert_maccud_DSP48_1_U/p_0                                                                                                                                                                                                                                                       | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                    |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                 |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                 |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                    | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                           |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_maccud_U6/color_convert_maccud_DSP48_1_U/p_0                                                                                                                                                                                                                                                      | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                   |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                  | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                   |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                                     | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                               |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                               |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_dup_reg                                                                                                                    |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                2 |             12 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                                 |                1 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                2 |             14 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                2 |             14 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/reset                                                                                                                                                                                                               |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |             14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                             |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |             14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                             |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                             |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                  | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                      |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                              | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                          |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                        | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                         |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/s_fsync_d2_reg                                                                                                                                                                                                                   |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                   | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                 |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_11_out                                                                                                                                                                                                                                               | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                   | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                  |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/all_is_idle_d1_reg                                                                                                                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                     |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                  | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                         | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                  | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                                         | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                               | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                               | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                              | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                                                              | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                   | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                  | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                  | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                   | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                                                                                       | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                   | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                              | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                                                                                                      | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                  | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                             | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                                                                                                        | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                       | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                        | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                  | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                                                                                  | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                           | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                           | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                           | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                         | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                                                                                                    | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                                                                                                   | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                                                                                                   | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                                                                                                   | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_alpha_V0                                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/reg_1870                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                   | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                         | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_strb_V_1_load_A                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                                                                                                             | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                   | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[8][0]                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[7][0]                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_keep_V_0_load_A                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_keep_V_0_load_B                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_strb_V_0_load_A                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_strb_V_0_load_B                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_strb_V_1_load_B                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_keep_V_1_load_A                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_keep_V_1_load_B                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[5]                                                                                                                                         | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[7][0]                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                              |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16]_0[0]                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                2 |             16 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                2 |             16 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                              | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                             | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                           |                2 |             16 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                           |                3 |             16 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                 |                2 |             16 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                                                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16]_0[0]                                                                                                                                                       |                1 |             16 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                3 |             16 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             16 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                3 |             16 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                           | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                  | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                  | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                       | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                         | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/ar.ar_pipe/m_payload_i[10]_i_1__0_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                      | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                   |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                  | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                  | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7][0]                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                        | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                          |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                 |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                   |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                                                                                  | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                  | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                                                                                                      | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                                                                                                     | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                  | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                              | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                         | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                     | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                                                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                                         | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                               | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                        | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                         | base_i/iop_arduino/uartlite1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                 |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                  |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                  | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                         | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/m_payload_i[10]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                         | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                           | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                1 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                               |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                        | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                6 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                6 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                              |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                           | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                               | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                        | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                           |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                               | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                        | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                     |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                  | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                             | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                                        | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                            |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             18 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             20 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                          |                2 |             20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                      |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                  |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                  | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                         | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                             | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                    | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c1_V[9]_i_2_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                |               10 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                                                                           | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c1_V[9]_i_2_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                            |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                   | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                   | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                        | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                        |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                        |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                  |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c2_V[9]_i_1_n_0                                                                                                                                                                                                                                                         | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                         | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c1_V[9]_i_1_n_0                                                                                                                                                                                                                                                         | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c3_V[9]_i_1_n_0                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                           |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                               |               10 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                     | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                               | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                           |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                             |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                                    |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                  |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                 |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                               | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                           |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                             | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[17][0]                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15][0]                                                                                                                             |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                      |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                6 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |                2 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                                                       | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                  |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                                                                                                    | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                  |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                                                                                                    | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                  |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                            |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6                                                                                                                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                 |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                           | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                3 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                2 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                              |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                5 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                  | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                           | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                            |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                  | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                     |                7 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                                                                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                  | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                              |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                     |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                                                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                   |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                             | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                            |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                              | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                                                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                  |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                  |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                3 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                3 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                        |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                    | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                2 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                2 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                                                                                                              | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                4 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                             |                3 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                               |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__7_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                           |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                              | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                      |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                           |                3 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                        |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                              | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                         |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                      |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                        |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                     |                3 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]            |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[31]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                    |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]         |                3 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                6 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                6 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/E[0] | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                        |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                            |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                              |                                                                                                                                                                                                                                                                        |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                3 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                2 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                   |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                      |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                2 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                3 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                           |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                7 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                       |                6 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/p_63_in                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                   |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                   |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                               | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                         |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                       |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                       |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                                                                                                                     | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                         |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                                                                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                                                                                                                  | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                      |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                   |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                         |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                      |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                                                                                     | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                                                                                         | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/reg_1830                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                      |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_data_V_1_load_A                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/reg_1950                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_data_V_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_data_V_0_load_A                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_data_V_0_load_B                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                      |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                                                                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                6 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                    | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                     | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                           | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                         |                5 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                         | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                             | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                6 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                       | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                  | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                3 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                    |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                4 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                4 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                              |                3 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                        | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                3 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                4 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                    |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                        |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                             | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                              |                4 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                4 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                  |                5 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg[0]                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                         |                4 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                               |                3 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                               |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                               |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                               |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                              |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                               |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                              |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                     | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                        |                6 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                               | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                        |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                              |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                              |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                             | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                3 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                7 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                4 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                3 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                3 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                5 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                6 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                7 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                     | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                3 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                        | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                4 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                    | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                7 |             42 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                       |                7 |             42 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                         |                4 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                3 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                4 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                       | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                4 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                            |                8 |             44 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                4 |             44 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                             |                6 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                |                5 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                      | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                        |                4 |             44 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                7 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                       |                6 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                6 |             46 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                       |                6 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                4 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                        |                3 |             46 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              |                                                                                                                                                                                                                                                                                                                                                          | base_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset6_out                                                                                                                                                                                                                      |                4 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_5                                                                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                4 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                7 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                7 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                                                                                                  | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                     |                3 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                                                                                                     | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                        |                3 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                4 |             46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/stream_out_24_data_V_1_load_A                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                       |                4 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/stream_out_24_data_V_1_load_B                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/stream_in_24_data_0_load_A                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/stream_out_24_data_1_load_B                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                               | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                       |                3 |             48 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                       |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                       |                7 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                                                                                                                                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                       |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                                                                                                                                                                      | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                     |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                         | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                                                                                                                                                                      | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                     |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/stream_in_24_data_0_load_B                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                  | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/stream_out_24_data_1_load_B                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                    | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                         |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/tmp_2_reg_4440                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/stream_in_24_data_V_0_load_A                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/stream_out_24_data_1_load_A                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/stream_in_24_data_0_load_B                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |               11 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/stream_in_24_data_0_load_A                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/stream_in_24_data_V_0_load_B                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                  | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/stream_out_24_data_1_load_A                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                           |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                6 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                  |                4 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                6 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                6 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                7 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                       | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                6 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                            |                5 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                             |               11 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                  |                6 |             50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                4 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                              | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                              |                8 |             50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                        |                7 |             50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                7 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                7 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                             |                                                                                                                                                                                                                                                                        |                4 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                9 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                8 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                       |                6 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                5 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                6 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                4 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                6 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                6 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                4 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             52 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |                7 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                7 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                5 |             52 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |                6 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                        |                4 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_temp_data_V_reg_2810                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             54 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                5 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                             | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                |                6 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                  | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                     |                4 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                   | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                      |                5 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                               | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                                                      | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                4 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                |                5 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                8 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                9 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                       | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                          |                6 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                                       | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                |                9 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                   |                7 |             58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                    |                7 |             58 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                     |                6 |             58 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                              | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                |                8 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                5 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                        |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                7 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg[0]                                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                          |                4 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                6 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                            |                4 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                      |                6 |             60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |               10 |             62 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                8 |             62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                      |                9 |             62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                          |                9 |             62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                                                                                               | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                  |                6 |             64 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                        | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                           | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                         | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/p_0467_s_reg_1920                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                       | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                                                       |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                    |                6 |             64 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                         |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[2].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[3].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[4].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               10 |             64 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[5].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/Q[31]_i_1_n_0                                                                                                                                                                                                                                                    | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                                                                    | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[1].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata                                                                                                                                                                                                                                                                                   | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                     |                9 |             64 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[6].u2/E[0]                                                                                                                                                                                                                                                   | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               13 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_4                                                                                                                                                                                                                                               | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                         |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                              | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/int_trigger_V[31]_i_1_n_4                                                                                                                                                                                                                                           | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                             |                4 |             64 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                            |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/p_133_in                                                                                                                                                                                                                                                                                                  | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/samples_fu_760                                                                                                                                                                                                                                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/samples_fu_76                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_trigger_V[63]_i_1_n_4                                                                                                                                                                                                                                              | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                         |                5 |             64 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                       |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_trigger_V[31]_i_1_n_4                                                                                                                                                                                                                                              | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                         |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                                                              | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                 |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                     |                5 |             64 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                          |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                      |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                            | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/samples_fu_740                                                                                                                                                                                                                                                                                         | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/samples_fu_74                                                                                                                                                                     |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/stream_out_32_data_V_1_load_B                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/stream_out_32_data_V_1_load_A                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1049                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1753                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/p_133_in                                                                                                                                                                                                                                                                                               | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                             |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                                                                                                                                                                                                             | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/stream_in_32_data_V_0_load_A                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/stream_in_32_data_V_0_load_B                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_4                                                                                                                                                                                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                   | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |               12 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                    |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                               |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                                   | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                              | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                   |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               15 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                               |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                             |               17 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                       | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                                                    | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                                                  | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                  | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                    | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                 |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                     | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                   | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                   | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                                   | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                   |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                  | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                              | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                   | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                    | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                                                                                              | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                                                  | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                     |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                          |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                       | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                          |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                               | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |               11 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                   | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                                                             | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                               | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                4 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                  | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                   |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                       | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                              | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               32 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                                                                                    | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                                | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                   | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                           |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[15]_0                      |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                 |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                 |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                         |                8 |             66 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                              |                7 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                     |                9 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                9 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |               13 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/pixel_unpack/inst/ap_enable_reg_pp4_iter10                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249[31]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                9 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282[31]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                        | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                8 |             66 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                            |                8 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                               | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                8 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                7 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               10 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                  | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |                8 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                5 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0]                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               11 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                       |                7 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                         | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |               10 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                         | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                    |                7 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0][0]                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_last_reg_out_i_1__2_n_0                                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                       |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                               | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                              |                6 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                              |               11 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                5 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                7 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                  |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                           |                6 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                7 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                6 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                           |                6 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                6 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |               12 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                  | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                  |                6 |             72 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                           | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                    |                9 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                               |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               12 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               11 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                       |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                     | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                7 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               10 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                6 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                             | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                   |               11 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                6 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                   |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             74 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                          |                9 |             76 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                   |                7 |             76 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/p_Val2_12_reg_10160                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/p_Val2_12_reg_10160                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               10 |             78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                           |               11 |             80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |               11 |             80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                       |               10 |             80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |               15 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |                9 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                               |               14 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                    |                8 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                8 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_reg_out_reg[0]                                                                                                                                                                                                                      | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |               11 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                             |                9 |             82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |                9 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |               10 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                       |               19 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                         |               15 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                              |               10 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                 |                8 |             84 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                 |                6 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                7 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                    | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |                8 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                    | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                   |               15 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                 |                6 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                |                8 |             86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |               10 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |                9 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                8 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                  |                8 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                           |               11 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               10 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                 |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_4[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_3[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rready[4]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_6[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                              |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               10 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               10 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rready[5]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_axi_rready[7]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                     |                8 |             90 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                         |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                8 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                8 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                              |                6 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                           |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_axi_rready[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                7 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                7 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_5[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               11 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               10 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             94 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |               14 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |                8 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |               11 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                8 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               10 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |               11 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                     |               11 |             98 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |            100 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                  | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[4]_0[0]                                                                                                                                                                |                7 |            100 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                  | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg[0]                                                                                                                                                              |                8 |            100 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |            100 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |               17 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                                                                                                   | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                             |               22 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               12 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                9 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                                                                                                     | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                               |               16 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |               15 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                                                                                                   | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                             |               11 |            104 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |               13 |            106 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |               12 |            108 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |               18 |            108 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                           |               20 |            108 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_data_V_1_load_B                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                        |               11 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_data_V_0_load_B                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               13 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_data_V_0_load_A                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               14 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                   |               14 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_data_V_1_load_A                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                     |               11 |            112 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                9 |            114 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                             |                9 |            114 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               15 |            118 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                      |               19 |            118 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                         |               14 |            118 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               10 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               10 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               12 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               16 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               12 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                               |               11 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               12 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               13 |            120 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               18 |            126 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |               13 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                         |               10 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               17 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               10 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               18 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               17 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               12 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                            | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |               12 |            134 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               10 |            134 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |            134 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               19 |            134 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               13 |            134 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               11 |            136 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                9 |            136 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/p_Result_29_1_reg_12130                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               12 |            136 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                        |               19 |            144 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |            146 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                      |               21 |            146 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               12 |            146 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               22 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               10 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               10 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               10 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               11 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_temp_data_V_reg_2910                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               14 |            150 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/PulseCounter_0/inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/u10/AR[0]                                                                                                                                                                          |               15 |            152 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |               13 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                  |               13 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |               13 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |               14 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                         |               14 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               25 |            156 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               12 |            156 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                           |               16 |            156 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/VID_RESET0                                                                                                                                          |               15 |            162 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                |               25 |            176 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               21 |            186 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               22 |            186 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |               24 |            186 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               20 |            186 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               16 |            192 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               16 |            192 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_out/color_convert/inst/color_convert_maccud_U6/color_convert_maccud_DSP48_1_U/p_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               24 |            200 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/color_convert/inst/color_convert_maccud_U6/color_convert_maccud_DSP48_1_U/p_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               26 |            200 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1109                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               16 |            204 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1760                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               18 |            204 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/p_067_s_reg_3800                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               22 |            204 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1144                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               18 |            204 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1764                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               29 |            204 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |               26 |            206 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                           |               28 |            218 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                         |               18 |            228 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               16 |            256 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               16 |            256 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               16 |            256 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               16 |            256 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                          |               34 |            272 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                           |               22 |            290 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               52 |            306 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               57 |            306 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |               54 |            306 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               54 |            306 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                         |               26 |            346 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                            |               36 |            346 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                      | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                     |               33 |            346 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_2                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               44 |            376 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                      |               54 |            442 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                         | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               56 |            442 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               51 |            442 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                         | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                    |               54 |            442 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                              |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               59 |            496 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              124 |           1032 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              209 |           2032 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                                                 |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              193 |           2278 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                                     |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              208 |           2280 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                                            |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              882 |           8590 |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


