// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/09/2020 03:03:15"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	clock,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clock;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \KEY[0]~input_o ;
wire \clock~input_o ;
wire \edges|saidaQ~0_combout ;
wire \edges|saidaQ~q ;
wire \edges|saida~combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~1_combout ;
wire \processador|FD|SOMA_JAL|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~19_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~25_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~5_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~3_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~0_combout ;
wire \processador|UC|Equal2~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~14_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~18_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~1_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ;
wire \processador|UC|UC_ULA|comb~4_combout ;
wire \processador|UC|UC_ULA|comb~5_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~6_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~7_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~4_combout ;
wire \processador|UC|UC_ULA|ULActrl~5_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~0_combout ;
wire \processador|UC|UC_ULA|ULActrl~1_combout ;
wire \processador|UC|UC_ULA|ULActrl~2_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~3_combout ;
wire \processador|UC|UC_ULA|comb~3_combout ;
wire \processador|UC|UC_ULA|comb~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~28_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~29_combout ;
wire \processador|UC|Equal0~0_combout ;
wire \processador|UC|UC_ULA|comb~0_combout ;
wire \processador|UC|UC_ULA|comb~1_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[31]~8_combout ;
wire \processador|UC|palavraControle[0]~0_combout ;
wire \processador|FD|memRAM|memRAM~70_q ;
wire \processador|UC|Equal1~0_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~0_combout ;
wire \processador|UC|palavraControle[12]~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~9_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~11_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~33_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~33_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~32_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~30_combout ;
wire \processador|FD|BancoReg|Equal0~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~31_combout ;
wire \processador|UC|Equal4~0_combout ;
wire \processador|FD|BancoReg|registrador~2216_combout ;
wire \processador|FD|BancoReg|registrador~2215_combout ;
wire \processador|FD|mux_R31|saida_MUX[0]~0_combout ;
wire \processador|FD|mux_R31|saida_MUX[3]~2_combout ;
wire \processador|FD|BancoReg|registrador~2219_combout ;
wire \processador|FD|BancoReg|registrador~483DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~227feeder_combout ;
wire \processador|FD|BancoReg|registrador~2217_combout ;
wire \processador|FD|BancoReg|registrador~227_q ;
wire \processador|FD|BancoReg|registrador~2231_combout ;
wire \processador|FD|BancoReg|registrador~2235_combout ;
wire \processador|FD|BancoReg|registrador~355_q ;
wire \processador|FD|BancoReg|registrador~1719_combout ;
wire \processador|FD|BancoReg|registrador~2218_combout ;
wire \processador|FD|BancoReg|registrador~195_q ;
wire \processador|FD|BancoReg|registrador~2232_combout ;
wire \processador|FD|BancoReg|registrador~67_q ;
wire \processador|FD|BancoReg|registrador~2234_combout ;
wire \processador|FD|BancoReg|registrador~323_q ;
wire \processador|FD|BancoReg|registrador~2220_combout ;
wire \processador|FD|BancoReg|registrador~451_q ;
wire \processador|FD|BancoReg|registrador~1718_combout ;
wire \processador|FD|BancoReg|saidaB[29]~104_combout ;
wire \processador|FD|memRAM|memRAM~68_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~8_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~10_combout ;
wire \processador|FD|BancoReg|Equal1~0_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ;
wire \processador|FD|BancoReg|registrador~226_q ;
wire \processador|FD|BancoReg|registrador~1700_combout ;
wire \processador|FD|BancoReg|registrador~322_q ;
wire \processador|FD|BancoReg|registrador~354_q ;
wire \processador|FD|BancoReg|registrador~1699_combout ;
wire \processador|FD|BancoReg|registrador~450_q ;
wire \processador|FD|BancoReg|registrador~482_q ;
wire \processador|FD|BancoReg|registrador~1701_combout ;
wire \processador|FD|BancoReg|registrador~2233_combout ;
wire \processador|FD|BancoReg|registrador~98_q ;
wire \processador|FD|BancoReg|registrador~66_q ;
wire \processador|FD|BancoReg|registrador~1698_combout ;
wire \processador|FD|BancoReg|saidaB[28]~108_combout ;
wire \processador|FD|memRAM|memRAM~67_q ;
wire \processador|FD|BancoReg|registrador~2221_combout ;
wire \processador|FD|BancoReg|registrador~2222_combout ;
wire \processador|FD|BancoReg|registrador~737_q ;
wire \processador|FD|BancoReg|registrador~2223_combout ;
wire \processador|FD|mux_R31|saida_MUX[2]~1_combout ;
wire \processador|FD|BancoReg|registrador~2226_combout ;
wire \processador|FD|BancoReg|registrador~769_q ;
wire \processador|FD|BancoReg|registrador~2236_combout ;
wire \processador|FD|BancoReg|registrador~609_q ;
wire \processador|FD|BancoReg|registrador~2239_combout ;
wire \processador|FD|BancoReg|registrador~641_q ;
wire \processador|FD|BancoReg|registrador~673feeder_combout ;
wire \processador|FD|BancoReg|registrador~2237_combout ;
wire \processador|FD|BancoReg|registrador~673_q ;
wire \processador|FD|BancoReg|registrador~2238_combout ;
wire \processador|FD|BancoReg|registrador~577_q ;
wire \processador|FD|BancoReg|registrador~1672_combout ;
wire \processador|FD|BancoReg|registrador~2224_combout ;
wire \processador|FD|BancoReg|registrador~801_q ;
wire \processador|FD|BancoReg|registrador~2225_combout ;
wire \processador|FD|BancoReg|registrador~705_q ;
wire \processador|FD|BancoReg|registrador~1121_combout ;
wire \processador|FD|BancoReg|registrador~481_q ;
wire \processador|FD|BancoReg|registrador~449_q ;
wire \processador|FD|BancoReg|registrador~353_q ;
wire \processador|FD|BancoReg|registrador~321_q ;
wire \processador|FD|BancoReg|registrador~1668_combout ;
wire \processador|FD|BancoReg|registrador~1117_combout ;
wire \processador|FD|BancoReg|registrador~65_q ;
wire \processador|FD|BancoReg|registrador~97_q ;
wire \processador|FD|BancoReg|registrador~1664_combout ;
wire \processador|FD|BancoReg|registrador~225feeder_combout ;
wire \processador|FD|BancoReg|registrador~225_q ;
wire \processador|FD|BancoReg|registrador~1113_combout ;
wire \processador|FD|BancoReg|registrador~2227_combout ;
wire \processador|FD|BancoReg|registrador~993_q ;
wire \processador|FD|BancoReg|registrador~2230_combout ;
wire \processador|FD|BancoReg|registrador~1025_q ;
wire \processador|FD|BancoReg|registrador~2228_combout ;
wire \processador|FD|BancoReg|registrador~1057_q ;
wire \processador|FD|BancoReg|registrador~2241_combout ;
wire \processador|FD|BancoReg|registrador~929_q ;
wire \processador|FD|BancoReg|registrador~2243_combout ;
wire \processador|FD|BancoReg|registrador~897_q ;
wire \processador|FD|BancoReg|registrador~2240_combout ;
wire \processador|FD|BancoReg|registrador~865_q ;
wire \processador|FD|BancoReg|registrador~2242_combout ;
wire \processador|FD|BancoReg|registrador~833_q ;
wire \processador|FD|BancoReg|registrador~1676_combout ;
wire \processador|FD|BancoReg|registrador~2229_combout ;
wire \processador|FD|BancoReg|registrador~961_q ;
wire \processador|FD|BancoReg|registrador~1125_combout ;
wire \processador|FD|BancoReg|registrador~1129_combout ;
wire \processador|FD|BancoReg|saidaA[27]~3_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~0_combout ;
wire \processador|FD|BancoReg|registrador~63feeder_combout ;
wire \processador|FD|BancoReg|registrador~63_q ;
wire \processador|FD|BancoReg|registrador~191_q ;
wire \processador|FD|BancoReg|registrador~447_q ;
wire \processador|FD|BancoReg|registrador~319_q ;
wire \processador|FD|BancoReg|registrador~1642_combout ;
wire \processador|FD|BancoReg|registrador~95_q ;
wire \processador|FD|BancoReg|registrador~351_q ;
wire \processador|FD|BancoReg|registrador~479_q ;
wire \processador|FD|BancoReg|registrador~1643_combout ;
wire \processador|FD|BancoReg|saidaB[25]~120_combout ;
wire \processador|FD|BancoReg|registrador~316_q ;
wire \processador|FD|BancoReg|registrador~348_q ;
wire \processador|FD|BancoReg|registrador~2140_combout ;
wire \processador|FD|BancoReg|registrador~188_q ;
wire \processador|FD|BancoReg|registrador~220_q ;
wire \processador|FD|BancoReg|registrador~2141_combout ;
wire \processador|FD|BancoReg|registrador~444_q ;
wire \processador|FD|BancoReg|registrador~476_q ;
wire \processador|FD|BancoReg|registrador~2142_combout ;
wire \processador|FD|BancoReg|registrador~92_q ;
wire \processador|FD|BancoReg|registrador~60_q ;
wire \processador|FD|BancoReg|registrador~2139_combout ;
wire \processador|FD|BancoReg|saidaB[22]~12_combout ;
wire \processador|FD|memRAM|memRAM~61_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~21_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~22_combout ;
wire \processador|FD|BancoReg|registrador~443_q ;
wire \processador|FD|BancoReg|registrador~315_q ;
wire \processador|FD|BancoReg|registrador~347_q ;
wire \processador|FD|BancoReg|registrador~2203_combout ;
wire \processador|FD|BancoReg|registrador~475_q ;
wire \processador|FD|BancoReg|registrador~1593_combout ;
wire \processador|FD|BancoReg|registrador~923_q ;
wire \processador|FD|BancoReg|registrador~859_q ;
wire \processador|FD|BancoReg|registrador~891_q ;
wire \processador|FD|BancoReg|registrador~827_q ;
wire \processador|FD|BancoReg|registrador~2211_combout ;
wire \processador|FD|BancoReg|registrador~1019_q ;
wire \processador|FD|BancoReg|registrador~987_q ;
wire \processador|FD|BancoReg|registrador~1051feeder_combout ;
wire \processador|FD|BancoReg|registrador~1051_q ;
wire \processador|FD|BancoReg|registrador~955_q ;
wire \processador|FD|BancoReg|registrador~1601_combout ;
wire \processador|FD|BancoReg|registrador~59_q ;
wire \processador|FD|BancoReg|registrador~2199_combout ;
wire \processador|FD|BancoReg|registrador~219_q ;
wire \processador|FD|BancoReg|registrador~187_q ;
wire \processador|FD|BancoReg|registrador~1589_combout ;
wire \processador|FD|BancoReg|registrador~731feeder_combout ;
wire \processador|FD|BancoReg|registrador~731_q ;
wire \processador|FD|BancoReg|registrador~763_q ;
wire \processador|FD|BancoReg|registrador~635_q ;
wire \processador|FD|BancoReg|registrador~603_q ;
wire \processador|FD|BancoReg|registrador~667feeder_combout ;
wire \processador|FD|BancoReg|registrador~667_q ;
wire \processador|FD|BancoReg|registrador~571feeder_combout ;
wire \processador|FD|BancoReg|registrador~571_q ;
wire \processador|FD|BancoReg|registrador~2207_combout ;
wire \processador|FD|BancoReg|registrador~795feeder_combout ;
wire \processador|FD|BancoReg|registrador~795_q ;
wire \processador|FD|BancoReg|registrador~699_q ;
wire \processador|FD|BancoReg|registrador~1597_combout ;
wire \processador|FD|BancoReg|registrador~1605_combout ;
wire \processador|FD|BancoReg|saidaA[21]~27_combout ;
wire \processador|FD|BancoReg|registrador~217_q ;
wire \processador|FD|BancoReg|registrador~345_q ;
wire \processador|FD|BancoReg|registrador~89_q ;
wire \processador|FD|BancoReg|registrador~473_q ;
wire \processador|FD|BancoReg|registrador~2104_combout ;
wire \processador|FD|BancoReg|registrador~57_q ;
wire \processador|FD|BancoReg|registrador~185_q ;
wire \processador|FD|BancoReg|registrador~313_q ;
wire \processador|FD|BancoReg|registrador~2103_combout ;
wire \processador|FD|BancoReg|saidaB[19]~20_combout ;
wire \processador|FD|memRAM|memRAM~57_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~15_combout ;
wire \processador|FD|BancoReg|registrador~983feeder_combout ;
wire \processador|FD|BancoReg|registrador~983_q ;
wire \processador|FD|BancoReg|registrador~1015_q ;
wire \processador|FD|BancoReg|registrador~1047_q ;
wire \processador|FD|BancoReg|registrador~887_q ;
wire \processador|FD|BancoReg|registrador~919feeder_combout ;
wire \processador|FD|BancoReg|registrador~919_q ;
wire \processador|FD|BancoReg|registrador~855feeder_combout ;
wire \processador|FD|BancoReg|registrador~855_q ;
wire \processador|FD|BancoReg|registrador~823_q ;
wire \processador|FD|BancoReg|registrador~2135_combout ;
wire \processador|FD|BancoReg|registrador~951_q ;
wire \processador|FD|BancoReg|registrador~1533_combout ;
wire \processador|FD|BancoReg|registrador~55feeder_combout ;
wire \processador|FD|BancoReg|registrador~55DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~2123_combout ;
wire \processador|FD|BancoReg|registrador~215_q ;
wire \processador|FD|BancoReg|registrador~183_q ;
wire \processador|FD|BancoReg|registrador~1521_combout ;
wire \processador|FD|BancoReg|registrador~663_q ;
wire \processador|FD|BancoReg|registrador~631_q ;
wire \processador|FD|BancoReg|registrador~599feeder_combout ;
wire \processador|FD|BancoReg|registrador~599_q ;
wire \processador|FD|BancoReg|registrador~567_q ;
wire \processador|FD|BancoReg|registrador~2131_combout ;
wire \processador|FD|BancoReg|registrador~759_q ;
wire \processador|FD|BancoReg|registrador~791feeder_combout ;
wire \processador|FD|BancoReg|registrador~791_q ;
wire \processador|FD|BancoReg|registrador~727feeder_combout ;
wire \processador|FD|BancoReg|registrador~727_q ;
wire \processador|FD|BancoReg|registrador~695_q ;
wire \processador|FD|BancoReg|registrador~1529_combout ;
wire \processador|FD|BancoReg|registrador~311feeder_combout ;
wire \processador|FD|BancoReg|registrador~311_q ;
wire \processador|FD|BancoReg|registrador~343_q ;
wire \processador|FD|BancoReg|registrador~2127_combout ;
wire \processador|FD|BancoReg|registrador~471_q ;
wire \processador|FD|BancoReg|registrador~439_q ;
wire \processador|FD|BancoReg|registrador~1525_combout ;
wire \processador|FD|BancoReg|registrador~1537_combout ;
wire \processador|FD|BancoReg|saidaA[17]~24_combout ;
wire \processador|FD|BancoReg|registrador~310_q ;
wire \processador|FD|BancoReg|registrador~342_q ;
wire \processador|FD|BancoReg|registrador~2084_combout ;
wire \processador|FD|BancoReg|registrador~182_q ;
wire \processador|FD|BancoReg|registrador~2085_combout ;
wire \processador|FD|BancoReg|registrador~470_q ;
wire \processador|FD|BancoReg|registrador~438_q ;
wire \processador|FD|BancoReg|registrador~2086_combout ;
wire \processador|FD|BancoReg|registrador~86_q ;
wire \processador|FD|BancoReg|registrador~54_q ;
wire \processador|FD|BancoReg|registrador~2083_combout ;
wire \processador|FD|BancoReg|saidaB[16]~24_combout ;
wire \processador|FD|memRAM|memRAM~55_q ;
wire \processador|FD|BancoReg|registrador~179_q ;
wire \processador|FD|BancoReg|registrador~51_q ;
wire \processador|FD|BancoReg|registrador~307_q ;
wire \processador|FD|BancoReg|registrador~435_q ;
wire \processador|FD|BancoReg|registrador~2045_combout ;
wire \processador|FD|BancoReg|registrador~339_q ;
wire \processador|FD|BancoReg|registrador~83_q ;
wire \processador|FD|BancoReg|registrador~467_q ;
wire \processador|FD|BancoReg|registrador~211_q ;
wire \processador|FD|BancoReg|registrador~2046_combout ;
wire \processador|FD|BancoReg|saidaB[13]~32_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ;
wire \processador|FD|BancoReg|registrador~978feeder_combout ;
wire \processador|FD|BancoReg|registrador~978_q ;
wire \processador|FD|BancoReg|registrador~1010_q ;
wire \processador|FD|BancoReg|registrador~1042feeder_combout ;
wire \processador|FD|BancoReg|registrador~1042_q ;
wire \processador|FD|BancoReg|registrador~850feeder_combout ;
wire \processador|FD|BancoReg|registrador~850_q ;
wire \processador|FD|BancoReg|registrador~882_q ;
wire \processador|FD|BancoReg|registrador~914feeder_combout ;
wire \processador|FD|BancoReg|registrador~914_q ;
wire \processador|FD|BancoReg|registrador~818_q ;
wire \processador|FD|BancoReg|registrador~2023_combout ;
wire \processador|FD|BancoReg|registrador~946_q ;
wire \processador|FD|BancoReg|registrador~1431_combout ;
wire \processador|FD|BancoReg|registrador~338_q ;
wire \processador|FD|BancoReg|registrador~306_q ;
wire \processador|FD|BancoReg|registrador~2015_combout ;
wire \processador|FD|BancoReg|registrador~466_q ;
wire \processador|FD|BancoReg|registrador~1423_combout ;
wire \processador|FD|BancoReg|registrador~786_q ;
wire \processador|FD|BancoReg|registrador~722feeder_combout ;
wire \processador|FD|BancoReg|registrador~722_q ;
wire \processador|FD|BancoReg|registrador~754_q ;
wire \processador|FD|BancoReg|registrador~658_q ;
wire \processador|FD|BancoReg|registrador~626_q ;
wire \processador|FD|BancoReg|registrador~594_q ;
wire \processador|FD|BancoReg|registrador~562feeder_combout ;
wire \processador|FD|BancoReg|registrador~562_q ;
wire \processador|FD|BancoReg|registrador~2019_combout ;
wire \processador|FD|BancoReg|registrador~690feeder_combout ;
wire \processador|FD|BancoReg|registrador~690_q ;
wire \processador|FD|BancoReg|registrador~1427_combout ;
wire \processador|FD|BancoReg|registrador~50_q ;
wire \processador|FD|BancoReg|registrador~82_q ;
wire \processador|FD|BancoReg|registrador~2011_combout ;
wire \processador|FD|BancoReg|registrador~178_q ;
wire \processador|FD|BancoReg|registrador~210_q ;
wire \processador|FD|BancoReg|registrador~1419_combout ;
wire \processador|FD|BancoReg|registrador~1435_combout ;
wire \processador|FD|BancoReg|saidaA[12]~18_combout ;
wire \processador|FD|memRAM|memRAM~50_q ;
wire \processador|FD|BancoReg|registrador~977_q ;
wire \processador|FD|BancoReg|registrador~1009_q ;
wire \processador|FD|BancoReg|registrador~913feeder_combout ;
wire \processador|FD|BancoReg|registrador~913_q ;
wire \processador|FD|BancoReg|registrador~881_q ;
wire \processador|FD|BancoReg|registrador~849feeder_combout ;
wire \processador|FD|BancoReg|registrador~849_q ;
wire \processador|FD|BancoReg|registrador~817_q ;
wire \processador|FD|BancoReg|registrador~1965_combout ;
wire \processador|FD|BancoReg|registrador~1041feeder_combout ;
wire \processador|FD|BancoReg|registrador~1041_q ;
wire \processador|FD|BancoReg|registrador~945_q ;
wire \processador|FD|BancoReg|registrador~1380_combout ;
wire \processador|FD|BancoReg|registrador~465_q ;
wire \processador|FD|BancoReg|registrador~337_q ;
wire \processador|FD|BancoReg|registrador~1957_combout ;
wire \processador|FD|BancoReg|registrador~433_q ;
wire \processador|FD|BancoReg|registrador~1372_combout ;
wire \processador|FD|BancoReg|registrador~177feeder_combout ;
wire \processador|FD|BancoReg|registrador~177_q ;
wire \processador|FD|BancoReg|registrador~209_q ;
wire \processador|FD|BancoReg|registrador~49_q ;
wire \processador|FD|BancoReg|registrador~81_q ;
wire \processador|FD|BancoReg|registrador~1953_combout ;
wire \processador|FD|BancoReg|registrador~1368_combout ;
wire \processador|FD|BancoReg|registrador~785feeder_combout ;
wire \processador|FD|BancoReg|registrador~785_q ;
wire \processador|FD|BancoReg|registrador~753_q ;
wire \processador|FD|BancoReg|registrador~593_q ;
wire \processador|FD|BancoReg|registrador~625_q ;
wire \processador|FD|BancoReg|registrador~657feeder_combout ;
wire \processador|FD|BancoReg|registrador~657_q ;
wire \processador|FD|BancoReg|registrador~561feeder_combout ;
wire \processador|FD|BancoReg|registrador~561_q ;
wire \processador|FD|BancoReg|registrador~1961_combout ;
wire \processador|FD|BancoReg|registrador~721feeder_combout ;
wire \processador|FD|BancoReg|registrador~721_q ;
wire \processador|FD|BancoReg|registrador~689feeder_combout ;
wire \processador|FD|BancoReg|registrador~689_q ;
wire \processador|FD|BancoReg|registrador~1376_combout ;
wire \processador|FD|BancoReg|registrador~1384_combout ;
wire \processador|FD|BancoReg|saidaA[11]~15_combout ;
wire \processador|FD|BancoReg|registrador~464_q ;
wire \processador|FD|BancoReg|registrador~432_q ;
wire \processador|FD|BancoReg|registrador~1914_combout ;
wire \processador|FD|BancoReg|registrador~176_q ;
wire \processador|FD|BancoReg|registrador~208_q ;
wire \processador|FD|BancoReg|registrador~1913_combout ;
wire \processador|FD|BancoReg|registrador~304_q ;
wire \processador|FD|BancoReg|registrador~336_q ;
wire \processador|FD|BancoReg|registrador~1912_combout ;
wire \processador|FD|BancoReg|registrador~48_q ;
wire \processador|FD|BancoReg|registrador~80_q ;
wire \processador|FD|BancoReg|registrador~1911_combout ;
wire \processador|FD|BancoReg|saidaB[10]~60_combout ;
wire \processador|FD|memRAM|memRAM~47_q ;
wire \processador|FD|BancoReg|registrador~846_q ;
wire \processador|FD|BancoReg|registrador~878feeder_combout ;
wire \processador|FD|BancoReg|registrador~878_q ;
wire \processador|FD|BancoReg|registrador~910_q ;
wire \processador|FD|BancoReg|registrador~814_q ;
wire \processador|FD|BancoReg|registrador~1947_combout ;
wire \processador|FD|BancoReg|registrador~1006_q ;
wire \processador|FD|BancoReg|registrador~974_q ;
wire \processador|FD|BancoReg|registrador~1038_q ;
wire \processador|FD|BancoReg|registrador~942feeder_combout ;
wire \processador|FD|BancoReg|registrador~942_q ;
wire \processador|FD|BancoReg|registrador~1363_combout ;
wire \processador|FD|BancoReg|registrador~302_q ;
wire \processador|FD|BancoReg|registrador~334_q ;
wire \processador|FD|BancoReg|registrador~1939_combout ;
wire \processador|FD|BancoReg|registrador~462_q ;
wire \processador|FD|BancoReg|registrador~1355_combout ;
wire \processador|FD|BancoReg|registrador~782feeder_combout ;
wire \processador|FD|BancoReg|registrador~782_q ;
wire \processador|FD|BancoReg|registrador~590feeder_combout ;
wire \processador|FD|BancoReg|registrador~590_q ;
wire \processador|FD|BancoReg|registrador~622_q ;
wire \processador|FD|BancoReg|registrador~654feeder_combout ;
wire \processador|FD|BancoReg|registrador~654_q ;
wire \processador|FD|BancoReg|registrador~558feeder_combout ;
wire \processador|FD|BancoReg|registrador~558_q ;
wire \processador|FD|BancoReg|registrador~1943_combout ;
wire \processador|FD|BancoReg|registrador~750_q ;
wire \processador|FD|BancoReg|registrador~718feeder_combout ;
wire \processador|FD|BancoReg|registrador~718_q ;
wire \processador|FD|BancoReg|registrador~686feeder_combout ;
wire \processador|FD|BancoReg|registrador~686_q ;
wire \processador|FD|BancoReg|registrador~1359_combout ;
wire \processador|FD|BancoReg|registrador~46_q ;
wire \processador|FD|BancoReg|registrador~78_q ;
wire \processador|FD|BancoReg|registrador~1935_combout ;
wire \processador|FD|BancoReg|registrador~206_q ;
wire \processador|FD|BancoReg|registrador~174_q ;
wire \processador|FD|BancoReg|registrador~1351_combout ;
wire \processador|FD|BancoReg|registrador~1367_combout ;
wire \processador|FD|BancoReg|saidaA[8]~14_combout ;
wire \processador|FD|SOMA_JAL|Add0~54 ;
wire \processador|FD|SOMA_JAL|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~34_combout ;
wire \processador|FD|SOMA_JAL|Add0~34 ;
wire \processador|FD|SOMA_JAL|Add0~38 ;
wire \processador|FD|SOMA_JAL|Add0~45_sumout ;
wire \processador|FD|SOMA_JAL|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ;
wire \KEY[1]~input_o ;
wire \processador|FD|SOMA_JAL|Add0~50 ;
wire \processador|FD|SOMA_JAL|Add0~61_sumout ;
wire \processador|FD|memRAM|memRAM~46_q ;
wire \processador|FD|BancoReg|registrador~45_q ;
wire \processador|FD|BancoReg|registrador~1877_combout ;
wire \processador|FD|BancoReg|registrador~205_q ;
wire \processador|FD|BancoReg|registrador~173feeder_combout ;
wire \processador|FD|BancoReg|registrador~173_q ;
wire \processador|FD|BancoReg|registrador~1300_combout ;
wire \processador|FD|BancoReg|registrador~845feeder_combout ;
wire \processador|FD|BancoReg|registrador~845_q ;
wire \processador|FD|BancoReg|registrador~877feeder_combout ;
wire \processador|FD|BancoReg|registrador~877_q ;
wire \processador|FD|BancoReg|registrador~909feeder_combout ;
wire \processador|FD|BancoReg|registrador~909_q ;
wire \processador|FD|BancoReg|registrador~813_q ;
wire \processador|FD|BancoReg|registrador~1889_combout ;
wire \processador|FD|BancoReg|registrador~973feeder_combout ;
wire \processador|FD|BancoReg|registrador~973_q ;
wire \processador|FD|BancoReg|registrador~1005_q ;
wire \processador|FD|BancoReg|registrador~1037_q ;
wire \processador|FD|BancoReg|registrador~941feeder_combout ;
wire \processador|FD|BancoReg|registrador~941_q ;
wire \processador|FD|BancoReg|registrador~1312_combout ;
wire \processador|FD|BancoReg|registrador~621_q ;
wire \processador|FD|BancoReg|registrador~653feeder_combout ;
wire \processador|FD|BancoReg|registrador~653_q ;
wire \processador|FD|BancoReg|registrador~589feeder_combout ;
wire \processador|FD|BancoReg|registrador~589_q ;
wire \processador|FD|BancoReg|registrador~557feeder_combout ;
wire \processador|FD|BancoReg|registrador~557_q ;
wire \processador|FD|BancoReg|registrador~1885_combout ;
wire \processador|FD|BancoReg|registrador~749_q ;
wire \processador|FD|BancoReg|registrador~717_q ;
wire \processador|FD|BancoReg|registrador~781feeder_combout ;
wire \processador|FD|BancoReg|registrador~781_q ;
wire \processador|FD|BancoReg|registrador~685_q ;
wire \processador|FD|BancoReg|registrador~1308_combout ;
wire \processador|FD|BancoReg|registrador~461_q ;
wire \processador|FD|BancoReg|registrador~333_q ;
wire \processador|FD|BancoReg|registrador~301_q ;
wire \processador|FD|BancoReg|registrador~1881_combout ;
wire \processador|FD|BancoReg|registrador~429_q ;
wire \processador|FD|BancoReg|registrador~1304_combout ;
wire \processador|FD|BancoReg|registrador~1316_combout ;
wire \processador|FD|BancoReg|saidaA[7]~11_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~26_combout ;
wire \processador|FD|memRAM|memRAM~44_q ;
wire \processador|FD|BancoReg|registrador~651feeder_combout ;
wire \processador|FD|BancoReg|registrador~651_q ;
wire \processador|FD|BancoReg|registrador~587feeder_combout ;
wire \processador|FD|BancoReg|registrador~587_q ;
wire \processador|FD|BancoReg|registrador~619_q ;
wire \processador|FD|BancoReg|registrador~555feeder_combout ;
wire \processador|FD|BancoReg|registrador~555_q ;
wire \processador|FD|BancoReg|registrador~1903_combout ;
wire \processador|FD|BancoReg|registrador~715feeder_combout ;
wire \processador|FD|BancoReg|registrador~715_q ;
wire \processador|FD|BancoReg|registrador~747_q ;
wire \processador|FD|BancoReg|registrador~779_q ;
wire \processador|FD|BancoReg|registrador~683feeder_combout ;
wire \processador|FD|BancoReg|registrador~683_q ;
wire \processador|FD|BancoReg|registrador~1325_combout ;
wire \processador|FD|BancoReg|registrador~43_q ;
wire \processador|FD|BancoReg|registrador~75_q ;
wire \processador|FD|BancoReg|registrador~1895_combout ;
wire \processador|FD|BancoReg|registrador~203_q ;
wire \processador|FD|BancoReg|registrador~1317_combout ;
wire \processador|FD|BancoReg|registrador~1035feeder_combout ;
wire \processador|FD|BancoReg|registrador~1035_q ;
wire \processador|FD|BancoReg|registrador~843feeder_combout ;
wire \processador|FD|BancoReg|registrador~843_q ;
wire \processador|FD|BancoReg|registrador~907feeder_combout ;
wire \processador|FD|BancoReg|registrador~907_q ;
wire \processador|FD|BancoReg|registrador~875_q ;
wire \processador|FD|BancoReg|registrador~811_q ;
wire \processador|FD|BancoReg|registrador~1907_combout ;
wire \processador|FD|BancoReg|registrador~1003_q ;
wire \processador|FD|BancoReg|registrador~971feeder_combout ;
wire \processador|FD|BancoReg|registrador~971_q ;
wire \processador|FD|BancoReg|registrador~939feeder_combout ;
wire \processador|FD|BancoReg|registrador~939_q ;
wire \processador|FD|BancoReg|registrador~1329_combout ;
wire \processador|FD|BancoReg|registrador~427_q ;
wire \processador|FD|BancoReg|registrador~299_q ;
wire \processador|FD|BancoReg|registrador~331_q ;
wire \processador|FD|BancoReg|registrador~1899_combout ;
wire \processador|FD|BancoReg|registrador~459_q ;
wire \processador|FD|BancoReg|registrador~1321_combout ;
wire \processador|FD|BancoReg|registrador~1333_combout ;
wire \processador|FD|BancoReg|saidaA[5]~12_combout ;
wire \processador|FD|BancoReg|registrador~714_q ;
wire \processador|FD|BancoReg|registrador~618_q ;
wire \processador|FD|BancoReg|registrador~650feeder_combout ;
wire \processador|FD|BancoReg|registrador~650_q ;
wire \processador|FD|BancoReg|registrador~586feeder_combout ;
wire \processador|FD|BancoReg|registrador~586_q ;
wire \processador|FD|BancoReg|registrador~554feeder_combout ;
wire \processador|FD|BancoReg|registrador~554_q ;
wire \processador|FD|BancoReg|registrador~1867_combout ;
wire \processador|FD|BancoReg|registrador~746_q ;
wire \processador|FD|BancoReg|registrador~778_q ;
wire \processador|FD|BancoReg|registrador~682_q ;
wire \processador|FD|BancoReg|registrador~1291_combout ;
wire \processador|FD|BancoReg|registrador~1034_q ;
wire \processador|FD|BancoReg|registrador~970feeder_combout ;
wire \processador|FD|BancoReg|registrador~970_q ;
wire \processador|FD|BancoReg|registrador~1002_q ;
wire \processador|FD|BancoReg|registrador~842feeder_combout ;
wire \processador|FD|BancoReg|registrador~842_q ;
wire \processador|FD|BancoReg|registrador~906feeder_combout ;
wire \processador|FD|BancoReg|registrador~906_q ;
wire \processador|FD|BancoReg|registrador~874feeder_combout ;
wire \processador|FD|BancoReg|registrador~874_q ;
wire \processador|FD|BancoReg|registrador~810_q ;
wire \processador|FD|BancoReg|registrador~1871_combout ;
wire \processador|FD|BancoReg|registrador~938_q ;
wire \processador|FD|BancoReg|registrador~1295_combout ;
wire \processador|FD|BancoReg|registrador~202_q ;
wire \processador|FD|BancoReg|registrador~170_q ;
wire \processador|FD|BancoReg|registrador~42_q ;
wire \processador|FD|BancoReg|registrador~74_q ;
wire \processador|FD|BancoReg|registrador~1859_combout ;
wire \processador|FD|BancoReg|registrador~1283_combout ;
wire \processador|FD|BancoReg|registrador~298_q ;
wire \processador|FD|BancoReg|registrador~330_q ;
wire \processador|FD|BancoReg|registrador~1863_combout ;
wire \processador|FD|BancoReg|registrador~426_q ;
wire \processador|FD|BancoReg|registrador~1287_combout ;
wire \processador|FD|BancoReg|registrador~1299_combout ;
wire \processador|FD|BancoReg|saidaA[4]~10_combout ;
wire \processador|FD|BancoReg|registrador~1796_combout ;
wire \processador|FD|BancoReg|registrador~41_q ;
wire \processador|FD|BancoReg|registrador~73_q ;
wire \processador|FD|BancoReg|registrador~1819_combout ;
wire \processador|FD|BancoReg|registrador~201_q ;
wire \processador|FD|BancoReg|registrador~169_q ;
wire \processador|FD|BancoReg|registrador~1249_combout ;
wire \processador|FD|BancoReg|registrador~969_q ;
wire \processador|FD|BancoReg|registrador~841_q ;
wire \processador|FD|BancoReg|registrador~873_q ;
wire \processador|FD|BancoReg|registrador~905_q ;
wire \processador|FD|BancoReg|registrador~809_q ;
wire \processador|FD|BancoReg|registrador~1831_combout ;
wire \processador|FD|BancoReg|registrador~1001_q ;
wire \processador|FD|BancoReg|registrador~1033_q ;
wire \processador|FD|BancoReg|registrador~937_q ;
wire \processador|FD|BancoReg|registrador~1261_combout ;
wire \processador|FD|BancoReg|registrador~777_q ;
wire \processador|FD|BancoReg|registrador~745_q ;
wire \processador|FD|BancoReg|registrador~713feeder_combout ;
wire \processador|FD|BancoReg|registrador~713_q ;
wire \processador|FD|BancoReg|registrador~617_q ;
wire \processador|FD|BancoReg|registrador~649_q ;
wire \processador|FD|BancoReg|registrador~585_q ;
wire \processador|FD|BancoReg|registrador~553_q ;
wire \processador|FD|BancoReg|registrador~1827_combout ;
wire \processador|FD|BancoReg|registrador~681feeder_combout ;
wire \processador|FD|BancoReg|registrador~681_q ;
wire \processador|FD|BancoReg|registrador~1257_combout ;
wire \processador|FD|BancoReg|registrador~297_q ;
wire \processador|FD|BancoReg|registrador~1823_combout ;
wire \processador|FD|BancoReg|registrador~457_q ;
wire \processador|FD|BancoReg|registrador~2249_combout ;
wire \processador|FD|BancoReg|registrador~425_q ;
wire \processador|FD|BancoReg|registrador~1253_combout ;
wire \processador|FD|BancoReg|registrador~1265_combout ;
wire \processador|FD|BancoReg|saidaA[3]~8_combout ;
wire \processador|FD|memRAM|memRAM~41_q ;
wire \processador|FD|BancoReg|registrador~1032_q ;
wire \processador|FD|BancoReg|registrador~904feeder_combout ;
wire \processador|FD|BancoReg|registrador~904_q ;
wire \processador|FD|BancoReg|registrador~872feeder_combout ;
wire \processador|FD|BancoReg|registrador~872_q ;
wire \processador|FD|BancoReg|registrador~840_q ;
wire \processador|FD|BancoReg|registrador~808_q ;
wire \processador|FD|BancoReg|registrador~1770_combout ;
wire \processador|FD|BancoReg|registrador~1000_q ;
wire \processador|FD|BancoReg|registrador~968_q ;
wire \processador|FD|BancoReg|registrador~936_q ;
wire \processador|FD|BancoReg|registrador~1210_combout ;
wire \processador|FD|BancoReg|registrador~776_q ;
wire \processador|FD|BancoReg|registrador~744_q ;
wire \processador|FD|BancoReg|registrador~712feeder_combout ;
wire \processador|FD|BancoReg|registrador~712_q ;
wire \processador|FD|BancoReg|registrador~648feeder_combout ;
wire \processador|FD|BancoReg|registrador~648_q ;
wire \processador|FD|BancoReg|registrador~616_q ;
wire \processador|FD|BancoReg|registrador~584feeder_combout ;
wire \processador|FD|BancoReg|registrador~584_q ;
wire \processador|FD|BancoReg|registrador~552feeder_combout ;
wire \processador|FD|BancoReg|registrador~552_q ;
wire \processador|FD|BancoReg|registrador~1766_combout ;
wire \processador|FD|BancoReg|registrador~680feeder_combout ;
wire \processador|FD|BancoReg|registrador~680_q ;
wire \processador|FD|BancoReg|registrador~1206_combout ;
wire \processador|FD|BancoReg|registrador~2244_combout ;
wire \processador|FD|BancoReg|registrador~456_q ;
wire \processador|FD|BancoReg|registrador~296_q ;
wire \processador|FD|BancoReg|registrador~328_q ;
wire \processador|FD|BancoReg|registrador~1762_combout ;
wire \processador|FD|BancoReg|registrador~1202_combout ;
wire \processador|FD|BancoReg|registrador~40_q ;
wire \processador|FD|BancoReg|registrador~72_q ;
wire \processador|FD|BancoReg|registrador~1758_combout ;
wire \processador|FD|BancoReg|registrador~200_q ;
wire \processador|FD|BancoReg|registrador~168_q ;
wire \processador|FD|BancoReg|registrador~1198_combout ;
wire \processador|FD|BancoReg|registrador~1214_combout ;
wire \processador|FD|BancoReg|saidaA[2]~5_combout ;
wire \processador|FD|BancoReg|registrador~294_q ;
wire \processador|FD|BancoReg|registrador~326_q ;
wire \processador|FD|BancoReg|registrador~1814_combout ;
wire \processador|FD|BancoReg|registrador~198_q ;
wire \processador|FD|BancoReg|registrador~166_q ;
wire \processador|FD|BancoReg|registrador~1815_combout ;
wire \processador|FD|BancoReg|registrador~454_q ;
wire \processador|FD|BancoReg|registrador~1816_combout ;
wire \processador|FD|BancoReg|registrador~70_q ;
wire \processador|FD|BancoReg|registrador~38_q ;
wire \processador|FD|BancoReg|registrador~1813_combout ;
wire \processador|FD|BancoReg|saidaB[0]~84_combout ;
wire \processador|FD|memRAM|memRAM~39_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~17_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ;
wire \processador|FD|BancoReg|registrador~901_q ;
wire \processador|FD|BancoReg|registrador~869feeder_combout ;
wire \processador|FD|BancoReg|registrador~869_q ;
wire \processador|FD|BancoReg|registrador~933feeder_combout ;
wire \processador|FD|BancoReg|registrador~933_q ;
wire \processador|FD|BancoReg|registrador~837_q ;
wire \processador|FD|BancoReg|registrador~1752_combout ;
wire \processador|FD|BancoReg|registrador~997_q ;
wire \processador|FD|BancoReg|registrador~1029_q ;
wire \processador|FD|BancoReg|registrador~1061_q ;
wire \processador|FD|BancoReg|registrador~965feeder_combout ;
wire \processador|FD|BancoReg|registrador~965_q ;
wire \processador|FD|BancoReg|registrador~1193_combout ;
wire \processador|FD|BancoReg|registrador~325_q ;
wire \processador|FD|BancoReg|registrador~357_q ;
wire \processador|FD|BancoReg|registrador~1744_combout ;
wire \processador|FD|BancoReg|registrador~485_q ;
wire \processador|FD|BancoReg|registrador~453_q ;
wire \processador|FD|BancoReg|registrador~1185_combout ;
wire \processador|FD|BancoReg|registrador~229_q ;
wire \processador|FD|BancoReg|registrador~197_q ;
wire \processador|FD|BancoReg|registrador~69feeder_combout ;
wire \processador|FD|BancoReg|registrador~69_q ;
wire \processador|FD|BancoReg|registrador~1740_combout ;
wire \processador|FD|BancoReg|registrador~1181_combout ;
wire \processador|FD|BancoReg|registrador~741feeder_combout ;
wire \processador|FD|BancoReg|registrador~741_q ;
wire \processador|FD|BancoReg|registrador~773_q ;
wire \processador|FD|BancoReg|registrador~805_q ;
wire \processador|FD|BancoReg|registrador~645_q ;
wire \processador|FD|BancoReg|registrador~677feeder_combout ;
wire \processador|FD|BancoReg|registrador~677_q ;
wire \processador|FD|BancoReg|registrador~613feeder_combout ;
wire \processador|FD|BancoReg|registrador~613_q ;
wire \processador|FD|BancoReg|registrador~581_q ;
wire \processador|FD|BancoReg|registrador~1748_combout ;
wire \processador|FD|BancoReg|registrador~709feeder_combout ;
wire \processador|FD|BancoReg|registrador~709_q ;
wire \processador|FD|BancoReg|registrador~1189_combout ;
wire \processador|FD|BancoReg|registrador~1197_combout ;
wire \processador|FD|BancoReg|saidaA[31]~4_combout ;
wire \processador|FD|memRAM|memRAM~69_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~12_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~13_combout ;
wire \processador|FD|BancoReg|registrador~196_q ;
wire \processador|FD|BancoReg|registrador~228_q ;
wire \processador|FD|BancoReg|registrador~68_q ;
wire \processador|FD|BancoReg|registrador~100_q ;
wire \processador|FD|BancoReg|registrador~1720_combout ;
wire \processador|FD|BancoReg|registrador~1164_combout ;
wire \processador|FD|BancoReg|registrador~1060feeder_combout ;
wire \processador|FD|BancoReg|registrador~1060_q ;
wire \processador|FD|BancoReg|registrador~996_q ;
wire \processador|FD|BancoReg|registrador~1028_q ;
wire \processador|FD|BancoReg|registrador~932feeder_combout ;
wire \processador|FD|BancoReg|registrador~932_q ;
wire \processador|FD|BancoReg|registrador~900_q ;
wire \processador|FD|BancoReg|registrador~868feeder_combout ;
wire \processador|FD|BancoReg|registrador~868_q ;
wire \processador|FD|BancoReg|registrador~836_q ;
wire \processador|FD|BancoReg|registrador~1732_combout ;
wire \processador|FD|BancoReg|registrador~964feeder_combout ;
wire \processador|FD|BancoReg|registrador~964_q ;
wire \processador|FD|BancoReg|registrador~1176_combout ;
wire \processador|FD|BancoReg|registrador~356_q ;
wire \processador|FD|BancoReg|registrador~1724_combout ;
wire \processador|FD|BancoReg|registrador~484_q ;
wire \processador|FD|BancoReg|registrador~452_q ;
wire \processador|FD|BancoReg|registrador~1168_combout ;
wire \processador|FD|BancoReg|registrador~804_q ;
wire \processador|FD|BancoReg|registrador~740_q ;
wire \processador|FD|BancoReg|registrador~772_q ;
wire \processador|FD|BancoReg|registrador~676_q ;
wire \processador|FD|BancoReg|registrador~644_q ;
wire \processador|FD|BancoReg|registrador~612_q ;
wire \processador|FD|BancoReg|registrador~580_q ;
wire \processador|FD|BancoReg|registrador~1728_combout ;
wire \processador|FD|BancoReg|registrador~708_q ;
wire \processador|FD|BancoReg|registrador~1172_combout ;
wire \processador|FD|BancoReg|registrador~1180_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~18 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~6 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ;
wire \processador|FD|BancoReg|registrador~192_q ;
wire \processador|FD|BancoReg|registrador~64_q ;
wire \processador|FD|BancoReg|registrador~96_q ;
wire \processador|FD|BancoReg|registrador~1644_combout ;
wire \processador|FD|BancoReg|registrador~224_q ;
wire \processador|FD|BancoReg|registrador~1096_combout ;
wire \processador|FD|BancoReg|registrador~608feeder_combout ;
wire \processador|FD|BancoReg|registrador~608_q ;
wire \processador|FD|BancoReg|registrador~640_q ;
wire \processador|FD|BancoReg|registrador~672_q ;
wire \processador|FD|BancoReg|registrador~576_q ;
wire \processador|FD|BancoReg|registrador~1652_combout ;
wire \processador|FD|BancoReg|registrador~768_q ;
wire \processador|FD|BancoReg|registrador~736feeder_combout ;
wire \processador|FD|BancoReg|registrador~736_q ;
wire \processador|FD|BancoReg|registrador~800_q ;
wire \processador|FD|BancoReg|registrador~704_q ;
wire \processador|FD|BancoReg|registrador~1104_combout ;
wire \processador|FD|BancoReg|registrador~864feeder_combout ;
wire \processador|FD|BancoReg|registrador~864_q ;
wire \processador|FD|BancoReg|registrador~896_q ;
wire \processador|FD|BancoReg|registrador~928feeder_combout ;
wire \processador|FD|BancoReg|registrador~928_q ;
wire \processador|FD|BancoReg|registrador~832_q ;
wire \processador|FD|BancoReg|registrador~1656_combout ;
wire \processador|FD|BancoReg|registrador~1024_q ;
wire \processador|FD|BancoReg|registrador~992_q ;
wire \processador|FD|BancoReg|registrador~1056_q ;
wire \processador|FD|BancoReg|registrador~960feeder_combout ;
wire \processador|FD|BancoReg|registrador~960_q ;
wire \processador|FD|BancoReg|registrador~1108_combout ;
wire \processador|FD|BancoReg|registrador~480_q ;
wire \processador|FD|BancoReg|registrador~320_q ;
wire \processador|FD|BancoReg|registrador~352_q ;
wire \processador|FD|BancoReg|registrador~1648_combout ;
wire \processador|FD|BancoReg|registrador~1100_combout ;
wire \processador|FD|BancoReg|registrador~1112_combout ;
wire \processador|FD|BancoReg|saidaA[26]~2_combout ;
wire \processador|FD|BancoReg|registrador~190_q ;
wire \processador|FD|BancoReg|registrador~94_q ;
wire \processador|FD|BancoReg|registrador~62_q ;
wire \processador|FD|BancoReg|registrador~1606_combout ;
wire \processador|FD|BancoReg|registrador~1062_combout ;
wire \processador|FD|BancoReg|registrador~734feeder_combout ;
wire \processador|FD|BancoReg|registrador~734_q ;
wire \processador|FD|BancoReg|registrador~766_q ;
wire \processador|FD|BancoReg|registrador~798feeder_combout ;
wire \processador|FD|BancoReg|registrador~798_q ;
wire \processador|FD|BancoReg|registrador~670_q ;
wire \processador|FD|BancoReg|registrador~638_q ;
wire \processador|FD|BancoReg|registrador~606feeder_combout ;
wire \processador|FD|BancoReg|registrador~606_q ;
wire \processador|FD|BancoReg|registrador~574feeder_combout ;
wire \processador|FD|BancoReg|registrador~574_q ;
wire \processador|FD|BancoReg|registrador~1614_combout ;
wire \processador|FD|BancoReg|registrador~702feeder_combout ;
wire \processador|FD|BancoReg|registrador~702_q ;
wire \processador|FD|BancoReg|registrador~1070_combout ;
wire \processador|FD|BancoReg|registrador~318_q ;
wire \processador|FD|BancoReg|registrador~350_q ;
wire \processador|FD|BancoReg|registrador~1610_combout ;
wire \processador|FD|BancoReg|registrador~478_q ;
wire \processador|FD|BancoReg|registrador~446_q ;
wire \processador|FD|BancoReg|registrador~1066_combout ;
wire \processador|FD|BancoReg|registrador~1054feeder_combout ;
wire \processador|FD|BancoReg|registrador~1054_q ;
wire \processador|FD|BancoReg|registrador~926feeder_combout ;
wire \processador|FD|BancoReg|registrador~926_q ;
wire \processador|FD|BancoReg|registrador~894_q ;
wire \processador|FD|BancoReg|registrador~862_q ;
wire \processador|FD|BancoReg|registrador~830_q ;
wire \processador|FD|BancoReg|registrador~1618_combout ;
wire \processador|FD|BancoReg|registrador~1022_q ;
wire \processador|FD|BancoReg|registrador~990_q ;
wire \processador|FD|BancoReg|registrador~958_q ;
wire \processador|FD|BancoReg|registrador~1074_combout ;
wire \processador|FD|BancoReg|registrador~1078_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~114 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ;
wire \processador|FD|BancoReg|registrador~637_q ;
wire \processador|FD|BancoReg|registrador~605feeder_combout ;
wire \processador|FD|BancoReg|registrador~605_q ;
wire \processador|FD|BancoReg|registrador~669feeder_combout ;
wire \processador|FD|BancoReg|registrador~669_q ;
wire \processador|FD|BancoReg|registrador~573_q ;
wire \processador|FD|BancoReg|registrador~2189_combout ;
wire \processador|FD|BancoReg|registrador~733feeder_combout ;
wire \processador|FD|BancoReg|registrador~733_q ;
wire \processador|FD|BancoReg|registrador~765_q ;
wire \processador|FD|BancoReg|registrador~797_q ;
wire \processador|FD|BancoReg|registrador~701_q ;
wire \processador|FD|BancoReg|registrador~1580_combout ;
wire \processador|FD|BancoReg|registrador~93_q ;
wire \processador|FD|BancoReg|registrador~2181_combout ;
wire \processador|FD|BancoReg|registrador~221_q ;
wire \processador|FD|BancoReg|registrador~189_q ;
wire \processador|FD|BancoReg|registrador~1572_combout ;
wire \processador|FD|BancoReg|registrador~477_q ;
wire \processador|FD|BancoReg|registrador~349_q ;
wire \processador|FD|BancoReg|registrador~317_q ;
wire \processador|FD|BancoReg|registrador~2185_combout ;
wire \processador|FD|BancoReg|registrador~445_q ;
wire \processador|FD|BancoReg|registrador~1576_combout ;
wire \processador|FD|BancoReg|registrador~1053feeder_combout ;
wire \processador|FD|BancoReg|registrador~1053_q ;
wire \processador|FD|BancoReg|registrador~1021_q ;
wire \processador|FD|BancoReg|registrador~893_q ;
wire \processador|FD|BancoReg|registrador~861_q ;
wire \processador|FD|BancoReg|registrador~925_q ;
wire \processador|FD|BancoReg|registrador~829_q ;
wire \processador|FD|BancoReg|registrador~2193_combout ;
wire \processador|FD|BancoReg|registrador~989_q ;
wire \processador|FD|BancoReg|registrador~957_q ;
wire \processador|FD|BancoReg|registrador~1584_combout ;
wire \processador|FD|BancoReg|registrador~1588_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~106 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ;
wire \processador|FD|BancoReg|registrador~346_q ;
wire \processador|FD|BancoReg|registrador~314_q ;
wire \processador|FD|BancoReg|registrador~2167_combout ;
wire \processador|FD|BancoReg|registrador~442_q ;
wire \processador|FD|BancoReg|registrador~474_q ;
wire \processador|FD|BancoReg|registrador~1559_combout ;
wire \processador|FD|BancoReg|registrador~58_q ;
wire \processador|FD|BancoReg|registrador~90_q ;
wire \processador|FD|BancoReg|registrador~2163_combout ;
wire \processador|FD|BancoReg|registrador~218_q ;
wire \processador|FD|BancoReg|registrador~1555_combout ;
wire \processador|FD|BancoReg|registrador~986_q ;
wire \processador|FD|BancoReg|registrador~1050feeder_combout ;
wire \processador|FD|BancoReg|registrador~1050_q ;
wire \processador|FD|BancoReg|registrador~1018_q ;
wire \processador|FD|BancoReg|registrador~858_q ;
wire \processador|FD|BancoReg|registrador~890feeder_combout ;
wire \processador|FD|BancoReg|registrador~890_q ;
wire \processador|FD|BancoReg|registrador~922_q ;
wire \processador|FD|BancoReg|registrador~826_q ;
wire \processador|FD|BancoReg|registrador~2175_combout ;
wire \processador|FD|BancoReg|registrador~954feeder_combout ;
wire \processador|FD|BancoReg|registrador~954_q ;
wire \processador|FD|BancoReg|registrador~1567_combout ;
wire \processador|FD|BancoReg|registrador~730_q ;
wire \processador|FD|BancoReg|registrador~794_q ;
wire \processador|FD|BancoReg|registrador~762_q ;
wire \processador|FD|BancoReg|registrador~602feeder_combout ;
wire \processador|FD|BancoReg|registrador~602_q ;
wire \processador|FD|BancoReg|registrador~634_q ;
wire \processador|FD|BancoReg|registrador~666_q ;
wire \processador|FD|BancoReg|registrador~570_q ;
wire \processador|FD|BancoReg|registrador~2171_combout ;
wire \processador|FD|BancoReg|registrador~698_q ;
wire \processador|FD|BancoReg|registrador~1563_combout ;
wire \processador|FD|BancoReg|registrador~1571_combout ;
wire \processador|FD|BancoReg|registrador~472_q ;
wire \processador|FD|BancoReg|registrador~344_q ;
wire \processador|FD|BancoReg|registrador~312_q ;
wire \processador|FD|BancoReg|registrador~2071_combout ;
wire \processador|FD|BancoReg|registrador~440_q ;
wire \processador|FD|BancoReg|registrador~1474_combout ;
wire \processador|FD|BancoReg|registrador~216_q ;
wire \processador|FD|BancoReg|registrador~56_q ;
wire \processador|FD|BancoReg|registrador~88_q ;
wire \processador|FD|BancoReg|registrador~2067_combout ;
wire \processador|FD|BancoReg|registrador~1470_combout ;
wire \processador|FD|BancoReg|registrador~920feeder_combout ;
wire \processador|FD|BancoReg|registrador~920_q ;
wire \processador|FD|BancoReg|registrador~888feeder_combout ;
wire \processador|FD|BancoReg|registrador~888_q ;
wire \processador|FD|BancoReg|registrador~856_q ;
wire \processador|FD|BancoReg|registrador~824_q ;
wire \processador|FD|BancoReg|registrador~2079_combout ;
wire \processador|FD|BancoReg|registrador~984feeder_combout ;
wire \processador|FD|BancoReg|registrador~984_q ;
wire \processador|FD|BancoReg|registrador~1016_q ;
wire \processador|FD|BancoReg|registrador~1048feeder_combout ;
wire \processador|FD|BancoReg|registrador~1048_q ;
wire \processador|FD|BancoReg|registrador~952_q ;
wire \processador|FD|BancoReg|registrador~1482_combout ;
wire \processador|FD|BancoReg|registrador~632_q ;
wire \processador|FD|BancoReg|registrador~600feeder_combout ;
wire \processador|FD|BancoReg|registrador~600_q ;
wire \processador|FD|BancoReg|registrador~664feeder_combout ;
wire \processador|FD|BancoReg|registrador~664_q ;
wire \processador|FD|BancoReg|registrador~568feeder_combout ;
wire \processador|FD|BancoReg|registrador~568_q ;
wire \processador|FD|BancoReg|registrador~2075_combout ;
wire \processador|FD|BancoReg|registrador~792feeder_combout ;
wire \processador|FD|BancoReg|registrador~792_q ;
wire \processador|FD|BancoReg|registrador~760_q ;
wire \processador|FD|BancoReg|registrador~728feeder_combout ;
wire \processador|FD|BancoReg|registrador~728_q ;
wire \processador|FD|BancoReg|registrador~696_q ;
wire \processador|FD|BancoReg|registrador~1478_combout ;
wire \processador|FD|BancoReg|registrador~1486_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~102 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ;
wire \processador|FD|memRAM|memRAM~53_q ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~94 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ;
wire \processador|FD|BancoReg|registrador~468_q ;
wire \processador|FD|BancoReg|registrador~436_q ;
wire \processador|FD|BancoReg|registrador~340_q ;
wire \processador|FD|BancoReg|registrador~308_q ;
wire \processador|FD|BancoReg|registrador~1995_combout ;
wire \processador|FD|BancoReg|registrador~1406_combout ;
wire \processador|FD|BancoReg|registrador~84_q ;
wire \processador|FD|BancoReg|registrador~52_q ;
wire \processador|FD|BancoReg|registrador~1991_combout ;
wire \processador|FD|BancoReg|registrador~180_q ;
wire \processador|FD|BancoReg|registrador~1402_combout ;
wire \processador|FD|BancoReg|registrador~788_q ;
wire \processador|FD|BancoReg|registrador~756_q ;
wire \processador|FD|BancoReg|registrador~724feeder_combout ;
wire \processador|FD|BancoReg|registrador~724_q ;
wire \processador|FD|BancoReg|registrador~660feeder_combout ;
wire \processador|FD|BancoReg|registrador~660_q ;
wire \processador|FD|BancoReg|registrador~628_q ;
wire \processador|FD|BancoReg|registrador~596feeder_combout ;
wire \processador|FD|BancoReg|registrador~596_q ;
wire \processador|FD|BancoReg|registrador~564feeder_combout ;
wire \processador|FD|BancoReg|registrador~564_q ;
wire \processador|FD|BancoReg|registrador~1999_combout ;
wire \processador|FD|BancoReg|registrador~692feeder_combout ;
wire \processador|FD|BancoReg|registrador~692_q ;
wire \processador|FD|BancoReg|registrador~1410_combout ;
wire \processador|FD|BancoReg|registrador~852feeder_combout ;
wire \processador|FD|BancoReg|registrador~852_q ;
wire \processador|FD|BancoReg|registrador~884feeder_combout ;
wire \processador|FD|BancoReg|registrador~884_q ;
wire \processador|FD|BancoReg|registrador~916feeder_combout ;
wire \processador|FD|BancoReg|registrador~916_q ;
wire \processador|FD|BancoReg|registrador~820_q ;
wire \processador|FD|BancoReg|registrador~2003_combout ;
wire \processador|FD|BancoReg|registrador~1012_q ;
wire \processador|FD|BancoReg|registrador~1044_q ;
wire \processador|FD|BancoReg|registrador~980_q ;
wire \processador|FD|BancoReg|registrador~948_q ;
wire \processador|FD|BancoReg|registrador~1414_combout ;
wire \processador|FD|BancoReg|registrador~1418_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~66 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ;
wire \processador|FD|BancoReg|registrador~47feeder_combout ;
wire \processador|FD|BancoReg|registrador~47_q ;
wire \processador|FD|BancoReg|registrador~79_q ;
wire \processador|FD|BancoReg|registrador~1971_combout ;
wire \processador|FD|BancoReg|registrador~175_q ;
wire \processador|FD|BancoReg|registrador~1385_combout ;
wire \processador|FD|BancoReg|registrador~463_q ;
wire \processador|FD|BancoReg|registrador~303feeder_combout ;
wire \processador|FD|BancoReg|registrador~303_q ;
wire \processador|FD|BancoReg|registrador~335_q ;
wire \processador|FD|BancoReg|registrador~1975_combout ;
wire \processador|FD|BancoReg|registrador~431_q ;
wire \processador|FD|BancoReg|registrador~1389_combout ;
wire \processador|FD|BancoReg|registrador~975_q ;
wire \processador|FD|BancoReg|registrador~1007_q ;
wire \processador|FD|BancoReg|registrador~1039_q ;
wire \processador|FD|BancoReg|registrador~879_q ;
wire \processador|FD|BancoReg|registrador~911feeder_combout ;
wire \processador|FD|BancoReg|registrador~911_q ;
wire \processador|FD|BancoReg|registrador~847feeder_combout ;
wire \processador|FD|BancoReg|registrador~847_q ;
wire \processador|FD|BancoReg|registrador~815_q ;
wire \processador|FD|BancoReg|registrador~1983_combout ;
wire \processador|FD|BancoReg|registrador~943_q ;
wire \processador|FD|BancoReg|registrador~1397_combout ;
wire \processador|FD|BancoReg|registrador~623_q ;
wire \processador|FD|BancoReg|registrador~655_q ;
wire \processador|FD|BancoReg|registrador~591feeder_combout ;
wire \processador|FD|BancoReg|registrador~591_q ;
wire \processador|FD|BancoReg|registrador~559_q ;
wire \processador|FD|BancoReg|registrador~1979_combout ;
wire \processador|FD|BancoReg|registrador~751_q ;
wire \processador|FD|BancoReg|registrador~783_q ;
wire \processador|FD|BancoReg|registrador~719_q ;
wire \processador|FD|BancoReg|registrador~687_q ;
wire \processador|FD|BancoReg|registrador~1393_combout ;
wire \processador|FD|BancoReg|registrador~1401_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~20_combout ;
wire \processador|FD|BancoReg|registrador~967feeder_combout ;
wire \processador|FD|BancoReg|registrador~967_q ;
wire \processador|FD|BancoReg|registrador~839_q ;
wire \processador|FD|BancoReg|registrador~871_q ;
wire \processador|FD|BancoReg|registrador~903_q ;
wire \processador|FD|BancoReg|registrador~807_q ;
wire \processador|FD|BancoReg|registrador~1790_combout ;
wire \processador|FD|BancoReg|registrador~999_q ;
wire \processador|FD|BancoReg|registrador~1031feeder_combout ;
wire \processador|FD|BancoReg|registrador~1031_q ;
wire \processador|FD|BancoReg|registrador~935_q ;
wire \processador|FD|BancoReg|registrador~1227_combout ;
wire \processador|FD|BancoReg|registrador~2246_combout ;
wire \processador|FD|BancoReg|registrador~455_q ;
wire \processador|FD|BancoReg|registrador~295_q ;
wire \processador|FD|BancoReg|registrador~2247_combout ;
wire \processador|FD|BancoReg|registrador~327_q ;
wire \processador|FD|BancoReg|registrador~1782_combout ;
wire \processador|FD|BancoReg|registrador~1219_combout ;
wire \processador|FD|BancoReg|registrador~39_q ;
wire \processador|FD|BancoReg|registrador~71_q ;
wire \processador|FD|BancoReg|registrador~1778_combout ;
wire \processador|FD|BancoReg|registrador~199_q ;
wire \processador|FD|BancoReg|registrador~167_q ;
wire \processador|FD|BancoReg|registrador~1215_combout ;
wire \processador|FD|BancoReg|registrador~711_q ;
wire \processador|FD|BancoReg|registrador~743_q ;
wire \processador|FD|BancoReg|registrador~775feeder_combout ;
wire \processador|FD|BancoReg|registrador~775_q ;
wire \processador|FD|BancoReg|registrador~647_q ;
wire \processador|FD|BancoReg|registrador~583_q ;
wire \processador|FD|BancoReg|registrador~615_q ;
wire \processador|FD|BancoReg|registrador~551_q ;
wire \processador|FD|BancoReg|registrador~1786_combout ;
wire \processador|FD|BancoReg|registrador~679_q ;
wire \processador|FD|BancoReg|registrador~1223_combout ;
wire \processador|FD|BancoReg|registrador~1231_combout ;
wire \processador|FD|BancoReg|saidaA[1]~6_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ;
wire \processador|FD|memRAM|memRAM~40_q ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~42 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[1]~13_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~12_combout ;
wire \processador|FD|BancoReg|registrador~423_q ;
wire \processador|FD|BancoReg|registrador~1794_combout ;
wire \processador|FD|BancoReg|registrador~1795_combout ;
wire \processador|FD|BancoReg|saidaB[1]~88_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~38 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~34 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ;
wire \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ;
wire \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ;
wire \processador|FD|BancoReg|saidaA[14]~17_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ;
wire \processador|FD|muxULAram|saida_MUX[14]~21_combout ;
wire \processador|FD|BancoReg|registrador~212_q ;
wire \processador|FD|BancoReg|registrador~1989_combout ;
wire \processador|FD|BancoReg|registrador~1988_combout ;
wire \processador|FD|BancoReg|registrador~1990_combout ;
wire \processador|FD|BancoReg|registrador~1987_combout ;
wire \processador|FD|BancoReg|saidaB[14]~44_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~82 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ;
wire \processador|FD|BancoReg|registrador~53_q ;
wire \processador|FD|BancoReg|registrador~85_q ;
wire \processador|FD|BancoReg|registrador~2029_combout ;
wire \processador|FD|BancoReg|registrador~213_q ;
wire \processador|FD|BancoReg|registrador~181feeder_combout ;
wire \processador|FD|BancoReg|registrador~181_q ;
wire \processador|FD|BancoReg|registrador~1436_combout ;
wire \processador|FD|BancoReg|registrador~437_q ;
wire \processador|FD|BancoReg|registrador~341_q ;
wire \processador|FD|BancoReg|registrador~2033_combout ;
wire \processador|FD|BancoReg|registrador~469_q ;
wire \processador|FD|BancoReg|registrador~1440_combout ;
wire \processador|FD|BancoReg|registrador~1045_q ;
wire \processador|FD|BancoReg|registrador~981_q ;
wire \processador|FD|BancoReg|registrador~1013_q ;
wire \processador|FD|BancoReg|registrador~885_q ;
wire \processador|FD|BancoReg|registrador~853feeder_combout ;
wire \processador|FD|BancoReg|registrador~853_q ;
wire \processador|FD|BancoReg|registrador~917_q ;
wire \processador|FD|BancoReg|registrador~821_q ;
wire \processador|FD|BancoReg|registrador~2041_combout ;
wire \processador|FD|BancoReg|registrador~949_q ;
wire \processador|FD|BancoReg|registrador~1448_combout ;
wire \processador|FD|BancoReg|registrador~789feeder_combout ;
wire \processador|FD|BancoReg|registrador~789_q ;
wire \processador|FD|BancoReg|registrador~757_q ;
wire \processador|FD|BancoReg|registrador~725feeder_combout ;
wire \processador|FD|BancoReg|registrador~725_q ;
wire \processador|FD|BancoReg|registrador~661feeder_combout ;
wire \processador|FD|BancoReg|registrador~661_q ;
wire \processador|FD|BancoReg|registrador~629_q ;
wire \processador|FD|BancoReg|registrador~597feeder_combout ;
wire \processador|FD|BancoReg|registrador~597_q ;
wire \processador|FD|BancoReg|registrador~565feeder_combout ;
wire \processador|FD|BancoReg|registrador~565_q ;
wire \processador|FD|BancoReg|registrador~2037_combout ;
wire \processador|FD|BancoReg|registrador~693feeder_combout ;
wire \processador|FD|BancoReg|registrador~693_q ;
wire \processador|FD|BancoReg|registrador~1444_combout ;
wire \processador|FD|BancoReg|registrador~1452_combout ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[26]~3_combout ;
wire \processador|FD|memRAM|memRAM~65_q ;
wire \processador|FD|muxULAram|saida_MUX[26]~3_combout ;
wire \processador|FD|BancoReg|registrador~448_q ;
wire \processador|FD|BancoReg|registrador~1663_combout ;
wire \processador|FD|BancoReg|registrador~1662_combout ;
wire \processador|FD|BancoReg|registrador~1661_combout ;
wire \processador|FD|BancoReg|registrador~1660_combout ;
wire \processador|FD|BancoReg|saidaB[26]~116_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~10 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[30]~7_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ;
wire \processador|FD|BancoReg|saidaA[18]~21_combout ;
wire \processador|FD|SOMA_JAL|Add0~62 ;
wire \processador|FD|SOMA_JAL|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ;
wire \processador|FD|BancoReg|saidaA[9]~16_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ;
wire \processador|FD|SOMA_JAL|Add0~70 ;
wire \processador|FD|SOMA_JAL|Add0~58 ;
wire \processador|FD|SOMA_JAL|Add0~66 ;
wire \processador|FD|SOMA_JAL|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ;
wire \processador|FD|SOMA_JAL|Add0~78 ;
wire \processador|FD|SOMA_JAL|Add0~86 ;
wire \processador|FD|SOMA_JAL|Add0~74 ;
wire \processador|FD|SOMA_JAL|Add0~82 ;
wire \processador|FD|SOMA_JAL|Add0~94 ;
wire \processador|FD|SOMA_JAL|Add0~102 ;
wire \processador|FD|SOMA_JAL|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ;
wire \processador|FD|SOMA_JAL|Add0~90 ;
wire \processador|FD|SOMA_JAL|Add0~98 ;
wire \processador|FD|SOMA_JAL|Add0~110 ;
wire \processador|FD|SOMA_JAL|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36_combout ;
wire \processador|FD|SOMA_JAL|Add0~118 ;
wire \processador|FD|SOMA_JAL|Add0~106 ;
wire \processador|FD|SOMA_JAL|Add0~114 ;
wire \processador|FD|SOMA_JAL|Add0~2 ;
wire \processador|FD|SOMA_JAL|Add0~6 ;
wire \processador|FD|SOMA_JAL|Add0~10 ;
wire \processador|FD|SOMA_JAL|Add0~14 ;
wire \processador|FD|SOMA_JAL|Add0~18 ;
wire \processador|FD|SOMA_JAL|Add0~22 ;
wire \processador|FD|SOMA_JAL|Add0~25_sumout ;
wire \processador|FD|muxULAram|saida_MUX[30]~7_combout ;
wire \processador|FD|BancoReg|registrador~324_q ;
wire \processador|FD|BancoReg|registrador~1737_combout ;
wire \processador|FD|BancoReg|registrador~1738_combout ;
wire \processador|FD|BancoReg|registrador~1739_combout ;
wire \processador|FD|BancoReg|registrador~1736_combout ;
wire \processador|FD|BancoReg|saidaB[30]~100_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~22 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~25_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~2 ;
wire \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout ;
wire \processador|FD|muxULAram|saida_MUX[0]~10_combout ;
wire \processador|FD|BancoReg|registrador~2248_combout ;
wire \processador|FD|BancoReg|registrador~422_q ;
wire \processador|FD|BancoReg|registrador~1801_combout ;
wire \processador|FD|BancoReg|registrador~1236_combout ;
wire \processador|FD|BancoReg|registrador~1797_combout ;
wire \processador|FD|BancoReg|registrador~1232_combout ;
wire \processador|FD|BancoReg|registrador~582_q ;
wire \processador|FD|BancoReg|registrador~614_q ;
wire \processador|FD|BancoReg|registrador~646_q ;
wire \processador|FD|BancoReg|registrador~550_q ;
wire \processador|FD|BancoReg|registrador~1805_combout ;
wire \processador|FD|BancoReg|registrador~710feeder_combout ;
wire \processador|FD|BancoReg|registrador~710_q ;
wire \processador|FD|BancoReg|registrador~742_q ;
wire \processador|FD|BancoReg|registrador~774feeder_combout ;
wire \processador|FD|BancoReg|registrador~774_q ;
wire \processador|FD|BancoReg|registrador~678_q ;
wire \processador|FD|BancoReg|registrador~1240_combout ;
wire \processador|FD|BancoReg|registrador~838feeder_combout ;
wire \processador|FD|BancoReg|registrador~838_q ;
wire \processador|FD|BancoReg|registrador~870_q ;
wire \processador|FD|BancoReg|registrador~902_q ;
wire \processador|FD|BancoReg|registrador~806_q ;
wire \processador|FD|BancoReg|registrador~1809_combout ;
wire \processador|FD|BancoReg|registrador~998_q ;
wire \processador|FD|BancoReg|registrador~966_q ;
wire \processador|FD|BancoReg|registrador~1030feeder_combout ;
wire \processador|FD|BancoReg|registrador~1030_q ;
wire \processador|FD|BancoReg|registrador~934feeder_combout ;
wire \processador|FD|BancoReg|registrador~934_q ;
wire \processador|FD|BancoReg|registrador~1244_combout ;
wire \processador|FD|BancoReg|registrador~1248_combout ;
wire \processador|FD|BancoReg|saidaA[0]~7_combout ;
wire \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout ;
wire \processador|FD|muxULAram|saida_MUX[2]~9_combout ;
wire \processador|FD|BancoReg|registrador~2245_combout ;
wire \processador|FD|BancoReg|registrador~424_q ;
wire \processador|FD|BancoReg|registrador~1777_combout ;
wire \processador|FD|BancoReg|registrador~1776_combout ;
wire \processador|FD|BancoReg|registrador~1775_combout ;
wire \processador|FD|BancoReg|registrador~1774_combout ;
wire \processador|FD|BancoReg|saidaB[2]~92_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ;
wire \processador|FD|memRAM|memRAM~42_q ;
wire \processador|FD|muxULAram|saida_MUX[3]~11_combout ;
wire \processador|FD|BancoReg|registrador~2250_combout ;
wire \processador|FD|BancoReg|registrador~329_q ;
wire \processador|FD|BancoReg|registrador~1818_combout ;
wire \processador|FD|BancoReg|registrador~1817_combout ;
wire \processador|FD|BancoReg|saidaB[3]~80_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~46 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ;
wire \processador|FD|memRAM|memRAM~43_q ;
wire \processador|FD|muxULAram|saida_MUX[4]~14_combout ;
wire \processador|FD|BancoReg|registrador~2251_combout ;
wire \processador|FD|BancoReg|registrador~458_q ;
wire \processador|FD|BancoReg|registrador~1858_combout ;
wire \processador|FD|BancoReg|registrador~1857_combout ;
wire \processador|FD|BancoReg|registrador~1856_combout ;
wire \processador|FD|BancoReg|registrador~1855_combout ;
wire \processador|FD|BancoReg|saidaB[4]~72_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~54 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~16_combout ;
wire \processador|FD|BancoReg|registrador~171_q ;
wire \processador|FD|BancoReg|registrador~1893_combout ;
wire \processador|FD|BancoReg|registrador~1894_combout ;
wire \processador|FD|BancoReg|saidaB[5]~64_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~62 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[6]~14_combout ;
wire \processador|FD|memRAM|memRAM~45_q ;
wire \processador|FD|muxULAram|saida_MUX[6]~13_combout ;
wire \processador|FD|BancoReg|registrador~460_q ;
wire \processador|FD|BancoReg|registrador~428_q ;
wire \processador|FD|BancoReg|registrador~1838_combout ;
wire \processador|FD|BancoReg|registrador~204_q ;
wire \processador|FD|BancoReg|registrador~172_q ;
wire \processador|FD|BancoReg|registrador~1837_combout ;
wire \processador|FD|BancoReg|registrador~300_q ;
wire \processador|FD|BancoReg|registrador~332_q ;
wire \processador|FD|BancoReg|registrador~1836_combout ;
wire \processador|FD|BancoReg|registrador~44_q ;
wire \processador|FD|BancoReg|registrador~76_q ;
wire \processador|FD|BancoReg|registrador~1835_combout ;
wire \processador|FD|BancoReg|saidaB[6]~76_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~50 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[7]~16_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~15_combout ;
wire \processador|FD|BancoReg|registrador~77_q ;
wire \processador|FD|BancoReg|registrador~1876_combout ;
wire \processador|FD|BancoReg|registrador~173DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1875_combout ;
wire \processador|FD|BancoReg|saidaB[7]~68_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~58 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~18_combout ;
wire \processador|FD|BancoReg|registrador~430_q ;
wire \processador|FD|BancoReg|registrador~1934_combout ;
wire \processador|FD|BancoReg|registrador~1933_combout ;
wire \processador|FD|BancoReg|registrador~1932_combout ;
wire \processador|FD|BancoReg|registrador~1931_combout ;
wire \processador|FD|BancoReg|saidaB[8]~56_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~70 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[9]~21_combout ;
wire \processador|FD|memRAM|memRAM~48_q ;
wire \processador|FD|muxULAram|saida_MUX[9]~20_combout ;
wire \processador|FD|BancoReg|registrador~207_q ;
wire \processador|FD|BancoReg|registrador~1970_combout ;
wire \processador|FD|BancoReg|registrador~175DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~1969_combout ;
wire \processador|FD|BancoReg|saidaB[9]~48_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~78 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ;
wire \processador|FD|memRAM|memRAM~49_q ;
wire \processador|FD|muxULAram|saida_MUX[10]~17_combout ;
wire \processador|FD|BancoReg|registrador~1040_q ;
wire \processador|FD|BancoReg|registrador~1008_q ;
wire \processador|FD|BancoReg|registrador~912feeder_combout ;
wire \processador|FD|BancoReg|registrador~912_q ;
wire \processador|FD|BancoReg|registrador~880_q ;
wire \processador|FD|BancoReg|registrador~848feeder_combout ;
wire \processador|FD|BancoReg|registrador~848_q ;
wire \processador|FD|BancoReg|registrador~816_q ;
wire \processador|FD|BancoReg|registrador~1927_combout ;
wire \processador|FD|BancoReg|registrador~976_q ;
wire \processador|FD|BancoReg|registrador~944_q ;
wire \processador|FD|BancoReg|registrador~1346_combout ;
wire \processador|FD|BancoReg|registrador~592_q ;
wire \processador|FD|BancoReg|registrador~624_q ;
wire \processador|FD|BancoReg|registrador~656_q ;
wire \processador|FD|BancoReg|registrador~560_q ;
wire \processador|FD|BancoReg|registrador~1923_combout ;
wire \processador|FD|BancoReg|registrador~752_q ;
wire \processador|FD|BancoReg|registrador~720feeder_combout ;
wire \processador|FD|BancoReg|registrador~720_q ;
wire \processador|FD|BancoReg|registrador~784feeder_combout ;
wire \processador|FD|BancoReg|registrador~784_q ;
wire \processador|FD|BancoReg|registrador~688_q ;
wire \processador|FD|BancoReg|registrador~1342_combout ;
wire \processador|FD|BancoReg|registrador~1919_combout ;
wire \processador|FD|BancoReg|registrador~1338_combout ;
wire \processador|FD|BancoReg|registrador~1915_combout ;
wire \processador|FD|BancoReg|registrador~1334_combout ;
wire \processador|FD|BancoReg|registrador~1350_combout ;
wire \processador|FD|BancoReg|saidaA[10]~13_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ;
wire \processador|FD|SOMA_JAL|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ;
wire \processador|FD|SOMA_JAL|Add0~65_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~19_combout ;
wire \processador|FD|BancoReg|registrador~305feeder_combout ;
wire \processador|FD|BancoReg|registrador~305_q ;
wire \processador|FD|BancoReg|registrador~1951_combout ;
wire \processador|FD|BancoReg|registrador~1952_combout ;
wire \processador|FD|BancoReg|saidaB[11]~52_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~74 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[12]~23_combout ;
wire \processador|FD|memRAM|memRAM~51_q ;
wire \processador|FD|muxULAram|saida_MUX[12]~22_combout ;
wire \processador|FD|BancoReg|registrador~434_q ;
wire \processador|FD|BancoReg|registrador~2010_combout ;
wire \processador|FD|BancoReg|registrador~2009_combout ;
wire \processador|FD|BancoReg|registrador~2008_combout ;
wire \processador|FD|BancoReg|registrador~2007_combout ;
wire \processador|FD|BancoReg|saidaB[12]~40_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~86 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[13]~25_combout ;
wire \processador|FD|memRAM|memRAM~52_q ;
wire \processador|FD|muxULAram|saida_MUX[13]~24_combout ;
wire \processador|FD|BancoReg|registrador~723_q ;
wire \processador|FD|BancoReg|registrador~755_q ;
wire \processador|FD|BancoReg|registrador~787_q ;
wire \processador|FD|BancoReg|registrador~595_q ;
wire \processador|FD|BancoReg|registrador~627_q ;
wire \processador|FD|BancoReg|registrador~659_q ;
wire \processador|FD|BancoReg|registrador~563_q ;
wire \processador|FD|BancoReg|registrador~2055_combout ;
wire \processador|FD|BancoReg|registrador~691_q ;
wire \processador|FD|BancoReg|registrador~1461_combout ;
wire \processador|FD|BancoReg|registrador~2047_combout ;
wire \processador|FD|BancoReg|registrador~1453_combout ;
wire \processador|FD|BancoReg|registrador~851_q ;
wire \processador|FD|BancoReg|registrador~915feeder_combout ;
wire \processador|FD|BancoReg|registrador~915_q ;
wire \processador|FD|BancoReg|registrador~883_q ;
wire \processador|FD|BancoReg|registrador~819_q ;
wire \processador|FD|BancoReg|registrador~2059_combout ;
wire \processador|FD|BancoReg|registrador~1011_q ;
wire \processador|FD|BancoReg|registrador~979feeder_combout ;
wire \processador|FD|BancoReg|registrador~979_q ;
wire \processador|FD|BancoReg|registrador~1043feeder_combout ;
wire \processador|FD|BancoReg|registrador~1043_q ;
wire \processador|FD|BancoReg|registrador~947feeder_combout ;
wire \processador|FD|BancoReg|registrador~947_q ;
wire \processador|FD|BancoReg|registrador~1465_combout ;
wire \processador|FD|BancoReg|registrador~2051_combout ;
wire \processador|FD|BancoReg|registrador~1457_combout ;
wire \processador|FD|BancoReg|registrador~1469_combout ;
wire \processador|FD|BancoReg|saidaA[13]~20_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ;
wire \processador|FD|SOMA_JAL|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ;
wire \processador|FD|SOMA_JAL|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ;
wire \processador|FD|BancoReg|saidaA[15]~19_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ;
wire \processador|FD|SOMA_JAL|Add0~81_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ;
wire \processador|FD|memRAM|memRAM~54_q ;
wire \processador|FD|muxULAram|saida_MUX[15]~23_combout ;
wire \processador|FD|BancoReg|registrador~309_q ;
wire \processador|FD|BancoReg|registrador~2027_combout ;
wire \processador|FD|BancoReg|registrador~2028_combout ;
wire \processador|FD|BancoReg|saidaB[15]~36_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~90 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~26_combout ;
wire \processador|FD|BancoReg|registrador~214_q ;
wire \processador|FD|BancoReg|registrador~2087_combout ;
wire \processador|FD|BancoReg|registrador~1487_combout ;
wire \processador|FD|BancoReg|registrador~918_q ;
wire \processador|FD|BancoReg|registrador~886_q ;
wire \processador|FD|BancoReg|registrador~854_q ;
wire \processador|FD|BancoReg|registrador~822_q ;
wire \processador|FD|BancoReg|registrador~2099_combout ;
wire \processador|FD|BancoReg|registrador~1046_q ;
wire \processador|FD|BancoReg|registrador~1014_q ;
wire \processador|FD|BancoReg|registrador~982feeder_combout ;
wire \processador|FD|BancoReg|registrador~982_q ;
wire \processador|FD|BancoReg|registrador~950_q ;
wire \processador|FD|BancoReg|registrador~1499_combout ;
wire \processador|FD|BancoReg|registrador~790feeder_combout ;
wire \processador|FD|BancoReg|registrador~790_q ;
wire \processador|FD|BancoReg|registrador~758_q ;
wire \processador|FD|BancoReg|registrador~726feeder_combout ;
wire \processador|FD|BancoReg|registrador~726_q ;
wire \processador|FD|BancoReg|registrador~662feeder_combout ;
wire \processador|FD|BancoReg|registrador~662_q ;
wire \processador|FD|BancoReg|registrador~630_q ;
wire \processador|FD|BancoReg|registrador~598feeder_combout ;
wire \processador|FD|BancoReg|registrador~598_q ;
wire \processador|FD|BancoReg|registrador~566feeder_combout ;
wire \processador|FD|BancoReg|registrador~566_q ;
wire \processador|FD|BancoReg|registrador~2095_combout ;
wire \processador|FD|BancoReg|registrador~694_q ;
wire \processador|FD|BancoReg|registrador~1495_combout ;
wire \processador|FD|BancoReg|registrador~2091_combout ;
wire \processador|FD|BancoReg|registrador~1491_combout ;
wire \processador|FD|BancoReg|registrador~1503_combout ;
wire \processador|FD|BancoReg|saidaA[16]~22_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ;
wire \processador|FD|SOMA_JAL|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ;
wire \processador|FD|SOMA_JAL|Add0~101_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ;
wire \processador|FD|memRAM|memRAM~56_q ;
wire \processador|FD|muxULAram|saida_MUX[17]~28_combout ;
wire \processador|FD|BancoReg|registrador~87_q ;
wire \processador|FD|BancoReg|registrador~2122_combout ;
wire \processador|FD|BancoReg|registrador~55_q ;
wire \processador|FD|BancoReg|registrador~2121_combout ;
wire \processador|FD|BancoReg|saidaB[17]~16_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~110 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~25_combout ;
wire \processador|FD|BancoReg|registrador~184_q ;
wire \processador|FD|BancoReg|registrador~2065_combout ;
wire \processador|FD|BancoReg|registrador~2066_combout ;
wire \processador|FD|BancoReg|registrador~2064_combout ;
wire \processador|FD|BancoReg|registrador~2063_combout ;
wire \processador|FD|BancoReg|saidaB[18]~28_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~98 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ;
wire \processador|FD|memRAM|memRAM~58_q ;
wire \processador|FD|muxULAram|saida_MUX[19]~27_combout ;
wire \processador|FD|BancoReg|registrador~441_q ;
wire \processador|FD|BancoReg|registrador~2109_combout ;
wire \processador|FD|BancoReg|registrador~1508_combout ;
wire \processador|FD|BancoReg|registrador~889feeder_combout ;
wire \processador|FD|BancoReg|registrador~889_q ;
wire \processador|FD|BancoReg|registrador~857feeder_combout ;
wire \processador|FD|BancoReg|registrador~857_q ;
wire \processador|FD|BancoReg|registrador~921feeder_combout ;
wire \processador|FD|BancoReg|registrador~921_q ;
wire \processador|FD|BancoReg|registrador~825_q ;
wire \processador|FD|BancoReg|registrador~2117_combout ;
wire \processador|FD|BancoReg|registrador~1017_q ;
wire \processador|FD|BancoReg|registrador~1049feeder_combout ;
wire \processador|FD|BancoReg|registrador~1049_q ;
wire \processador|FD|BancoReg|registrador~985_q ;
wire \processador|FD|BancoReg|registrador~953feeder_combout ;
wire \processador|FD|BancoReg|registrador~953_q ;
wire \processador|FD|BancoReg|registrador~1516_combout ;
wire \processador|FD|BancoReg|registrador~729feeder_combout ;
wire \processador|FD|BancoReg|registrador~729_q ;
wire \processador|FD|BancoReg|registrador~761_q ;
wire \processador|FD|BancoReg|registrador~601feeder_combout ;
wire \processador|FD|BancoReg|registrador~601_q ;
wire \processador|FD|BancoReg|registrador~633_q ;
wire \processador|FD|BancoReg|registrador~665_q ;
wire \processador|FD|BancoReg|registrador~569feeder_combout ;
wire \processador|FD|BancoReg|registrador~569_q ;
wire \processador|FD|BancoReg|registrador~2113_combout ;
wire \processador|FD|BancoReg|registrador~793_q ;
wire \processador|FD|BancoReg|registrador~697feeder_combout ;
wire \processador|FD|BancoReg|registrador~697_q ;
wire \processador|FD|BancoReg|registrador~1512_combout ;
wire \processador|FD|BancoReg|registrador~2105_combout ;
wire \processador|FD|BancoReg|registrador~1504_combout ;
wire \processador|FD|BancoReg|registrador~1520_combout ;
wire \processador|FD|BancoReg|saidaA[19]~23_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ;
wire \processador|FD|SOMA_JAL|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ;
wire \processador|FD|BancoReg|saidaA[20]~25_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34_combout ;
wire \processador|FD|SOMA_JAL|Add0~109_sumout ;
wire \processador|FD|memRAM|memRAM~59_q ;
wire \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~30_combout ;
wire \processador|FD|BancoReg|registrador~186_q ;
wire \processador|FD|BancoReg|registrador~2161_combout ;
wire \processador|FD|BancoReg|registrador~2160_combout ;
wire \processador|FD|BancoReg|registrador~2162_combout ;
wire \processador|FD|BancoReg|registrador~2159_combout ;
wire \processador|FD|BancoReg|saidaB[20]~8_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~118 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[21]~33_combout ;
wire \processador|FD|memRAM|memRAM~60_q ;
wire \processador|FD|muxULAram|saida_MUX[21]~32_combout ;
wire \processador|FD|BancoReg|registrador~91_q ;
wire \processador|FD|BancoReg|registrador~2198_combout ;
wire \processador|FD|BancoReg|registrador~2197_combout ;
wire \processador|FD|BancoReg|saidaB[21]~0_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~126 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~29_combout ;
wire \processador|FD|BancoReg|registrador~1052_q ;
wire \processador|FD|BancoReg|registrador~1020_q ;
wire \processador|FD|BancoReg|registrador~988_q ;
wire \processador|FD|BancoReg|registrador~892_q ;
wire \processador|FD|BancoReg|registrador~924_q ;
wire \processador|FD|BancoReg|registrador~860_q ;
wire \processador|FD|BancoReg|registrador~828_q ;
wire \processador|FD|BancoReg|registrador~2155_combout ;
wire \processador|FD|BancoReg|registrador~956_q ;
wire \processador|FD|BancoReg|registrador~1550_combout ;
wire \processador|FD|BancoReg|registrador~2143_combout ;
wire \processador|FD|BancoReg|registrador~1538_combout ;
wire \processador|FD|BancoReg|registrador~2147_combout ;
wire \processador|FD|BancoReg|registrador~1542_combout ;
wire \processador|FD|BancoReg|registrador~732_q ;
wire \processador|FD|BancoReg|registrador~764_q ;
wire \processador|FD|BancoReg|registrador~796_q ;
wire \processador|FD|BancoReg|registrador~604_q ;
wire \processador|FD|BancoReg|registrador~636_q ;
wire \processador|FD|BancoReg|registrador~668feeder_combout ;
wire \processador|FD|BancoReg|registrador~668_q ;
wire \processador|FD|BancoReg|registrador~572_q ;
wire \processador|FD|BancoReg|registrador~2151_combout ;
wire \processador|FD|BancoReg|registrador~700feeder_combout ;
wire \processador|FD|BancoReg|registrador~700_q ;
wire \processador|FD|BancoReg|registrador~1546_combout ;
wire \processador|FD|BancoReg|registrador~1554_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33_combout ;
wire \processador|FD|SOMA_JAL|Add0~105_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ;
wire \processador|FD|BancoReg|saidaA[23]~26_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35_combout ;
wire \processador|FD|SOMA_JAL|Add0~113_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ;
wire \processador|FD|memRAM|memRAM~62_q ;
wire \processador|FD|muxULAram|saida_MUX[23]~31_combout ;
wire \processador|FD|BancoReg|registrador~61_q ;
wire \processador|FD|BancoReg|registrador~2179_combout ;
wire \processador|FD|BancoReg|registrador~2180_combout ;
wire \processador|FD|BancoReg|saidaB[23]~4_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~122 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ;
wire \processador|FD|BancoReg|saidaA[24]~0_combout ;
wire \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ;
wire \processador|FD|SOMA_JAL|Add0~1_sumout ;
wire \processador|FD|memRAM|memRAM~63_q ;
wire \processador|FD|muxULAram|saida_MUX[24]~1_combout ;
wire \processador|FD|BancoReg|registrador~222_q ;
wire \processador|FD|BancoReg|registrador~1624_combout ;
wire \processador|FD|BancoReg|registrador~1625_combout ;
wire \processador|FD|BancoReg|registrador~1623_combout ;
wire \processador|FD|BancoReg|registrador~1622_combout ;
wire \processador|FD|BancoReg|saidaB[24]~124_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~2 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[25]~2_combout ;
wire \processador|FD|memRAM|memRAM~64_q ;
wire \processador|FD|muxULAram|saida_MUX[25]~2_combout ;
wire \processador|FD|BancoReg|registrador~223_q ;
wire \processador|FD|BancoReg|registrador~1626_combout ;
wire \processador|FD|BancoReg|registrador~1079_combout ;
wire \processador|FD|BancoReg|registrador~1630_combout ;
wire \processador|FD|BancoReg|registrador~1083_combout ;
wire \processador|FD|BancoReg|registrador~735feeder_combout ;
wire \processador|FD|BancoReg|registrador~735_q ;
wire \processador|FD|BancoReg|registrador~767_q ;
wire \processador|FD|BancoReg|registrador~799_q ;
wire \processador|FD|BancoReg|registrador~671feeder_combout ;
wire \processador|FD|BancoReg|registrador~671_q ;
wire \processador|FD|BancoReg|registrador~639_q ;
wire \processador|FD|BancoReg|registrador~607feeder_combout ;
wire \processador|FD|BancoReg|registrador~607_q ;
wire \processador|FD|BancoReg|registrador~575feeder_combout ;
wire \processador|FD|BancoReg|registrador~575_q ;
wire \processador|FD|BancoReg|registrador~1634_combout ;
wire \processador|FD|BancoReg|registrador~703feeder_combout ;
wire \processador|FD|BancoReg|registrador~703_q ;
wire \processador|FD|BancoReg|registrador~1087_combout ;
wire \processador|FD|BancoReg|registrador~895feeder_combout ;
wire \processador|FD|BancoReg|registrador~895_q ;
wire \processador|FD|BancoReg|registrador~863feeder_combout ;
wire \processador|FD|BancoReg|registrador~863_q ;
wire \processador|FD|BancoReg|registrador~927_q ;
wire \processador|FD|BancoReg|registrador~831_q ;
wire \processador|FD|BancoReg|registrador~1638_combout ;
wire \processador|FD|BancoReg|registrador~1023_q ;
wire \processador|FD|BancoReg|registrador~1055feeder_combout ;
wire \processador|FD|BancoReg|registrador~1055_q ;
wire \processador|FD|BancoReg|registrador~991feeder_combout ;
wire \processador|FD|BancoReg|registrador~991_q ;
wire \processador|FD|BancoReg|registrador~959_q ;
wire \processador|FD|BancoReg|registrador~1091_combout ;
wire \processador|FD|BancoReg|registrador~1095_combout ;
wire \processador|FD|BancoReg|saidaA[25]~1_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ;
wire \processador|FD|SOMA_JAL|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ;
wire \processador|FD|SOMA_JAL|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ;
wire \processador|FD|SOMA_JAL|Add0~13_sumout ;
wire \processador|FD|memRAM|memRAM~66_q ;
wire \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[27]~4_combout ;
wire \processador|FD|muxULAram|saida_MUX[27]~4_combout ;
wire \processador|FD|BancoReg|registrador~193_q ;
wire \processador|FD|BancoReg|registrador~1680_combout ;
wire \processador|FD|BancoReg|registrador~1681_combout ;
wire \processador|FD|BancoReg|saidaB[27]~112_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~14 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~17_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|mSaidaULA[28]~5_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~5_combout ;
wire \processador|FD|BancoReg|registrador~194_q ;
wire \processador|FD|BancoReg|registrador~1682_combout ;
wire \processador|FD|BancoReg|registrador~1130_combout ;
wire \processador|FD|BancoReg|registrador~994feeder_combout ;
wire \processador|FD|BancoReg|registrador~994_q ;
wire \processador|FD|BancoReg|registrador~1026_q ;
wire \processador|FD|BancoReg|registrador~1058_q ;
wire \processador|FD|BancoReg|registrador~930_q ;
wire \processador|FD|BancoReg|registrador~898_q ;
wire \processador|FD|BancoReg|registrador~866_q ;
wire \processador|FD|BancoReg|registrador~834_q ;
wire \processador|FD|BancoReg|registrador~1694_combout ;
wire \processador|FD|BancoReg|registrador~962feeder_combout ;
wire \processador|FD|BancoReg|registrador~962_q ;
wire \processador|FD|BancoReg|registrador~1142_combout ;
wire \processador|FD|BancoReg|registrador~1686_combout ;
wire \processador|FD|BancoReg|registrador~1134_combout ;
wire \processador|FD|BancoReg|registrador~610feeder_combout ;
wire \processador|FD|BancoReg|registrador~610_q ;
wire \processador|FD|BancoReg|registrador~642_q ;
wire \processador|FD|BancoReg|registrador~674feeder_combout ;
wire \processador|FD|BancoReg|registrador~674_q ;
wire \processador|FD|BancoReg|registrador~578feeder_combout ;
wire \processador|FD|BancoReg|registrador~578_q ;
wire \processador|FD|BancoReg|registrador~1690_combout ;
wire \processador|FD|BancoReg|registrador~770_q ;
wire \processador|FD|BancoReg|registrador~802_q ;
wire \processador|FD|BancoReg|registrador~738_q ;
wire \processador|FD|BancoReg|registrador~706_q ;
wire \processador|FD|BancoReg|registrador~1138_combout ;
wire \processador|FD|BancoReg|registrador~1146_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ;
wire \processador|FD|SOMA_JAL|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE_q ;
wire \processador|FD|SOMA_JAL|Add0~21_sumout ;
wire \processador|FD|ULA_32bits|mSaidaULA[29]~6_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~6_combout ;
wire \processador|FD|BancoReg|registrador~99_q ;
wire \processador|FD|BancoReg|registrador~1702_combout ;
wire \processador|FD|BancoReg|registrador~1147_combout ;
wire \processador|FD|BancoReg|registrador~643_q ;
wire \processador|FD|BancoReg|registrador~611_q ;
wire \processador|FD|BancoReg|registrador~675_q ;
wire \processador|FD|BancoReg|registrador~579feeder_combout ;
wire \processador|FD|BancoReg|registrador~579_q ;
wire \processador|FD|BancoReg|registrador~1710_combout ;
wire \processador|FD|BancoReg|registrador~771_q ;
wire \processador|FD|BancoReg|registrador~739_q ;
wire \processador|FD|BancoReg|registrador~803feeder_combout ;
wire \processador|FD|BancoReg|registrador~803_q ;
wire \processador|FD|BancoReg|registrador~707feeder_combout ;
wire \processador|FD|BancoReg|registrador~707_q ;
wire \processador|FD|BancoReg|registrador~1155_combout ;
wire \processador|FD|BancoReg|registrador~995feeder_combout ;
wire \processador|FD|BancoReg|registrador~995_q ;
wire \processador|FD|BancoReg|registrador~1027_q ;
wire \processador|FD|BancoReg|registrador~867feeder_combout ;
wire \processador|FD|BancoReg|registrador~867_q ;
wire \processador|FD|BancoReg|registrador~899_q ;
wire \processador|FD|BancoReg|registrador~931feeder_combout ;
wire \processador|FD|BancoReg|registrador~931_q ;
wire \processador|FD|BancoReg|registrador~835_q ;
wire \processador|FD|BancoReg|registrador~1714_combout ;
wire \processador|FD|BancoReg|registrador~1059feeder_combout ;
wire \processador|FD|BancoReg|registrador~1059_q ;
wire \processador|FD|BancoReg|registrador~963feeder_combout ;
wire \processador|FD|BancoReg|registrador~963_q ;
wire \processador|FD|BancoReg|registrador~1159_combout ;
wire \processador|FD|BancoReg|registrador~483_q ;
wire \processador|FD|BancoReg|registrador~1706_combout ;
wire \processador|FD|BancoReg|registrador~1151_combout ;
wire \processador|FD|BancoReg|registrador~1163_combout ;
wire \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_32bits|Equal0~0_combout ;
wire \processador|FD|ULA_32bits|Equal0~1_combout ;
wire \processador|FD|ULA_32bits|Equal0~2_combout ;
wire \processador|FD|ULA_32bits|Equal0~3_combout ;
wire \processador|FD|ULA_32bits|Equal0~4_combout ;
wire \processador|FD|ULA_32bits|Equal0~5_combout ;
wire \processador|FD|ULA_32bits|Equal0~6_combout ;
wire \processador|FD|ULA_32bits|Equal0~7_combout ;
wire \processador|FD|ULA_32bits|Equal0~8_combout ;
wire \processador|FD|ULA_32bits|Equal0~9_combout ;
wire \processador|FD|ULA_32bits|Equal0~10_combout ;
wire \processador|FD|ULA_32bits|Equal0~11_combout ;
wire \processador|FD|ULA_32bits|Equal0~12_combout ;
wire \processador|FD|ULA_32bits|Equal0~13_combout ;
wire \processador|FD|ULA_32bits|Equal0~14_combout ;
wire \processador|FD|ULA_32bits|Equal0~15_combout ;
wire \processador|FD|ULA_32bits|Equal0~16_combout ;
wire \processador|FD|ULA_32bits|Equal0~17_combout ;
wire \processador|FD|ULA_32bits|Equal0~18_combout ;
wire \processador|FD|ULA_32bits|Equal0~19_combout ;
wire \processador|FD|ULA_32bits|Equal0~20_combout ;
wire \processador|FD|ULA_32bits|Equal0~21_combout ;
wire \processador|FD|ULA_32bits|Equal0~22_combout ;
wire \processador|FD|ULA_32bits|Equal0~23_combout ;
wire \processador|FD|ULA_32bits|Equal0~24_combout ;
wire \processador|FD|ULA_32bits|Equal0~25_combout ;
wire \processador|FD|ULA_32bits|Equal0~26_combout ;
wire \processador|FD|ULA_32bits|Equal0~27_combout ;
wire \processador|FD|ULA_32bits|Equal0~28_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ;
wire \processador|FD|SOMA_JAL|Add0~26 ;
wire \processador|FD|SOMA_JAL|Add0~29_sumout ;
wire \processador|FD|muxULAram|saida_MUX[31]~8_combout ;
wire \processador|FD|BancoReg|registrador~101_q ;
wire \processador|FD|BancoReg|registrador~1757_combout ;
wire \processador|FD|BancoReg|registrador~1756_combout ;
wire \processador|FD|BancoReg|saidaB[31]~96_combout ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~26 ;
wire \processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ;
wire \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~16_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~23_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~24_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ;
wire \processador|FD|SOMA_JAL|Add0~46 ;
wire \processador|FD|SOMA_JAL|Add0~53_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~27_combout ;
wire \processador|FD|BancoReg|registrador~1843_combout ;
wire \processador|FD|BancoReg|registrador~1270_combout ;
wire \processador|FD|BancoReg|registrador~780_q ;
wire \processador|FD|BancoReg|registrador~716_q ;
wire \processador|FD|BancoReg|registrador~748_q ;
wire \processador|FD|BancoReg|registrador~620_q ;
wire \processador|FD|BancoReg|registrador~588_q ;
wire \processador|FD|BancoReg|registrador~652_q ;
wire \processador|FD|BancoReg|registrador~556_q ;
wire \processador|FD|BancoReg|registrador~1847_combout ;
wire \processador|FD|BancoReg|registrador~684feeder_combout ;
wire \processador|FD|BancoReg|registrador~684_q ;
wire \processador|FD|BancoReg|registrador~1274_combout ;
wire \processador|FD|BancoReg|registrador~876_q ;
wire \processador|FD|BancoReg|registrador~908feeder_combout ;
wire \processador|FD|BancoReg|registrador~908_q ;
wire \processador|FD|BancoReg|registrador~844feeder_combout ;
wire \processador|FD|BancoReg|registrador~844_q ;
wire \processador|FD|BancoReg|registrador~812_q ;
wire \processador|FD|BancoReg|registrador~1851_combout ;
wire \processador|FD|BancoReg|registrador~1036_q ;
wire \processador|FD|BancoReg|registrador~1004_q ;
wire \processador|FD|BancoReg|registrador~972_q ;
wire \processador|FD|BancoReg|registrador~940feeder_combout ;
wire \processador|FD|BancoReg|registrador~940_q ;
wire \processador|FD|BancoReg|registrador~1278_combout ;
wire \processador|FD|BancoReg|registrador~1839_combout ;
wire \processador|FD|BancoReg|registrador~1266_combout ;
wire \processador|FD|BancoReg|registrador~1282_combout ;
wire \processador|FD|BancoReg|saidaA[6]~9_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ;
wire \processador|FD|SOMA_JAL|Add0~42 ;
wire \processador|FD|SOMA_JAL|Add0~49_sumout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ;
wire \MUX|saida_MUX[24]~0_combout ;
wire \MUX|saida_MUX[25]~1_combout ;
wire \MUX|saida_MUX[26]~2_combout ;
wire \MUX|saida_MUX[27]~3_combout ;
wire \MUX|saida_MUX[28]~4_combout ;
wire \MUX|saida_MUX[29]~5_combout ;
wire \MUX|saida_MUX[30]~6_combout ;
wire \MUX|saida_MUX[31]~7_combout ;
wire \MUX|saida_MUX[3]~10_combout ;
wire \MUX|Equal2~0_combout ;
wire \MUX|saida_MUX[1]~11_combout ;
wire \MUX|saida_MUX[0]~9_combout ;
wire \MUX|saida_MUX[2]~8_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[2]~12_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[0]~13_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[3]~14_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[6]~15_combout ;
wire \MUX|saida_MUX[4]~16_combout ;
wire \MUX|saida_MUX[5]~18_combout ;
wire \MUX|saida_MUX[7]~17_combout ;
wire \showHEX1|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[6]~19_combout ;
wire \showHEX1|saida7seg[1]~1_combout ;
wire \showHEX1|saida7seg[2]~2_combout ;
wire \showHEX1|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[4]~20_combout ;
wire \showHEX1|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[7]~21_combout ;
wire \showHEX1|saida7seg[5]~5_combout ;
wire \showHEX1|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[9]~25_combout ;
wire \MUX|saida_MUX[11]~24_combout ;
wire \MUX|saida_MUX[8]~23_combout ;
wire \MUX|saida_MUX[10]~22_combout ;
wire \showHEX2|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[10]~26_combout ;
wire \showHEX2|saida7seg[1]~1_combout ;
wire \showHEX2|saida7seg[2]~2_combout ;
wire \showHEX2|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[8]~27_combout ;
wire \showHEX2|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[11]~28_combout ;
wire \showHEX2|saida7seg[5]~5_combout ;
wire \showHEX2|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[13]~32_combout ;
wire \MUX|saida_MUX[15]~31_combout ;
wire \MUX|saida_MUX[14]~29_combout ;
wire \MUX|saida_MUX[12]~30_combout ;
wire \showHEX3|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[14]~33_combout ;
wire \showHEX3|saida7seg[1]~1_combout ;
wire \showHEX3|saida7seg[2]~2_combout ;
wire \showHEX3|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[12]~34_combout ;
wire \showHEX3|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[15]~35_combout ;
wire \showHEX3|saida7seg[5]~5_combout ;
wire \showHEX3|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[19]~38_combout ;
wire \MUX|saida_MUX[18]~36_combout ;
wire \MUX|saida_MUX[17]~39_combout ;
wire \MUX|saida_MUX[16]~37_combout ;
wire \showHEX4|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[18]~40_combout ;
wire \showHEX4|saida7seg[1]~1_combout ;
wire \showHEX4|saida7seg[2]~2_combout ;
wire \showHEX4|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[16]~41_combout ;
wire \showHEX4|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[19]~42_combout ;
wire \showHEX4|saida7seg[5]~5_combout ;
wire \showHEX4|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[23]~45_combout ;
wire \MUX|saida_MUX[20]~44_combout ;
wire \MUX|saida_MUX[21]~46_combout ;
wire \MUX|saida_MUX[22]~43_combout ;
wire \showHEX5|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[22]~47_combout ;
wire \showHEX5|saida7seg[1]~1_combout ;
wire \showHEX5|saida7seg[2]~2_combout ;
wire \showHEX5|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[20]~48_combout ;
wire \showHEX5|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[23]~49_combout ;
wire \showHEX5|saida7seg[5]~5_combout ;
wire \showHEX5|saida7seg[6]~6_combout ;
wire [2:0] \processador|UC|UC_ULA|ULActrl ;
wire [16:0] \processador|UC|palavraControle ;
wire [31:0] \processador|FD|ULA_32bits|result_slt ;
wire [31:0] \processador|FD|fetchInstruction|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\MUX|saida_MUX[24]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\MUX|saida_MUX[25]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\MUX|saida_MUX[26]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\MUX|saida_MUX[27]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\MUX|saida_MUX[28]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\MUX|saida_MUX[29]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\MUX|saida_MUX[30]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\MUX|saida_MUX[31]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\showHEX1|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\showHEX1|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\showHEX1|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\showHEX1|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\showHEX1|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\showHEX1|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\showHEX1|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\showHEX2|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\showHEX2|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\showHEX2|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\showHEX2|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\showHEX2|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\showHEX2|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\showHEX2|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\showHEX3|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\showHEX3|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\showHEX3|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\showHEX3|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\showHEX3|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\showHEX3|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\showHEX3|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\showHEX4|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\showHEX4|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\showHEX4|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\showHEX4|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\showHEX4|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\showHEX4|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\showHEX4|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\showHEX5|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\showHEX5|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\showHEX5|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\showHEX5|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\showHEX5|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\showHEX5|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\showHEX5|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \edges|saidaQ~0 (
// Equation(s):
// \edges|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saidaQ~0 .extended_lut = "off";
defparam \edges|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edges|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \edges|saidaQ (
	.clk(\clock~input_o ),
	.d(\edges|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edges|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edges|saidaQ .is_wysiwyg = "true";
defparam \edges|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \edges|saida (
// Equation(s):
// \edges|saida~combout  = LCELL(( !\edges|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edges|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saida .extended_lut = "off";
defparam \edges|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \edges|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~1 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~1_combout  = (!\processador|FD|fetchInstruction|PC|DOUT [7] & !\processador|FD|fetchInstruction|PC|DOUT [6])

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~33 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~33_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [2] ) + ( VCC ) + ( !VCC ))
// \processador|FD|SOMA_JAL|Add0~34  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~33_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~33 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \processador|FD|SOMA_JAL|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~19 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~19_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] $ (!\processador|FD|fetchInstruction|PC|DOUT [5])) # (\processador|FD|fetchInstruction|PC|DOUT [3]) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] $ (((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT [2]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .lut_mask = 64'h3399339966FF66FF;
defparam \processador|FD|fetchInstruction|ROM|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~25 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~25_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3]) # (!\processador|FD|fetchInstruction|PC|DOUT [2] $ (!\processador|FD|fetchInstruction|PC|DOUT 
// [5])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( ((\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5])) # (\processador|FD|fetchInstruction|PC|DOUT [3]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .lut_mask = 64'h1F1F1F1FF6F6F6F6;
defparam \processador|FD|fetchInstruction|ROM|memROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~19_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~2 .lut_mask = 64'h05050F0F0F0F0F0F;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~2 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~2_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// !\processador|FD|fetchInstruction|PC|DOUT [3]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .lut_mask = 64'h8000800000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~5 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & ((\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT [2]))) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (\processador|FD|fetchInstruction|PC|DOUT [5]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .lut_mask = 64'hBB00BB0044CC44CC;
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~3 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~3_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & (!\processador|FD|fetchInstruction|PC|DOUT [5] $ (\processador|FD|fetchInstruction|PC|DOUT [3]))) ) 
// ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [3] $ (((\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .lut_mask = 64'hE1E1E1E141414141;
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~4 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] & ((!\processador|FD|fetchInstruction|PC|DOUT [6]) # (\processador|FD|fetchInstruction|PC|DOUT [2])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .lut_mask = 64'h8088008000800020;
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~0 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [3])) # 
// (\processador|FD|fetchInstruction|PC|DOUT [2] & (!\processador|FD|fetchInstruction|PC|DOUT [5])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [2] $ 
// (\processador|FD|fetchInstruction|PC|DOUT [3]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .lut_mask = 64'h2211221144664466;
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \processador|UC|Equal2~0 (
// Equation(s):
// \processador|UC|Equal2~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~3_combout  & !\processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & !\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal2~0 .extended_lut = "off";
defparam \processador|UC|Equal2~0 .lut_mask = 64'hAA008000AA000000;
defparam \processador|UC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~14 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~14_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT 
// [2]))) # (\processador|FD|fetchInstruction|PC|DOUT [5] & ((\processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & 
// ((\processador|FD|fetchInstruction|PC|DOUT [5]))) # (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [2])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .lut_mask = 64'h33553355CC77CC77;
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~18 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~18_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [6] 
// & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT [4])))) # (\processador|FD|fetchInstruction|PC|DOUT [5] & ((!\processador|FD|fetchInstruction|PC|DOUT [4] & ((!\processador|FD|fetchInstruction|PC|DOUT [6]))) # 
// (\processador|FD|fetchInstruction|PC|DOUT [4] & (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] 
// & (!\processador|FD|fetchInstruction|PC|DOUT [4] $ (((\processador|FD|fetchInstruction|PC|DOUT [5]) # (\processador|FD|fetchInstruction|PC|DOUT [3]))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .lut_mask = 64'h80700000B0D10000;
defparam \processador|FD|fetchInstruction|ROM|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~14_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~1 .lut_mask = 64'h00000000EEEEEEEE;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~3_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~2_combout  & 
// \processador|UC|Equal2~0_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~2_combout ),
	.datac(gnd),
	.datad(!\processador|UC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~3 .lut_mask = 64'h0000000000880088;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~4 (
// Equation(s):
// \processador|UC|UC_ULA|comb~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// !\processador|FD|fetchInstruction|PC|DOUT [2])) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// !\processador|FD|fetchInstruction|PC|DOUT [7])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~4 .lut_mask = 64'h2020A00000000000;
defparam \processador|UC|UC_ULA|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~5 (
// Equation(s):
// \processador|UC|UC_ULA|comb~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [3] $ 
// (((!\processador|FD|fetchInstruction|PC|DOUT [5]) # (!\processador|FD|fetchInstruction|PC|DOUT [2]))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [5]) # (\processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~5 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~5 .lut_mask = 64'hD0D0506000000000;
defparam \processador|UC|UC_ULA|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[0] (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl [0] = ( \processador|UC|UC_ULA|ULActrl [0] & ( !\processador|UC|UC_ULA|comb~5_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( (\processador|UC|UC_ULA|comb~4_combout  & !\processador|UC|UC_ULA|comb~5_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|comb~4_combout ),
	.datac(!\processador|UC|UC_ULA|comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[0] .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[0] .lut_mask = 64'h30303030F0F0F0F0;
defparam \processador|UC|UC_ULA|ULActrl[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \processador|UC|palavraControle[8] (
// Equation(s):
// \processador|UC|palavraControle [8] = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~3_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout ) # ((\processador|FD|fetchInstruction|ROM|memROM~3_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~4_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|FD|fetchInstruction|ROM|memROM~3_combout  & \processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[8] .extended_lut = "off";
defparam \processador|UC|palavraControle[8] .lut_mask = 64'h0001222300002202;
defparam \processador|UC|palavraControle[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~6 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~6_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [2])) # 
// (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [2])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// \processador|FD|fetchInstruction|PC|DOUT [2]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .lut_mask = 64'h0303030318181818;
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~7 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .lut_mask = 64'h0000333300003333;
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~4 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (!\processador|FD|fetchInstruction|PC|DOUT [2])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT 
// [6] & !\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT 
// [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .lut_mask = 64'hC0C0C040C0C0C080;
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl~5 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [2])) # (\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [2])))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// !\processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl~5 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl~5 .lut_mask = 64'h1000402000000000;
defparam \processador|UC|UC_ULA|ULActrl~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N54
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~0 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~0_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~3_combout  & \processador|FD|fetchInstruction|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~0 .lut_mask = 64'h0000000000040004;
defparam \processador|UC|UC_ULA|ULActrl[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N9
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl~1 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl~1 .lut_mask = 64'h0000000000800080;
defparam \processador|UC|UC_ULA|ULActrl~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N6
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl~2 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl~2_combout  = ( \processador|UC|UC_ULA|ULActrl~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~0_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl~5_combout  & 
// !\processador|UC|UC_ULA|ULActrl[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl~5_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl~2 .lut_mask = 64'hF000F000FF00FF00;
defparam \processador|UC|UC_ULA|ULActrl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~3 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~3_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// !\processador|FD|fetchInstruction|PC|DOUT [2])) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [5] 
// & (\processador|FD|fetchInstruction|PC|DOUT [3] & !\processador|FD|fetchInstruction|PC|DOUT [2])) # (\processador|FD|fetchInstruction|PC|DOUT [5] & ((\processador|FD|fetchInstruction|PC|DOUT [2]))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .lut_mask = 64'h4030300000000000;
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~3 (
// Equation(s):
// \processador|UC|UC_ULA|comb~3_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (\processador|UC|UC_ULA|ULActrl[2]~4_combout  & \processador|UC|UC_ULA|ULActrl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~3 .lut_mask = 64'h0000000003030303;
defparam \processador|UC|UC_ULA|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N57
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~2 (
// Equation(s):
// \processador|UC|UC_ULA|comb~2_combout  = ( \processador|UC|UC_ULA|ULActrl~2_combout  & ( (\processador|UC|UC_ULA|ULActrl[2]~4_combout  & !\processador|UC|UC_ULA|ULActrl[2]~3_combout ) ) ) # ( !\processador|UC|UC_ULA|ULActrl~2_combout  & ( 
// \processador|UC|UC_ULA|ULActrl[2]~4_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~2 .lut_mask = 64'h3333303033333030;
defparam \processador|UC|UC_ULA|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2] (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl [2] = ( \processador|UC|UC_ULA|ULActrl [2] & ( !\processador|UC|UC_ULA|comb~2_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl [2] & ( (\processador|UC|UC_ULA|comb~3_combout  & !\processador|UC|UC_ULA|comb~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|comb~3_combout ),
	.datad(!\processador|UC|UC_ULA|comb~2_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2] .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2] .lut_mask = 64'h0F000F00FF00FF00;
defparam \processador|UC|UC_ULA|ULActrl[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~28 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~28_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [3])) ) 
// ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [3])) # (\processador|FD|fetchInstruction|PC|DOUT [2] & 
// (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [3])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .lut_mask = 64'h8811881100220022;
defparam \processador|FD|fetchInstruction|ROM|memROM~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~29 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~29_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \processador|FD|fetchInstruction|ROM|memROM~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N30
cyclonev_lcell_comb \processador|UC|Equal0~0 (
// Equation(s):
// \processador|UC|Equal0~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~3_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & !\processador|FD|fetchInstruction|ROM|memROM~2_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal0~0 .extended_lut = "off";
defparam \processador|UC|Equal0~0 .lut_mask = 64'h0000000000000100;
defparam \processador|UC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~0 (
// Equation(s):
// \processador|UC|UC_ULA|comb~0_combout  = ( \processador|UC|UC_ULA|ULActrl~2_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  & \processador|UC|UC_ULA|ULActrl[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~0 .lut_mask = 64'h000000CC000000CC;
defparam \processador|UC|UC_ULA|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~1 (
// Equation(s):
// \processador|UC|UC_ULA|comb~1_combout  = ( \processador|UC|UC_ULA|ULActrl~2_combout  & ( (\processador|UC|UC_ULA|ULActrl[2]~4_combout  & \processador|UC|UC_ULA|ULActrl[2]~3_combout ) ) ) # ( !\processador|UC|UC_ULA|ULActrl~2_combout  & ( 
// \processador|UC|UC_ULA|ULActrl[2]~4_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~1 .lut_mask = 64'h3333030333330303;
defparam \processador|UC|UC_ULA|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[1] (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl [1] = ( \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|UC|UC_ULA|comb~0_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( (!\processador|UC|UC_ULA|comb~0_combout  & \processador|UC|UC_ULA|comb~1_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|comb~0_combout ),
	.datac(!\processador|UC|UC_ULA|comb~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[1] .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[1] .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \processador|UC|UC_ULA|ULActrl[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[24]~0 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  = ( !\processador|UC|Equal0~0_combout  & ( \processador|UC|UC_ULA|ULActrl [2] & ( (\processador|UC|UC_ULA|ULActrl [0] & \processador|UC|UC_ULA|ULActrl [1]) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl [1]),
	.datae(!\processador|UC|Equal0~0_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~0 .lut_mask = 64'h0000000000330000;
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[31]~8 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[31]~8_combout  = ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( (!\processador|UC|Equal0~0_combout  & (\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout )) # (\processador|UC|Equal0~0_combout  
// & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|UC|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[31]~8 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[31]~8 .lut_mask = 64'h330F330F00000000;
defparam \processador|FD|ULA_32bits|mSaidaULA[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \processador|UC|palavraControle[0]~0 (
// Equation(s):
// \processador|UC|palavraControle[0]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~3_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[0]~0 .extended_lut = "off";
defparam \processador|UC|palavraControle[0]~0 .lut_mask = 64'h0000110100000000;
defparam \processador|UC|palavraControle[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \processador|FD|memRAM|memRAM~70 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~70 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N39
cyclonev_lcell_comb \processador|UC|Equal1~0 (
// Equation(s):
// \processador|UC|Equal1~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~5_combout  & \processador|FD|fetchInstruction|ROM|memROM~3_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~0 .extended_lut = "off";
defparam \processador|UC|Equal1~0 .lut_mask = 64'h0000000000200000;
defparam \processador|UC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~5_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~0 .lut_mask = 64'h0E0A0E0A00000000;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \processador|UC|palavraControle[12]~1 (
// Equation(s):
// \processador|UC|palavraControle[12]~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout  & ( !\processador|UC|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[12]~1 .extended_lut = "off";
defparam \processador|UC|palavraControle[12]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|UC|palavraControle[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~9 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .lut_mask = 64'h0000000000000010;
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~11 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~11_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [2] & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (!\processador|FD|fetchInstruction|PC|DOUT [5])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT 
// [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [2])) # (\processador|FD|fetchInstruction|PC|DOUT [3] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [5])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .lut_mask = 64'h4060E00000000010;
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~33 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~33_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// !\processador|FD|fetchInstruction|PC|DOUT [7]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~33 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~33 .lut_mask = 64'h0000000080008000;
defparam \processador|FD|muxULAram|saida_MUX[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~33 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~33_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT [4]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~33 .lut_mask = 64'h0000000010000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~32 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~32_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [6] ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT 
// [6] ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( ((\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [2]))) 
// # (\processador|FD|fetchInstruction|PC|DOUT [7]) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( \processador|FD|fetchInstruction|PC|DOUT [7] ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~32 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~32 .lut_mask = 64'h0F0F0F1FFFFFFFFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~30 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~30_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (\processador|FD|fetchInstruction|PC|DOUT 
// [5]))) # (\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [3])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT 
// [3] & ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (!\processador|FD|fetchInstruction|PC|DOUT [5]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~30 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~30 .lut_mask = 64'h00EE00EEBB22BB22;
defparam \processador|FD|fetchInstruction|ROM|memROM~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|Equal0~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal0~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~30_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & !\processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~30_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & !\processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~30_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & !\processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~30_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & \processador|FD|fetchInstruction|ROM|memROM~32_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal0~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal0~0 .lut_mask = 64'h0A0A0A000A000A00;
defparam \processador|FD|BancoReg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~31 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~31_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~30_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~31 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~31 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|fetchInstruction|ROM|memROM~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N36
cyclonev_lcell_comb \processador|UC|Equal4~0 (
// Equation(s):
// \processador|UC|Equal4~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout  & (\processador|FD|fetchInstruction|ROM|memROM~3_combout  & !\processador|FD|fetchInstruction|ROM|memROM~5_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal4~0 .extended_lut = "off";
defparam \processador|UC|Equal4~0 .lut_mask = 64'h0000000002000000;
defparam \processador|UC|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \processador|UC|palavraControle[9] (
// Equation(s):
// \processador|UC|palavraControle [9] = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # ((\processador|FD|fetchInstruction|ROM|memROM~1_combout  & \processador|FD|fetchInstruction|ROM|memROM~3_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~1_combout  & !\processador|FD|fetchInstruction|ROM|memROM~4_combout )) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~1_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~3_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~1_combout  & \processador|FD|fetchInstruction|ROM|memROM~3_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[9] .extended_lut = "off";
defparam \processador|UC|palavraControle[9] .lut_mask = 64'hA803AA228800AA02;
defparam \processador|UC|palavraControle[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2216 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2216_combout  = ( \processador|UC|palavraControle [9] & ( (!\processador|UC|Equal4~0_combout  & ((!\processador|UC|Equal2~0_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) )

	.dataa(!\processador|UC|Equal4~0_combout ),
	.datab(!\processador|UC|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2216 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2216 .lut_mask = 64'h00000000A8A8A8A8;
defparam \processador|FD|BancoReg|registrador~2216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2215 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2215_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (!\processador|UC|Equal4~0_combout  & (!\processador|UC|Equal2~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~30_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( (!\processador|UC|Equal4~0_combout  & (!\processador|UC|Equal2~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~33_combout )) ) )

	.dataa(!\processador|UC|Equal4~0_combout ),
	.datab(!\processador|UC|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~30_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2215 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2215 .lut_mask = 64'h0808080808000800;
defparam \processador|FD|BancoReg|registrador~2215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N45
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[0]~0 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[0]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|UC|Equal4~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~1_combout ) # ((\processador|UC|Equal2~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout  & ( !\processador|UC|Equal4~0_combout  & ( (!\processador|UC|Equal2~0_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~6_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) ) )

	.dataa(!\processador|UC|Equal2~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~28_combout ),
	.dataf(!\processador|UC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[0]~0 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[0]~0 .lut_mask = 64'hFEFEF4F400000000;
defparam \processador|FD|mux_R31|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[3]~2 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[3]~2_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[3]~2 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[3]~2 .lut_mask = 64'hF0F00000F0F00000;
defparam \processador|FD|mux_R31|saida_MUX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2219 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2219_combout  = ( \processador|FD|mux_R31|saida_MUX[3]~2_combout  & ( (\processador|FD|BancoReg|registrador~2216_combout  & (\processador|FD|BancoReg|registrador~2215_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2219 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2219 .lut_mask = 64'h0000000005000500;
defparam \processador|FD|BancoReg|registrador~2219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N40
dffeas \processador|FD|BancoReg|registrador~483DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~483DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~483DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~483DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~227feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~227feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~227feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~227feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2217 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2217_combout  = ( \processador|FD|BancoReg|registrador~2216_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2215_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2217 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2217 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \processador|FD|BancoReg|registrador~227 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~227 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2231 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2231_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|UC|Equal4~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~30_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & !\processador|UC|Equal2~0_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|UC|Equal4~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|UC|Equal2~0_combout ))) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|UC|Equal4~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|UC|Equal2~0_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~1_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( 
// (!\processador|UC|Equal4~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|UC|Equal2~0_combout ))) ) ) )

	.dataa(!\processador|UC|Equal4~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~30_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datad(!\processador|UC|Equal2~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2231 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2231 .lut_mask = 64'hA0AA80AAA0AA8000;
defparam \processador|FD|BancoReg|registrador~2231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2235 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2235_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2235 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2235 .lut_mask = 64'h0000000000220022;
defparam \processador|FD|BancoReg|registrador~2235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \processador|FD|BancoReg|registrador~355 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~355 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~355 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1719 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1719_combout  = ( \processador|FD|BancoReg|registrador~355_q  & ( \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~99_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~227_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~355_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~99_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~227_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~355_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~483DUPLICATE_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~355_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (\processador|FD|BancoReg|registrador~483DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~483DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|BancoReg|registrador~99_q ),
	.datad(!\processador|FD|BancoReg|registrador~227_q ),
	.datae(!\processador|FD|BancoReg|registrador~355_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1719 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1719 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \processador|FD|BancoReg|registrador~1719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2218 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2218_combout  = ( \processador|FD|BancoReg|registrador~2215_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2218 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2218 .lut_mask = 64'h0000000000440044;
defparam \processador|FD|BancoReg|registrador~2218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N47
dffeas \processador|FD|BancoReg|registrador~195 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~195 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2232 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2232_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2232 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2232 .lut_mask = 64'h0000000004040404;
defparam \processador|FD|BancoReg|registrador~2232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N40
dffeas \processador|FD|BancoReg|registrador~67 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~67 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2234 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2234_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2234 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2234 .lut_mask = 64'h0000000000110011;
defparam \processador|FD|BancoReg|registrador~2234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N14
dffeas \processador|FD|BancoReg|registrador~323 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~323 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2220 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2220_combout  = ( \processador|FD|BancoReg|registrador~2215_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2220 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2220 .lut_mask = 64'h0000000000110011;
defparam \processador|FD|BancoReg|registrador~2220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N47
dffeas \processador|FD|BancoReg|registrador~451 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~451 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1718 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1718_combout  = ( \processador|FD|BancoReg|registrador~323_q  & ( \processador|FD|BancoReg|registrador~451_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~67_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~195_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~323_q  & ( \processador|FD|BancoReg|registrador~451_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~67_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~195_q ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~323_q  & ( !\processador|FD|BancoReg|registrador~451_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~67_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~195_q  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~323_q  & ( !\processador|FD|BancoReg|registrador~451_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~67_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~195_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|BancoReg|registrador~195_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~67_q ),
	.datae(!\processador|FD|BancoReg|registrador~323_q ),
	.dataf(!\processador|FD|BancoReg|registrador~451_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1718 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1718 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \processador|FD|BancoReg|registrador~1718 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[29]~104 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[29]~104_combout  = ( \processador|FD|BancoReg|registrador~1718_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~1719_combout )))) ) ) # ( !\processador|FD|BancoReg|registrador~1718_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~1719_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1719_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1718_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[29]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[29]~104 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[29]~104 .lut_mask = 64'h0800080008880888;
defparam \processador|FD|BancoReg|saidaB[29]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \processador|FD|memRAM|memRAM~68 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[29]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~68 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~8 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|PC|DOUT [2]))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (!\processador|FD|fetchInstruction|PC|DOUT [3] $ (!\processador|FD|fetchInstruction|PC|DOUT [5])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT 
// [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((\processador|FD|fetchInstruction|PC|DOUT [5]) # (\processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .lut_mask = 64'h7070F06000000010;
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~10 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~10_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (\processador|FD|fetchInstruction|PC|DOUT [6] & (\processador|FD|fetchInstruction|PC|DOUT [4] & \processador|FD|fetchInstruction|PC|DOUT [3])) ) ) 
// # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [4] & !\processador|FD|fetchInstruction|PC|DOUT [3])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .lut_mask = 64'hA000A00000050005;
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|Equal1~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal1~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( !\processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal1~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal1~0 .lut_mask = 64'hA000A0008000A000;
defparam \processador|FD|BancoReg|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|Equal2~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  = ( \processador|UC|palavraControle[12]~1_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[6]~3_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|fetchInstruction|PROX_PC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \processador|FD|BancoReg|registrador~226 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~226 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~226 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1700 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1700_combout  = ( \processador|FD|BancoReg|registrador~226_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~194_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~226_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~194_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~194_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~226_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1700 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1700 .lut_mask = 64'h0044004488CC88CC;
defparam \processador|FD|BancoReg|registrador~1700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N55
dffeas \processador|FD|BancoReg|registrador~322 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~322 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \processador|FD|BancoReg|registrador~354 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~354 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1699 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1699_combout  = ( \processador|FD|BancoReg|registrador~354_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~322_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~354_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~322_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~354_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~322_q ),
	.datae(!\processador|FD|BancoReg|registrador~354_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1699 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1699 .lut_mask = 64'h0000F0F000F000F0;
defparam \processador|FD|BancoReg|registrador~1699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N20
dffeas \processador|FD|BancoReg|registrador~450 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~450 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N8
dffeas \processador|FD|BancoReg|registrador~482 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~482 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~482 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1701 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1701_combout  = ( \processador|FD|BancoReg|registrador~482_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~450_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~482_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~450_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~450_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~482_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1701 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1701 .lut_mask = 64'h00300030C0F0C0F0;
defparam \processador|FD|BancoReg|registrador~1701 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2233 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2233_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2216_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2216_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2233 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2233 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N10
dffeas \processador|FD|BancoReg|registrador~98 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~98 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N52
dffeas \processador|FD|BancoReg|registrador~66 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~66 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1698 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1698_combout  = ( \processador|FD|BancoReg|registrador~98_q  & ( \processador|FD|BancoReg|registrador~66_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~98_q  & ( \processador|FD|BancoReg|registrador~66_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~98_q  & ( !\processador|FD|BancoReg|registrador~66_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~98_q ),
	.dataf(!\processador|FD|BancoReg|registrador~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1698 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1698 .lut_mask = 64'h0000C0C03030F0F0;
defparam \processador|FD|BancoReg|registrador~1698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[28]~108 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[28]~108_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1699_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1698_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~1701_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1700_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1700_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1699_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1701_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1698_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[28]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[28]~108 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[28]~108 .lut_mask = 64'h048C0404048C8C8C;
defparam \processador|FD|BancoReg|saidaB[28]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \processador|FD|memRAM|memRAM~67 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[28]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~67 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2221 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2221_combout  = ( \processador|UC|palavraControle [9] & ( ((\processador|UC|Equal2~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|UC|Equal4~0_combout ) ) )

	.dataa(!\processador|UC|Equal4~0_combout ),
	.datab(!\processador|UC|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2221 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2221 .lut_mask = 64'h0000000057575757;
defparam \processador|FD|BancoReg|registrador~2221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2222 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2222_combout  = ( \processador|FD|BancoReg|registrador~2215_combout  & ( (\processador|FD|BancoReg|registrador~2221_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2222 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2222 .lut_mask = 64'h0000000050005000;
defparam \processador|FD|BancoReg|registrador~2222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N46
dffeas \processador|FD|BancoReg|registrador~737 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~737 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~737 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2223 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2223_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|UC|palavraControle [9] & ( ((\processador|FD|fetchInstruction|ROM|memROM~1_combout  & \processador|UC|Equal2~0_combout )) # 
// (\processador|UC|Equal4~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|UC|palavraControle [9] & ( \processador|UC|Equal4~0_combout  ) ) )

	.dataa(!\processador|UC|Equal4~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(!\processador|UC|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.dataf(!\processador|UC|palavraControle [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2223 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2223 .lut_mask = 64'h0000000055555757;
defparam \processador|FD|BancoReg|registrador~2223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \processador|FD|mux_R31|saida_MUX[2]~1 (
// Equation(s):
// \processador|FD|mux_R31|saida_MUX[2]~1_combout  = ( !\processador|UC|Equal4~0_combout  & ( (!\processador|UC|Equal2~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout ))) # (\processador|UC|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datad(!\processador|UC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|mux_R31|saida_MUX[2]~1 .extended_lut = "off";
defparam \processador|FD|mux_R31|saida_MUX[2]~1 .lut_mask = 64'hF0CCF0CC00000000;
defparam \processador|FD|mux_R31|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2226 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2226_combout  = ( !\processador|FD|mux_R31|saida_MUX[3]~2_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// !\processador|FD|mux_R31|saida_MUX[2]~1_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2226 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2226 .lut_mask = 64'h0500050000000000;
defparam \processador|FD|BancoReg|registrador~2226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \processador|FD|BancoReg|registrador~769 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~769 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2236 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2236_combout  = ( \processador|FD|BancoReg|registrador~2221_combout  & ( (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2231_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2236 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2236 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|registrador~2236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \processador|FD|BancoReg|registrador~609 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~609 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~609 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2239 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2239_combout  = ( !\processador|FD|mux_R31|saida_MUX[3]~2_combout  & ( (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & (\processador|FD|BancoReg|registrador~2223_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2239 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2239 .lut_mask = 64'h0003000300000000;
defparam \processador|FD|BancoReg|registrador~2239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \processador|FD|BancoReg|registrador~641 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~641 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~673feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~673feeder_combout  = \processador|FD|muxULAram|saida_MUX[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~673feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~673feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2237 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2237_combout  = ( !\processador|FD|mux_R31|saida_MUX[3]~2_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~1_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2237 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2237 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|registrador~2237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N55
dffeas \processador|FD|BancoReg|registrador~673 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~673 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~673 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2238 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2238_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (\processador|FD|BancoReg|registrador~2221_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2238 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2238 .lut_mask = 64'h0000000000500050;
defparam \processador|FD|BancoReg|registrador~2238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \processador|FD|BancoReg|registrador~577 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~577 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1672 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1672_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~577_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~609_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~641_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~673_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~609_q ),
	.datac(!\processador|FD|BancoReg|registrador~641_q ),
	.datad(!\processador|FD|BancoReg|registrador~673_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1672 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1672 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1672 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2224 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2224_combout  = ( !\processador|FD|mux_R31|saida_MUX[2]~1_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// !\processador|FD|mux_R31|saida_MUX[3]~2_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2224 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2224 .lut_mask = 64'h4040404000000000;
defparam \processador|FD|BancoReg|registrador~2224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N58
dffeas \processador|FD|BancoReg|registrador~801 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~801 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~801 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2225 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2225_combout  = ( \processador|FD|BancoReg|registrador~2215_combout  & ( (\processador|FD|BancoReg|registrador~2221_combout  & (!\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2225 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2225 .lut_mask = 64'h0000000004040404;
defparam \processador|FD|BancoReg|registrador~2225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \processador|FD|BancoReg|registrador~705 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~705 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~705 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1121 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1121_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1672_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1672_combout  & (((\processador|FD|BancoReg|registrador~705_q )))) # (\processador|FD|BancoReg|registrador~1672_combout  & 
// (\processador|FD|BancoReg|registrador~737_q )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1672_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1672_combout  & (\processador|FD|BancoReg|registrador~769_q )) # (\processador|FD|BancoReg|registrador~1672_combout  & 
// ((\processador|FD|BancoReg|registrador~801_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~737_q ),
	.datac(!\processador|FD|BancoReg|registrador~769_q ),
	.datad(!\processador|FD|BancoReg|registrador~1672_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~801_q ),
	.datag(!\processador|FD|BancoReg|registrador~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1121 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1121 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N49
dffeas \processador|FD|BancoReg|registrador~481 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~481 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N11
dffeas \processador|FD|BancoReg|registrador~449 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~449 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \processador|FD|BancoReg|registrador~353 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~353 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \processador|FD|BancoReg|registrador~321 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~321 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1668 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1668_combout  = ( \processador|FD|BancoReg|registrador~321_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~353_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~321_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~353_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~353_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~321_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1668 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1668 .lut_mask = 64'h050D050D858D858D;
defparam \processador|FD|BancoReg|registrador~1668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1117 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1117_combout  = ( \processador|FD|BancoReg|registrador~1668_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~481_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1668_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~449_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~481_q ),
	.datad(!\processador|FD|BancoReg|registrador~449_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1668_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1117 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1117 .lut_mask = 64'h00440044AEAEAEAE;
defparam \processador|FD|BancoReg|registrador~1117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N35
dffeas \processador|FD|BancoReg|registrador~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~65 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \processador|FD|BancoReg|registrador~97 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~97 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1664 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1664_combout  = ( \processador|FD|BancoReg|registrador~97_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~97_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~97_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (\processador|FD|BancoReg|registrador~65_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~97_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (\processador|FD|BancoReg|registrador~65_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~65_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~97_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1664 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1664 .lut_mask = 64'h300030000F0FFF0F;
defparam \processador|FD|BancoReg|registrador~1664 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~225feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~225feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[27]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~225feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~225feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \processador|FD|BancoReg|registrador~225 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~225 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1113 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1113_combout  = ( \processador|FD|BancoReg|registrador~193_q  & ( \processador|FD|BancoReg|registrador~225_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~1664_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~193_q  & ( 
// \processador|FD|BancoReg|registrador~225_q  & ( (\processador|FD|BancoReg|registrador~1664_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~193_q  & ( !\processador|FD|BancoReg|registrador~225_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~1664_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~1664_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~193_q  & ( 
// !\processador|FD|BancoReg|registrador~225_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~1664_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1664_combout ),
	.datae(!\processador|FD|BancoReg|registrador~193_q ),
	.dataf(!\processador|FD|BancoReg|registrador~225_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1113 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1113 .lut_mask = 64'h00F00CF000FC0CFC;
defparam \processador|FD|BancoReg|registrador~1113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2227 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2227_combout  = ( !\processador|FD|mux_R31|saida_MUX[0]~0_combout  & ( (\processador|FD|BancoReg|registrador~2215_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|BancoReg|registrador~2221_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2227 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2227 .lut_mask = 64'h0003000300000000;
defparam \processador|FD|BancoReg|registrador~2227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N10
dffeas \processador|FD|BancoReg|registrador~993 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~993 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~993 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2230 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2230_combout  = ( !\processador|FD|mux_R31|saida_MUX[2]~1_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~2_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2230 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2230 .lut_mask = 64'h0101010100000000;
defparam \processador|FD|BancoReg|registrador~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \processador|FD|BancoReg|registrador~1025 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1025 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1025 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2228 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2228_combout  = ( !\processador|FD|mux_R31|saida_MUX[2]~1_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[3]~2_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(gnd),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2228 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2228 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|registrador~2228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \processador|FD|BancoReg|registrador~1057 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1057 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1057 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2241 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2241_combout  = ( \processador|FD|mux_R31|saida_MUX[3]~2_combout  & ( (\processador|FD|BancoReg|registrador~2223_combout  & (!\processador|FD|mux_R31|saida_MUX[0]~0_combout  & 
// \processador|FD|mux_R31|saida_MUX[2]~1_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2241 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2241 .lut_mask = 64'h0000000004040404;
defparam \processador|FD|BancoReg|registrador~2241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N40
dffeas \processador|FD|BancoReg|registrador~929 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~929 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~929 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2243 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2243_combout  = ( \processador|FD|mux_R31|saida_MUX[2]~1_combout  & ( (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & (\processador|FD|BancoReg|registrador~2223_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~2223_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|mux_R31|saida_MUX[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2243 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2243 .lut_mask = 64'h0000000000050005;
defparam \processador|FD|BancoReg|registrador~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \processador|FD|BancoReg|registrador~897 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~897 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~897 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2240 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2240_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (\processador|FD|BancoReg|registrador~2221_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// !\processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2240 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2240 .lut_mask = 64'h0000000010101010;
defparam \processador|FD|BancoReg|registrador~2240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \processador|FD|BancoReg|registrador~865 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~865 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~865 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2242 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2242_combout  = ( \processador|FD|BancoReg|registrador~2231_combout  & ( (\processador|FD|BancoReg|registrador~2221_combout  & (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2242 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2242 .lut_mask = 64'h0000000000110011;
defparam \processador|FD|BancoReg|registrador~2242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N56
dffeas \processador|FD|BancoReg|registrador~833 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~833 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~833 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1676 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1676_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~833_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~865_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~897_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~929_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~929_q ),
	.datac(!\processador|FD|BancoReg|registrador~897_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~865_q ),
	.datag(!\processador|FD|BancoReg|registrador~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1676 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1676 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2229 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2229_combout  = ( \processador|FD|BancoReg|registrador~2215_combout  & ( (\processador|FD|mux_R31|saida_MUX[3]~2_combout  & (\processador|FD|BancoReg|registrador~2221_combout  & 
// \processador|FD|mux_R31|saida_MUX[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|mux_R31|saida_MUX[3]~2_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2221_combout ),
	.datad(!\processador|FD|mux_R31|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2229 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2229 .lut_mask = 64'h0000000000030003;
defparam \processador|FD|BancoReg|registrador~2229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \processador|FD|BancoReg|registrador~961 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~961 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1125 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1125_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1676_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1676_combout  & ((\processador|FD|BancoReg|registrador~961_q ))) # (\processador|FD|BancoReg|registrador~1676_combout  & 
// (\processador|FD|BancoReg|registrador~993_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1676_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1676_combout  & (\processador|FD|BancoReg|registrador~1025_q )) # (\processador|FD|BancoReg|registrador~1676_combout  & 
// ((\processador|FD|BancoReg|registrador~1057_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~993_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1025_q ),
	.datad(!\processador|FD|BancoReg|registrador~1057_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1676_combout ),
	.datag(!\processador|FD|BancoReg|registrador~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1125 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1125 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1129 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1129_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1125_combout  & ( (\processador|FD|BancoReg|registrador~1117_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1125_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1113_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1121_combout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// !\processador|FD|BancoReg|registrador~1125_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~1117_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// !\processador|FD|BancoReg|registrador~1125_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1113_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1121_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1121_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1117_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1113_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1129 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1129 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \processador|FD|BancoReg|registrador~1129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[27]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[27]~3_combout  = (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1129_combout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1129_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[27]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[27]~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \processador|FD|BancoReg|saidaA[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~0 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~0_combout  = ( !\processador|UC|Equal0~0_combout  & ( !\processador|UC|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~0 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|FD|muxULAram|saida_MUX[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~63feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~63feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \processador|FD|BancoReg|registrador~63 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \processador|FD|BancoReg|registrador~191 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~191 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N32
dffeas \processador|FD|BancoReg|registrador~447 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~447 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N38
dffeas \processador|FD|BancoReg|registrador~319 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~319 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1642 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1642_combout  = ( \processador|FD|BancoReg|registrador~319_q  & ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~447_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~191_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~319_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~447_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~191_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~319_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~63_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~319_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~63_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~63_q ),
	.datac(!\processador|FD|BancoReg|registrador~191_q ),
	.datad(!\processador|FD|BancoReg|registrador~447_q ),
	.datae(!\processador|FD|BancoReg|registrador~319_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1642 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1642 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \processador|FD|BancoReg|registrador~1642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N52
dffeas \processador|FD|BancoReg|registrador~95 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~95 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N38
dffeas \processador|FD|BancoReg|registrador~351 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~351 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N4
dffeas \processador|FD|BancoReg|registrador~479 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~479 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~479 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1643 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1643_combout  = ( \processador|FD|BancoReg|registrador~351_q  & ( \processador|FD|BancoReg|registrador~479_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~95_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~223_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~351_q  & ( \processador|FD|BancoReg|registrador~479_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~95_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~223_q ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~351_q  & ( !\processador|FD|BancoReg|registrador~479_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~95_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~223_q  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~351_q  & ( !\processador|FD|BancoReg|registrador~479_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~95_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~223_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~223_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~95_q ),
	.datae(!\processador|FD|BancoReg|registrador~351_q ),
	.dataf(!\processador|FD|BancoReg|registrador~479_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1643 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1643 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \processador|FD|BancoReg|registrador~1643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[25]~120 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[25]~120_combout  = ( \processador|FD|BancoReg|registrador~1642_combout  & ( \processador|FD|BancoReg|registrador~1643_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~1642_combout  & ( \processador|FD|BancoReg|registrador~1643_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~1642_combout  & ( !\processador|FD|BancoReg|registrador~1643_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1642_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[25]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[25]~120 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[25]~120 .lut_mask = 64'h00005000A000F000;
defparam \processador|FD|BancoReg|saidaB[25]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \processador|FD|BancoReg|registrador~316 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N16
dffeas \processador|FD|BancoReg|registrador~348 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~348 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~348 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2140 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2140_combout  = ( \processador|FD|BancoReg|registrador~348_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~316_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~348_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~316_q ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~316_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~348_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2140 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2140 .lut_mask = 64'h0505AFAF00000000;
defparam \processador|FD|BancoReg|registrador~2140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \processador|FD|BancoReg|registrador~188 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~188 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \processador|FD|BancoReg|registrador~220 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~220 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~220 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2141 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2141_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~220_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~188_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~188_q ),
	.datad(!\processador|FD|BancoReg|registrador~220_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2141 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2141 .lut_mask = 64'h05AF05AF00000000;
defparam \processador|FD|BancoReg|registrador~2141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N44
dffeas \processador|FD|BancoReg|registrador~444 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~444 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N26
dffeas \processador|FD|BancoReg|registrador~476 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~476 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2142 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2142_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~476_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~444_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~444_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~476_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2142 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2142 .lut_mask = 64'h03F303F300000000;
defparam \processador|FD|BancoReg|registrador~2142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \processador|FD|BancoReg|registrador~92 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~92 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \processador|FD|BancoReg|registrador~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~60 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2139 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2139_combout  = ( \processador|FD|BancoReg|registrador~92_q  & ( \processador|FD|BancoReg|registrador~60_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~92_q  & ( \processador|FD|BancoReg|registrador~60_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~92_q  & ( !\processador|FD|BancoReg|registrador~60_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~92_q ),
	.dataf(!\processador|FD|BancoReg|registrador~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2139 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2139 .lut_mask = 64'h0000CC0000CCCCCC;
defparam \processador|FD|BancoReg|registrador~2139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[22]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[22]~12_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2140_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~2139_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~2142_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2141_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2140_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2141_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2142_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2139_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[22]~12 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[22]~12 .lut_mask = 64'h270005002700AF00;
defparam \processador|FD|BancoReg|saidaB[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \processador|FD|memRAM|memRAM~61 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[22]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~61 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~21 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~21_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT [5] & \processador|FD|fetchInstruction|PC|DOUT [3])) # 
// (\processador|FD|fetchInstruction|PC|DOUT [2] & (!\processador|FD|fetchInstruction|PC|DOUT [5])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .lut_mask = 64'h1111111144664466;
defparam \processador|FD|fetchInstruction|ROM|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~22 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~22_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~21_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N43
dffeas \processador|FD|BancoReg|registrador~443 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~443 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \processador|FD|BancoReg|registrador~315 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~315 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \processador|FD|BancoReg|registrador~347 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~347 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~347 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2203 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2203_combout  = ( \processador|FD|BancoReg|registrador~347_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~347_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~347_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~315_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~347_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~315_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~315_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~347_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2203 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2203 .lut_mask = 64'h202020200F0FAFAF;
defparam \processador|FD|BancoReg|registrador~2203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \processador|FD|BancoReg|registrador~475 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~475 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~475 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1593 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1593_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~475_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~2203_combout ) # (\processador|FD|BancoReg|registrador~443_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~475_q  & ( 
// \processador|FD|BancoReg|registrador~2203_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~475_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~443_q  & !\processador|FD|BancoReg|registrador~2203_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~475_q  & ( 
// \processador|FD|BancoReg|registrador~2203_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~443_q ),
	.datad(!\processador|FD|BancoReg|registrador~2203_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~475_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1593 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1593 .lut_mask = 64'h00FF0A0000FF0AAA;
defparam \processador|FD|BancoReg|registrador~1593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \processador|FD|BancoReg|registrador~923 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~923 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \processador|FD|BancoReg|registrador~859 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~859 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N56
dffeas \processador|FD|BancoReg|registrador~891 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~891 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \processador|FD|BancoReg|registrador~827 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~827 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~827 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2211 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2211_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~827_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~859_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~891_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~923_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~923_q ),
	.datab(!\processador|FD|BancoReg|registrador~859_q ),
	.datac(!\processador|FD|BancoReg|registrador~891_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2211 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2211 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~2211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N59
dffeas \processador|FD|BancoReg|registrador~1019 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1019 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \processador|FD|BancoReg|registrador~987 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~987 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~987 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1051feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1051feeder_combout  = \processador|FD|muxULAram|saida_MUX[21]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1051feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1051feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1051feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~1051feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \processador|FD|BancoReg|registrador~1051 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1051feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1051 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1051 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \processador|FD|BancoReg|registrador~955 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~955 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~955 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1601 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1601_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2211_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~955_q ))) # (\processador|FD|BancoReg|registrador~2211_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~987_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2211_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1019_q ))) # 
// (\processador|FD|BancoReg|registrador~2211_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~1051_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2211_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1019_q ),
	.datad(!\processador|FD|BancoReg|registrador~987_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1051_q ),
	.datag(!\processador|FD|BancoReg|registrador~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1601 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1601 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \processador|FD|BancoReg|registrador~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~59 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2199 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2199_combout  = ( \processador|FD|BancoReg|registrador~59_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~91_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~59_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~91_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~91_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2199 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2199 .lut_mask = 64'h0545054585C585C5;
defparam \processador|FD|BancoReg|registrador~2199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N52
dffeas \processador|FD|BancoReg|registrador~219 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~219 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N4
dffeas \processador|FD|BancoReg|registrador~187 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~187 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1589 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1589_combout  = ( \processador|FD|BancoReg|registrador~219_q  & ( \processador|FD|BancoReg|registrador~187_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2199_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~219_q  & ( 
// \processador|FD|BancoReg|registrador~187_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2199_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2199_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~219_q  & ( !\processador|FD|BancoReg|registrador~187_q  & ( 
// (\processador|FD|BancoReg|registrador~2199_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~219_q  & ( 
// !\processador|FD|BancoReg|registrador~187_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2199_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2199_combout ),
	.datae(!\processador|FD|BancoReg|registrador~219_q ),
	.dataf(!\processador|FD|BancoReg|registrador~187_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1589 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1589 .lut_mask = 64'h00AA00FA50AA50FA;
defparam \processador|FD|BancoReg|registrador~1589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~731feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~731feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~731feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \processador|FD|BancoReg|registrador~731 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~731 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N43
dffeas \processador|FD|BancoReg|registrador~763 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~763 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N26
dffeas \processador|FD|BancoReg|registrador~635 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~635 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N28
dffeas \processador|FD|BancoReg|registrador~603 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~603 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~603 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~667feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~667feeder_combout  = \processador|FD|muxULAram|saida_MUX[21]~32_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~667feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~667feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N7
dffeas \processador|FD|BancoReg|registrador~667 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~667 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~571feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~571feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~571feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~571feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~571feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~571feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N58
dffeas \processador|FD|BancoReg|registrador~571 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~571 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~571 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2207 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2207_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~571_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~603_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~635_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~667_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~635_q ),
	.datad(!\processador|FD|BancoReg|registrador~603_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~667_q ),
	.datag(!\processador|FD|BancoReg|registrador~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2207 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2207 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~2207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~795feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~795feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~795feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~795feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N20
dffeas \processador|FD|BancoReg|registrador~795 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~795 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N28
dffeas \processador|FD|BancoReg|registrador~699 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~699 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1597 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1597_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2207_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2207_combout  & (((\processador|FD|BancoReg|registrador~699_q )))) # (\processador|FD|BancoReg|registrador~2207_combout  & 
// (\processador|FD|BancoReg|registrador~731_q )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2207_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2207_combout  & (\processador|FD|BancoReg|registrador~763_q )) # (\processador|FD|BancoReg|registrador~2207_combout  & 
// ((\processador|FD|BancoReg|registrador~795_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~731_q ),
	.datac(!\processador|FD|BancoReg|registrador~763_q ),
	.datad(!\processador|FD|BancoReg|registrador~2207_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~795_q ),
	.datag(!\processador|FD|BancoReg|registrador~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1597 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1597 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1605 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1605_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1597_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1601_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1597_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1589_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1593_combout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1597_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & \processador|FD|BancoReg|registrador~1601_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1597_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1589_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1593_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1593_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1601_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1589_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1597_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1605 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1605 .lut_mask = 64'h11BB050511BBAFAF;
defparam \processador|FD|BancoReg|registrador~1605 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[21]~27 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[21]~27_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1605_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1605_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[21]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[21]~27 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[21]~27 .lut_mask = 64'h3333000033330000;
defparam \processador|FD|BancoReg|saidaA[21]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \processador|FD|BancoReg|registrador~217 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~217 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \processador|FD|BancoReg|registrador~345 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~345 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \processador|FD|BancoReg|registrador~89 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~89 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \processador|FD|BancoReg|registrador~473 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~473 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~473 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2104 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2104_combout  = ( \processador|FD|BancoReg|registrador~473_q  & ( \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~89_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~217_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~473_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~89_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~217_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~473_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (\processador|FD|BancoReg|registrador~345_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~473_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// \processador|FD|BancoReg|registrador~345_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~217_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|BancoReg|registrador~345_q ),
	.datad(!\processador|FD|BancoReg|registrador~89_q ),
	.datae(!\processador|FD|BancoReg|registrador~473_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2104 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2104 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \processador|FD|BancoReg|registrador~2104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N22
dffeas \processador|FD|BancoReg|registrador~57 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~57 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N4
dffeas \processador|FD|BancoReg|registrador~185 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~185 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N28
dffeas \processador|FD|BancoReg|registrador~313 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2103 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2103_combout  = ( \processador|FD|BancoReg|registrador~441_q  & ( \processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~57_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~185_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~441_q  & ( \processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~57_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|BancoReg|registrador~185_q  & \processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~441_q  & ( !\processador|FD|BancoReg|registrador~313_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~57_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~185_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~441_q  & ( !\processador|FD|BancoReg|registrador~313_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~57_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~185_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~57_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|BancoReg|registrador~185_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datae(!\processador|FD|BancoReg|registrador~441_q ),
	.dataf(!\processador|FD|BancoReg|registrador~313_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2103 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2103 .lut_mask = 64'h00473347CC47FF47;
defparam \processador|FD|BancoReg|registrador~2103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[19]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[19]~20_combout  = ( \processador|FD|BancoReg|registrador~2103_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~2104_combout )))) ) ) # ( !\processador|FD|BancoReg|registrador~2103_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~2104_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2104_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[19]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[19]~20 .lut_mask = 64'h0800080008880888;
defparam \processador|FD|BancoReg|saidaB[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N55
dffeas \processador|FD|memRAM|memRAM~57 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[18]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~57 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~15 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~14_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~983feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~983feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~983feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~983feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~983feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~983feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N10
dffeas \processador|FD|BancoReg|registrador~983 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~983 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \processador|FD|BancoReg|registrador~1015 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1015 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \processador|FD|BancoReg|registrador~1047 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1047 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1047 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N49
dffeas \processador|FD|BancoReg|registrador~887 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~887 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~887 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~919feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~919feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~919feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~919feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~919feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~919feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \processador|FD|BancoReg|registrador~919 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~919 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~919 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~855feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~855feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~855feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~855feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~855feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~855feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \processador|FD|BancoReg|registrador~855 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~855 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \processador|FD|BancoReg|registrador~823 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~823 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~823 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2135 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2135_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~823_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~855_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~887_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~919_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~887_q ),
	.datad(!\processador|FD|BancoReg|registrador~919_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~855_q ),
	.datag(!\processador|FD|BancoReg|registrador~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2135 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2135 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~2135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N53
dffeas \processador|FD|BancoReg|registrador~951 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~951 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~951 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1533 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1533_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2135_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2135_combout  & ((\processador|FD|BancoReg|registrador~951_q ))) # (\processador|FD|BancoReg|registrador~2135_combout  & 
// (\processador|FD|BancoReg|registrador~983_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2135_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2135_combout  & (\processador|FD|BancoReg|registrador~1015_q )) # (\processador|FD|BancoReg|registrador~2135_combout  & 
// ((\processador|FD|BancoReg|registrador~1047_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~983_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1015_q ),
	.datad(!\processador|FD|BancoReg|registrador~1047_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2135_combout ),
	.datag(!\processador|FD|BancoReg|registrador~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1533 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1533 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1533 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~55feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~55feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \processador|FD|BancoReg|registrador~55DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~55DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~55DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2123 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2123_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~55DUPLICATE_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~87_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~55DUPLICATE_q ),
	.datad(!\processador|FD|BancoReg|registrador~87_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2123 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2123 .lut_mask = 64'h084C084C55555555;
defparam \processador|FD|BancoReg|registrador~2123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N10
dffeas \processador|FD|BancoReg|registrador~215 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~215 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \processador|FD|BancoReg|registrador~183 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~183 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1521 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1521_combout  = ( \processador|FD|BancoReg|registrador~215_q  & ( \processador|FD|BancoReg|registrador~183_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2123_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~215_q  & ( 
// \processador|FD|BancoReg|registrador~183_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2123_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2123_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~215_q  & ( !\processador|FD|BancoReg|registrador~183_q  & ( 
// (\processador|FD|BancoReg|registrador~2123_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~215_q  & ( 
// !\processador|FD|BancoReg|registrador~183_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2123_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2123_combout ),
	.datae(!\processador|FD|BancoReg|registrador~215_q ),
	.dataf(!\processador|FD|BancoReg|registrador~183_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1521 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1521 .lut_mask = 64'h00AA00FA50AA50FA;
defparam \processador|FD|BancoReg|registrador~1521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N35
dffeas \processador|FD|BancoReg|registrador~663 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~663 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \processador|FD|BancoReg|registrador~631 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~631 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~631 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~599feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~599feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~599feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~599feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~599feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N20
dffeas \processador|FD|BancoReg|registrador~599 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~599 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N55
dffeas \processador|FD|BancoReg|registrador~567 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~567 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~567 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2131 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2131_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~567_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~599_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~631_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~663_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~663_q ),
	.datac(!\processador|FD|BancoReg|registrador~631_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~599_q ),
	.datag(!\processador|FD|BancoReg|registrador~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2131 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2131 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~2131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \processador|FD|BancoReg|registrador~759 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~759 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~759 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~791feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~791feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~791feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~791feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~791feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~791feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \processador|FD|BancoReg|registrador~791 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~791 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~791 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~727feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~727feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~727feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \processador|FD|BancoReg|registrador~727 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~727 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \processador|FD|BancoReg|registrador~695 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~695 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1529 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1529_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2131_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~695_q ))) # (\processador|FD|BancoReg|registrador~2131_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~727_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2131_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~759_q ))) # 
// (\processador|FD|BancoReg|registrador~2131_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~791_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2131_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~759_q ),
	.datad(!\processador|FD|BancoReg|registrador~791_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~727_q ),
	.datag(!\processador|FD|BancoReg|registrador~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1529 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1529 .lut_mask = 64'h4646465757574657;
defparam \processador|FD|BancoReg|registrador~1529 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~311feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~311feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~311feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N7
dffeas \processador|FD|BancoReg|registrador~311 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~311 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N49
dffeas \processador|FD|BancoReg|registrador~343 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~343 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~343 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2127 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2127_combout  = ( \processador|FD|BancoReg|registrador~343_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~343_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~343_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((\processador|FD|BancoReg|registrador~311_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~343_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~311_q  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~311_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~343_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2127 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2127 .lut_mask = 64'h43434F4F03030303;
defparam \processador|FD|BancoReg|registrador~2127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \processador|FD|BancoReg|registrador~471 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~471 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \processador|FD|BancoReg|registrador~439 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~439 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1525 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1525_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|BancoReg|registrador~2127_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2127_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~439_q )))) # 
// (\processador|FD|BancoReg|registrador~2127_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~471_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2127_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~471_q ),
	.datad(!\processador|FD|BancoReg|registrador~439_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1525 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1525 .lut_mask = 64'h4567444445674444;
defparam \processador|FD|BancoReg|registrador~1525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1537 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1537_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1525_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1533_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1525_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1521_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1529_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// !\processador|FD|BancoReg|registrador~1525_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~1533_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// !\processador|FD|BancoReg|registrador~1525_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1521_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1529_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1533_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1521_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1529_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1525_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1537 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1537 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \processador|FD|BancoReg|registrador~1537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[17]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[17]~24_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1537_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1537_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[17]~24 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[17]~24 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|BancoReg|saidaA[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \processador|FD|BancoReg|registrador~310 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~310 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N35
dffeas \processador|FD|BancoReg|registrador~342 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~342 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~342 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2084 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2084_combout  = ( \processador|FD|BancoReg|registrador~342_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~310_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~342_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~310_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~310_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~342_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2084 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2084 .lut_mask = 64'h04048C8C04048C8C;
defparam \processador|FD|BancoReg|registrador~2084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \processador|FD|BancoReg|registrador~182 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~182 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~182 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2085 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2085_combout  = ( \processador|FD|BancoReg|registrador~214_q  & ( \processador|FD|BancoReg|registrador~182_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~214_q  & ( \processador|FD|BancoReg|registrador~182_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~214_q  & ( !\processador|FD|BancoReg|registrador~182_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~214_q ),
	.dataf(!\processador|FD|BancoReg|registrador~182_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2085 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2085 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \processador|FD|BancoReg|registrador~2085 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N53
dffeas \processador|FD|BancoReg|registrador~470 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~470 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N17
dffeas \processador|FD|BancoReg|registrador~438 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~438 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2086 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2086_combout  = ( \processador|FD|BancoReg|registrador~470_q  & ( \processador|FD|BancoReg|registrador~438_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~470_q  & ( \processador|FD|BancoReg|registrador~438_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~470_q  & ( !\processador|FD|BancoReg|registrador~438_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~470_q ),
	.dataf(!\processador|FD|BancoReg|registrador~438_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2086 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2086 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \processador|FD|BancoReg|registrador~2086 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \processador|FD|BancoReg|registrador~86 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~86 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N41
dffeas \processador|FD|BancoReg|registrador~54 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~54 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2083 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2083_combout  = ( \processador|FD|BancoReg|registrador~86_q  & ( \processador|FD|BancoReg|registrador~54_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~86_q  & ( \processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~86_q  & ( !\processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~86_q ),
	.dataf(!\processador|FD|BancoReg|registrador~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2083 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2083 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \processador|FD|BancoReg|registrador~2083 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[16]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[16]~24_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2084_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~2083_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~2086_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2085_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2084_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2085_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2086_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2083_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[16]~24 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[16]~24 .lut_mask = 64'h440C000C440CCC0C;
defparam \processador|FD|BancoReg|saidaB[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N40
dffeas \processador|FD|memRAM|memRAM~55 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[16]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~55 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N19
dffeas \processador|FD|BancoReg|registrador~179 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~179 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \processador|FD|BancoReg|registrador~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~51 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \processador|FD|BancoReg|registrador~307 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~307 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N56
dffeas \processador|FD|BancoReg|registrador~435 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~435 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2045 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2045_combout  = ( \processador|FD|BancoReg|registrador~435_q  & ( \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~51_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~179_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~435_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~51_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~179_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~435_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (\processador|FD|BancoReg|registrador~307_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~435_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// \processador|FD|BancoReg|registrador~307_q ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~179_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|BancoReg|registrador~51_q ),
	.datad(!\processador|FD|BancoReg|registrador~307_q ),
	.datae(!\processador|FD|BancoReg|registrador~435_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2045 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2045 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \processador|FD|BancoReg|registrador~2045 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N55
dffeas \processador|FD|BancoReg|registrador~339 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~339 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \processador|FD|BancoReg|registrador~83 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~83 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \processador|FD|BancoReg|registrador~467 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~467 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \processador|FD|BancoReg|registrador~211 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~211 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2046 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2046_combout  = ( \processador|FD|BancoReg|registrador~467_q  & ( \processador|FD|BancoReg|registrador~211_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~339_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~83_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~467_q  & ( 
// \processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~339_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|FD|BancoReg|registrador~83_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~467_q  & ( 
// !\processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~339_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~83_q  & !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~467_q  & ( 
// !\processador|FD|BancoReg|registrador~211_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~339_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~83_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~339_q ),
	.datac(!\processador|FD|BancoReg|registrador~83_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~467_q ),
	.dataf(!\processador|FD|BancoReg|registrador~211_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2046 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2046 .lut_mask = 64'h270027AA275527FF;
defparam \processador|FD|BancoReg|registrador~2046 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[13]~32 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[13]~32_combout  = ( \processador|FD|BancoReg|registrador~2045_combout  & ( \processador|FD|BancoReg|registrador~2046_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~2045_combout  & ( \processador|FD|BancoReg|registrador~2046_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// (!\processador|FD|BancoReg|Equal0~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~2045_combout  & ( !\processador|FD|BancoReg|registrador~2046_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~2045_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2046_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[13]~32 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[13]~32 .lut_mask = 64'h0000008888008888;
defparam \processador|FD|BancoReg|saidaB[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[0]~9 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  = ( !\processador|UC|Equal0~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1]) # ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|UC|UC_ULA|ULActrl [2])) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl [2]),
	.datae(gnd),
	.dataf(!\processador|UC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~9 .lut_mask = 64'hFFEEFFEE00000000;
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~978feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~978feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~978feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~978feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~978feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~978feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \processador|FD|BancoReg|registrador~978 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~978 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N37
dffeas \processador|FD|BancoReg|registrador~1010 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1010 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1042feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1042feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1042feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1042feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1042feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1042feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \processador|FD|BancoReg|registrador~1042 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1042 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1042 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~850feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~850feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~850feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~850feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~850feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~850feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \processador|FD|BancoReg|registrador~850 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~850 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \processador|FD|BancoReg|registrador~882 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~882 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~882 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~914feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~914feeder_combout  = \processador|FD|muxULAram|saida_MUX[12]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~914feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~914feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~914feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~914feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \processador|FD|BancoReg|registrador~914 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~914 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N49
dffeas \processador|FD|BancoReg|registrador~818 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~818 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~818 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2023 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2023_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~818_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~850_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~882_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~914_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~850_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~882_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~914_q ),
	.datag(!\processador|FD|BancoReg|registrador~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2023_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2023 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2023 .lut_mask = 64'h1D330C331D333F33;
defparam \processador|FD|BancoReg|registrador~2023 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N19
dffeas \processador|FD|BancoReg|registrador~946 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~946 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1431 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1431_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2023_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2023_combout  & ((\processador|FD|BancoReg|registrador~946_q ))) # (\processador|FD|BancoReg|registrador~2023_combout  & 
// (\processador|FD|BancoReg|registrador~978_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2023_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2023_combout  & (\processador|FD|BancoReg|registrador~1010_q )) # (\processador|FD|BancoReg|registrador~2023_combout  & 
// ((\processador|FD|BancoReg|registrador~1042_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~978_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1010_q ),
	.datad(!\processador|FD|BancoReg|registrador~1042_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2023_combout ),
	.datag(!\processador|FD|BancoReg|registrador~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1431 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1431 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1431 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \processador|FD|BancoReg|registrador~338 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~338 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N28
dffeas \processador|FD|BancoReg|registrador~306 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2015 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2015_combout  = ( \processador|FD|BancoReg|registrador~306_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((\processador|FD|BancoReg|registrador~338_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~306_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( 
// ((\processador|FD|BancoReg|registrador~338_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~306_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~338_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~306_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2015_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2015 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2015 .lut_mask = 64'h0000F0005F0F5F0F;
defparam \processador|FD|BancoReg|registrador~2015 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N14
dffeas \processador|FD|BancoReg|registrador~466 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~466 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1423 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1423_combout  = ( \processador|FD|BancoReg|registrador~434_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|BancoReg|registrador~2015_combout ) # (\processador|FD|BancoReg|registrador~466_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~434_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (\processador|FD|BancoReg|registrador~2015_combout  & (\processador|FD|BancoReg|registrador~466_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~434_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~2015_combout  ) ) ) # ( !\processador|FD|BancoReg|registrador~434_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~2015_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2015_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~466_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~434_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1423 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1423 .lut_mask = 64'h555555550500AF00;
defparam \processador|FD|BancoReg|registrador~1423 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N13
dffeas \processador|FD|BancoReg|registrador~786 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~786 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~722feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~722feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~722feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \processador|FD|BancoReg|registrador~722 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~722 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \processador|FD|BancoReg|registrador~754 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~754 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N10
dffeas \processador|FD|BancoReg|registrador~658 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~658 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \processador|FD|BancoReg|registrador~626 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~626 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N37
dffeas \processador|FD|BancoReg|registrador~594 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~594 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~594 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~562feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~562feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~562feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~562feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~562feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~562feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N58
dffeas \processador|FD|BancoReg|registrador~562 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~562 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~562 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2019 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2019_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~562_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~594_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~626_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~658_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~658_q ),
	.datac(!\processador|FD|BancoReg|registrador~626_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~594_q ),
	.datag(!\processador|FD|BancoReg|registrador~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2019_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2019 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2019 .lut_mask = 64'h0A551B555F551B55;
defparam \processador|FD|BancoReg|registrador~2019 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~690feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~690feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~690feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N55
dffeas \processador|FD|BancoReg|registrador~690 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~690 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~690 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1427 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1427_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2019_combout  & (((\processador|FD|BancoReg|registrador~690_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~2019_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~722_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2019_combout  & (((\processador|FD|BancoReg|registrador~754_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~2019_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~786_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~786_q ),
	.datab(!\processador|FD|BancoReg|registrador~722_q ),
	.datac(!\processador|FD|BancoReg|registrador~754_q ),
	.datad(!\processador|FD|BancoReg|registrador~2019_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1427 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1427 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1427 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \processador|FD|BancoReg|registrador~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~50 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \processador|FD|BancoReg|registrador~82 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~82 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2011 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2011_combout  = ( \processador|FD|BancoReg|registrador~82_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~50_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~82_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~50_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~50_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~82_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2011_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2011 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2011 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~2011 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \processador|FD|BancoReg|registrador~178 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~178 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N26
dffeas \processador|FD|BancoReg|registrador~210 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~210 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1419 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1419_combout  = ( \processador|FD|BancoReg|registrador~178_q  & ( \processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2011_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~178_q  & ( 
// \processador|FD|BancoReg|registrador~210_q  & ( (\processador|FD|BancoReg|registrador~2011_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~178_q  & ( !\processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2011_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2011_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~178_q  & ( 
// !\processador|FD|BancoReg|registrador~210_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2011_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2011_combout ),
	.datae(!\processador|FD|BancoReg|registrador~178_q ),
	.dataf(!\processador|FD|BancoReg|registrador~210_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1419 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1419 .lut_mask = 64'h00F00AF000FA0AFA;
defparam \processador|FD|BancoReg|registrador~1419 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1435 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1435_combout  = ( \processador|FD|BancoReg|registrador~1427_combout  & ( \processador|FD|BancoReg|registrador~1419_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1423_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1431_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1427_combout  & ( \processador|FD|BancoReg|registrador~1419_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1423_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1431_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~8_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1427_combout  & ( !\processador|FD|BancoReg|registrador~1419_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|BancoReg|registrador~1423_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout )) # (\processador|FD|BancoReg|registrador~1431_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1427_combout  & ( !\processador|FD|BancoReg|registrador~1419_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1423_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1431_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1431_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1423_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1427_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1419_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1435 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1435 .lut_mask = 64'h00350F35F035FF35;
defparam \processador|FD|BancoReg|registrador~1435 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[12]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[12]~18_combout  = ( \processador|FD|BancoReg|registrador~1435_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1435_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[12]~18 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[12]~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|BancoReg|saidaA[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \processador|FD|memRAM|memRAM~50 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~50 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \processador|FD|BancoReg|registrador~977 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~977 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \processador|FD|BancoReg|registrador~1009 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1009 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1009 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~913feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~913feeder_combout  = \processador|FD|muxULAram|saida_MUX[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~913feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~913feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~913feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~913feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \processador|FD|BancoReg|registrador~913 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~913 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N43
dffeas \processador|FD|BancoReg|registrador~881 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~881 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~881 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~849feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~849feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~849feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~849feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~849feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~849feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N49
dffeas \processador|FD|BancoReg|registrador~849 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~849 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \processador|FD|BancoReg|registrador~817 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~817 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~817 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1965 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1965_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~817_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~849_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~881_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~913_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~913_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~881_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~849_q ),
	.datag(!\processador|FD|BancoReg|registrador~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1965_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1965 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1965 .lut_mask = 64'h0C330C770CFF0C77;
defparam \processador|FD|BancoReg|registrador~1965 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1041feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1041feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1041feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1041feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1041feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1041feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \processador|FD|BancoReg|registrador~1041 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1041 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N52
dffeas \processador|FD|BancoReg|registrador~945 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~945 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~945 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1380 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1380_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1965_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1965_combout  & (((\processador|FD|BancoReg|registrador~945_q )))) # (\processador|FD|BancoReg|registrador~1965_combout  & 
// (\processador|FD|BancoReg|registrador~977_q )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1965_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1965_combout  & (\processador|FD|BancoReg|registrador~1009_q )) # (\processador|FD|BancoReg|registrador~1965_combout  & 
// ((\processador|FD|BancoReg|registrador~1041_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~977_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1009_q ),
	.datad(!\processador|FD|BancoReg|registrador~1965_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1041_q ),
	.datag(!\processador|FD|BancoReg|registrador~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1380 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1380 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \processador|FD|BancoReg|registrador~1380 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \processador|FD|BancoReg|registrador~465 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~465 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N37
dffeas \processador|FD|BancoReg|registrador~337 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~337 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1957 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1957_combout  = ( \processador|FD|BancoReg|registrador~337_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~337_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( \processador|FD|BancoReg|registrador~337_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~305_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~337_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~305_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~305_q ),
	.datae(!\processador|FD|BancoReg|registrador~337_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1957_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1957 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1957 .lut_mask = 64'h008844CC55555555;
defparam \processador|FD|BancoReg|registrador~1957 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \processador|FD|BancoReg|registrador~433 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~433 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1372 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1372_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~433_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|BancoReg|registrador~1957_combout ) # (\processador|FD|BancoReg|registrador~465_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~433_q  & ( 
// \processador|FD|BancoReg|registrador~1957_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~433_q  & ( (\processador|FD|BancoReg|registrador~465_q  & 
// (\processador|FD|BancoReg|registrador~1957_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~433_q  & ( 
// \processador|FD|BancoReg|registrador~1957_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~465_q ),
	.datab(!\processador|FD|BancoReg|registrador~1957_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~433_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1372 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1372 .lut_mask = 64'h333310103333D0D0;
defparam \processador|FD|BancoReg|registrador~1372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~177feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~177feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~177feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \processador|FD|BancoReg|registrador~177 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~177 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \processador|FD|BancoReg|registrador~209 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~209 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N52
dffeas \processador|FD|BancoReg|registrador~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~49 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \processador|FD|BancoReg|registrador~81 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~81 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1953 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1953_combout  = ( \processador|FD|BancoReg|registrador~81_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~49_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~81_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~49_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~49_q ),
	.datae(!\processador|FD|BancoReg|registrador~81_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1953_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1953 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1953 .lut_mask = 64'h119151D1119151D1;
defparam \processador|FD|BancoReg|registrador~1953 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1368 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1368_combout  = ( \processador|FD|BancoReg|registrador~1953_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~209_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1953_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~177_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~177_q ),
	.datad(!\processador|FD|BancoReg|registrador~209_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1953_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1368 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1368 .lut_mask = 64'h04040404AAEEAAEE;
defparam \processador|FD|BancoReg|registrador~1368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~785feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~785feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~785feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~785feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~785feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \processador|FD|BancoReg|registrador~785 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~785 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N2
dffeas \processador|FD|BancoReg|registrador~753 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~753 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \processador|FD|BancoReg|registrador~593 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~593 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \processador|FD|BancoReg|registrador~625 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~625 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~625 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~657feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~657feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~657feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~657feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N19
dffeas \processador|FD|BancoReg|registrador~657 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~657 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~561feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~561feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~561feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~561feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~561feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~561feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \processador|FD|BancoReg|registrador~561 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~561 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1961 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1961_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~561_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~593_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~625_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~657_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~593_q ),
	.datac(!\processador|FD|BancoReg|registrador~625_q ),
	.datad(!\processador|FD|BancoReg|registrador~657_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1961_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1961 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1961 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1961 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~721feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~721feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~721feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~721feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~721feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~721feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \processador|FD|BancoReg|registrador~721 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~721 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~721 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~689feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~689feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~689feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~689feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~689feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~689feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N22
dffeas \processador|FD|BancoReg|registrador~689 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~689 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~689 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1376 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1376_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1961_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1961_combout  & (\processador|FD|BancoReg|registrador~689_q )) # (\processador|FD|BancoReg|registrador~1961_combout  & 
// ((\processador|FD|BancoReg|registrador~721_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1961_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1961_combout  & (((\processador|FD|BancoReg|registrador~753_q )))) # (\processador|FD|BancoReg|registrador~1961_combout  & 
// (\processador|FD|BancoReg|registrador~785_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~785_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~753_q ),
	.datad(!\processador|FD|BancoReg|registrador~1961_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~721_q ),
	.datag(!\processador|FD|BancoReg|registrador~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1376 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1376 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \processador|FD|BancoReg|registrador~1376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1384 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1384_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1380_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1372_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1376_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// \processador|FD|BancoReg|registrador~1368_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1380_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1372_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1368_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1376_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1384 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1384 .lut_mask = 64'h0F0F00FF33335555;
defparam \processador|FD|BancoReg|registrador~1384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[11]~15 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[11]~15_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1384_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1384_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[11]~15 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[11]~15 .lut_mask = 64'h3333333300000000;
defparam \processador|FD|BancoReg|saidaA[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \processador|FD|BancoReg|registrador~464 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~464 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \processador|FD|BancoReg|registrador~432 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~432 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1914 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1914_combout  = ( \processador|FD|BancoReg|registrador~432_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~464_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~432_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~464_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~464_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~432_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1914 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1914 .lut_mask = 64'h00C000C030F030F0;
defparam \processador|FD|BancoReg|registrador~1914 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N1
dffeas \processador|FD|BancoReg|registrador~176 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~176 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N40
dffeas \processador|FD|BancoReg|registrador~208 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~208 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1913 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1913_combout  = ( \processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~176_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~176_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|BancoReg|registrador~176_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~208_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1913_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1913 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1913 .lut_mask = 64'h0202A2A20202A2A2;
defparam \processador|FD|BancoReg|registrador~1913 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N44
dffeas \processador|FD|BancoReg|registrador~304 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~304 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N28
dffeas \processador|FD|BancoReg|registrador~336 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~336 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1912 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1912_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~336_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~304_q ))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~304_q ),
	.datad(!\processador|FD|BancoReg|registrador~336_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1912 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1912 .lut_mask = 64'h028A028A028A028A;
defparam \processador|FD|BancoReg|registrador~1912 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \processador|FD|BancoReg|registrador~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~48 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N53
dffeas \processador|FD|BancoReg|registrador~80 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~80 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1911 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1911_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~80_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~48_q ))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~48_q ),
	.datad(!\processador|FD|BancoReg|registrador~80_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1911_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1911 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1911 .lut_mask = 64'h028A028A028A028A;
defparam \processador|FD|BancoReg|registrador~1911 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[10]~60 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[10]~60_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1912_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1911_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1914_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1913_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1914_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1913_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1912_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1911_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[10]~60 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[10]~60 .lut_mask = 64'h05002700AF002700;
defparam \processador|FD|BancoReg|saidaB[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N19
dffeas \processador|FD|memRAM|memRAM~47 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[8]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~47 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \processador|FD|BancoReg|registrador~846 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~846 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~846 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~878feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~878feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~878feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~878feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~878feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~878feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N7
dffeas \processador|FD|BancoReg|registrador~878 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~878 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \processador|FD|BancoReg|registrador~910 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~910 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \processador|FD|BancoReg|registrador~814 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~814 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~814 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1947 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1947_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~814_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~846_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~878_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~910_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~846_q ),
	.datac(!\processador|FD|BancoReg|registrador~878_q ),
	.datad(!\processador|FD|BancoReg|registrador~910_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1947 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1947 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1947 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \processador|FD|BancoReg|registrador~1006 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1006 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \processador|FD|BancoReg|registrador~974 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~974 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N40
dffeas \processador|FD|BancoReg|registrador~1038 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1038 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1038 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~942feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~942feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~942feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~942feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~942feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~942feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \processador|FD|BancoReg|registrador~942 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~942 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~942 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1363 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1363_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1947_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1947_combout  & (\processador|FD|BancoReg|registrador~942_q )) # (\processador|FD|BancoReg|registrador~1947_combout  & 
// (((\processador|FD|BancoReg|registrador~974_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1947_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1947_combout  & (\processador|FD|BancoReg|registrador~1006_q )) # (\processador|FD|BancoReg|registrador~1947_combout  & 
// (((\processador|FD|BancoReg|registrador~1038_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1947_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1006_q ),
	.datad(!\processador|FD|BancoReg|registrador~974_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1038_q ),
	.datag(!\processador|FD|BancoReg|registrador~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1363 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1363 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1363 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N47
dffeas \processador|FD|BancoReg|registrador~302 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~302 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \processador|FD|BancoReg|registrador~334 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~334 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1939 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1939_combout  = ( \processador|FD|BancoReg|registrador~334_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~302_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~334_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~302_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~302_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~334_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1939 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1939 .lut_mask = 64'h1191119131B131B1;
defparam \processador|FD|BancoReg|registrador~1939 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \processador|FD|BancoReg|registrador~462 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~462 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1355 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1355_combout  = ( \processador|FD|BancoReg|registrador~430_q  & ( \processador|FD|BancoReg|registrador~462_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~1939_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~430_q  & ( 
// \processador|FD|BancoReg|registrador~462_q  & ( (\processador|FD|BancoReg|registrador~1939_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~430_q  & ( !\processador|FD|BancoReg|registrador~462_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1939_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|BancoReg|registrador~1939_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~430_q  & ( 
// !\processador|FD|BancoReg|registrador~462_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~1939_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1939_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~430_q ),
	.dataf(!\processador|FD|BancoReg|registrador~462_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1355 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1355 .lut_mask = 64'h0A0A5A0A0F0A5F0A;
defparam \processador|FD|BancoReg|registrador~1355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~782feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~782feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~782feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~782feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~782feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~782feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \processador|FD|BancoReg|registrador~782 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~782 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~590feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~590feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~590feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \processador|FD|BancoReg|registrador~590 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~590 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~590 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N2
dffeas \processador|FD|BancoReg|registrador~622 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~622 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~622 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~654feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~654feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~654feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N16
dffeas \processador|FD|BancoReg|registrador~654 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~654 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~558feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~558feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~558feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N40
dffeas \processador|FD|BancoReg|registrador~558 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~558 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1943 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1943_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~558_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~590_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~622_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~654_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~590_q ),
	.datac(!\processador|FD|BancoReg|registrador~622_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~654_q ),
	.datag(!\processador|FD|BancoReg|registrador~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1943 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1943 .lut_mask = 64'h0A770A550A770AFF;
defparam \processador|FD|BancoReg|registrador~1943 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N38
dffeas \processador|FD|BancoReg|registrador~750 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~750 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~750 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~718feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~718feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~718feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \processador|FD|BancoReg|registrador~718 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~718 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~718 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~686feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~686feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~686feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \processador|FD|BancoReg|registrador~686 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~686 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~686 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1359 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1359_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1943_combout  & (\processador|FD|BancoReg|registrador~686_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~1943_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~718_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1943_combout  & (((\processador|FD|BancoReg|registrador~750_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1943_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~782_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~782_q ),
	.datab(!\processador|FD|BancoReg|registrador~1943_combout ),
	.datac(!\processador|FD|BancoReg|registrador~750_q ),
	.datad(!\processador|FD|BancoReg|registrador~718_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1359 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1359 .lut_mask = 64'h333333330C3F1D1D;
defparam \processador|FD|BancoReg|registrador~1359 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \processador|FD|BancoReg|registrador~46 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~46 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \processador|FD|BancoReg|registrador~78 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~78 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1935 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1935_combout  = ( \processador|FD|BancoReg|registrador~46_q  & ( \processador|FD|BancoReg|registrador~78_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~46_q  & ( 
// \processador|FD|BancoReg|registrador~78_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~46_q  & ( !\processador|FD|BancoReg|registrador~78_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~46_q  & ( 
// !\processador|FD|BancoReg|registrador~78_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~46_q ),
	.dataf(!\processador|FD|BancoReg|registrador~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1935 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1935 .lut_mask = 64'h111191915151D1D1;
defparam \processador|FD|BancoReg|registrador~1935 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N25
dffeas \processador|FD|BancoReg|registrador~206 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~206 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \processador|FD|BancoReg|registrador~174 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~174 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1351 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1351_combout  = ( \processador|FD|BancoReg|registrador~174_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1935_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1935_combout ) # (\processador|FD|BancoReg|registrador~206_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~174_q  & ( (\processador|FD|BancoReg|registrador~1935_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~206_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1935_combout ),
	.datad(!\processador|FD|BancoReg|registrador~206_q ),
	.datae(!\processador|FD|BancoReg|registrador~174_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1351 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1351 .lut_mask = 64'h0C0E2C2E0C0E2C2E;
defparam \processador|FD|BancoReg|registrador~1351 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1367 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1367_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1351_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1359_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1363_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// \processador|FD|BancoReg|registrador~1351_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1355_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1351_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1359_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1363_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|BancoReg|registrador~1351_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1355_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1363_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1355_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1359_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1351_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1367 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1367 .lut_mask = 64'h050511BBAFAF11BB;
defparam \processador|FD|BancoReg|registrador~1367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[8]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[8]~14_combout  = ( \processador|FD|BancoReg|registrador~1367_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1367_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[8]~14 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[8]~14 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \processador|FD|BancoReg|saidaA[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~53 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~53_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [5] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~46  ))
// \processador|FD|SOMA_JAL|Add0~54  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [5] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~53_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~53 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~41 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~41_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~54  ))
// \processador|FD|SOMA_JAL|Add0~42  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~54  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~41_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~41 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA_JAL|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~34 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~34_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & ((!\processador|FD|fetchInstruction|PC|DOUT [3]) 
// # (\processador|FD|fetchInstruction|PC|DOUT [4])))) # (\processador|FD|fetchInstruction|PC|DOUT [5] & ((!\processador|FD|fetchInstruction|PC|DOUT [4] & (!\processador|FD|fetchInstruction|PC|DOUT [6])) # (\processador|FD|fetchInstruction|PC|DOUT [4] & 
// ((\processador|FD|fetchInstruction|PC|DOUT [3]))))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [4] $ (((\processador|FD|fetchInstruction|PC|DOUT 
// [3]) # (\processador|FD|fetchInstruction|PC|DOUT [5]))))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~34 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~34 .lut_mask = 64'h820A820AA82BA82B;
defparam \processador|FD|fetchInstruction|ROM|memROM~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~37 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~37_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~34  ))
// \processador|FD|SOMA_JAL|Add0~38  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~37_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~37 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~45 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~45_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~38  ))
// \processador|FD|SOMA_JAL|Add0~46  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~45_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~45 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~33_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~16_combout )) ) + ( !VCC ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  = CARRY(( \processador|FD|SOMA_JAL|Add0~33_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~16_combout )) ) + ( !VCC ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~37_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~19_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  = CARRY(( \processador|FD|SOMA_JAL|Add0~37_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~19_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~14_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~45_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~45_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .lut_mask = 64'h0000FF00000000A0;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~53_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~34_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  = CARRY(( \processador|FD|SOMA_JAL|Add0~53_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~34_combout ) ) + ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\processador|FD|SOMA_JAL|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~34_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .lut_mask = 64'h0000FF5500000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~23_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~23_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~41_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~41_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~49_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  = CARRY(( \processador|FD|SOMA_JAL|Add0~49_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~25_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(gnd),
	.datad(!\processador|FD|SOMA_JAL|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .lut_mask = 64'h0000FF77000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~61_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~21_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  = CARRY(( \processador|FD|SOMA_JAL|Add0~61_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~21_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout  = ( \processador|FD|BancoReg|saidaA[8]~14_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # (\processador|FD|SOMA_JAL|Add0~61_sumout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[8]~14_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # (\processador|FD|SOMA_JAL|Add0~61_sumout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|fetchInstruction|ROM|memROM~22_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[8]~14_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((\processador|FD|SOMA_JAL|Add0~61_sumout  & \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[8]~14_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((\processador|FD|SOMA_JAL|Add0~61_sumout  & \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|fetchInstruction|ROM|memROM~22_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~61_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[8]~14_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y10_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[8] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~49 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~49_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~42  ))
// \processador|FD|SOMA_JAL|Add0~50  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~42  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~49_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~49 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~61 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~61_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~50  ))
// \processador|FD|SOMA_JAL|Add0~62  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~61_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~61 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \processador|FD|memRAM|memRAM~46 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[7]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~46 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \processador|FD|BancoReg|registrador~45 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~45 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1877 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1877_combout  = ( \processador|FD|BancoReg|registrador~77_q  & ( \processador|FD|BancoReg|registrador~45_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~77_q  & ( 
// \processador|FD|BancoReg|registrador~45_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~77_q  & ( !\processador|FD|BancoReg|registrador~45_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~77_q  & ( 
// !\processador|FD|BancoReg|registrador~45_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~77_q ),
	.dataf(!\processador|FD|BancoReg|registrador~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1877_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1877 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1877 .lut_mask = 64'h000F00AFA00FA0AF;
defparam \processador|FD|BancoReg|registrador~1877 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \processador|FD|BancoReg|registrador~205 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~205 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~173feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~173feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~173feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \processador|FD|BancoReg|registrador~173 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~173 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1300 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1300_combout  = ( \processador|FD|BancoReg|registrador~205_q  & ( \processador|FD|BancoReg|registrador~173_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~1877_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~205_q  & ( 
// \processador|FD|BancoReg|registrador~173_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~1877_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~1877_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~205_q  & ( !\processador|FD|BancoReg|registrador~173_q  & ( 
// (\processador|FD|BancoReg|registrador~1877_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~205_q  & ( 
// !\processador|FD|BancoReg|registrador~173_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~1877_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1877_combout ),
	.datae(!\processador|FD|BancoReg|registrador~205_q ),
	.dataf(!\processador|FD|BancoReg|registrador~173_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1300 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1300 .lut_mask = 64'h00CC00FC30CC30FC;
defparam \processador|FD|BancoReg|registrador~1300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~845feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~845feeder_combout  = \processador|FD|muxULAram|saida_MUX[7]~15_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~845feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~845feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~845feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~845feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \processador|FD|BancoReg|registrador~845 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~845 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~845 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~877feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~877feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~877feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~877feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~877feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~877feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N58
dffeas \processador|FD|BancoReg|registrador~877 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~877 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~877 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~909feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~909feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~909feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~909feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~909feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~909feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N7
dffeas \processador|FD|BancoReg|registrador~909 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~909 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N37
dffeas \processador|FD|BancoReg|registrador~813 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~813 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~813 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1889 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1889_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~813_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~845_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~877_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~909_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~845_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~877_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~909_q ),
	.datag(!\processador|FD|BancoReg|registrador~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1889_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1889 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1889 .lut_mask = 64'h1D330C331D333F33;
defparam \processador|FD|BancoReg|registrador~1889 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~973feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~973feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~973feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~973feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~973feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~973feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \processador|FD|BancoReg|registrador~973 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~973 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \processador|FD|BancoReg|registrador~1005 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1005 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \processador|FD|BancoReg|registrador~1037 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1037 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1037 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~941feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~941feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~941feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~941feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~941feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N46
dffeas \processador|FD|BancoReg|registrador~941 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~941 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~941 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1312 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1312_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1889_combout  & (((\processador|FD|BancoReg|registrador~941_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~1889_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~973_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1889_combout  & (((\processador|FD|BancoReg|registrador~1005_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1889_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~1037_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1889_combout ),
	.datab(!\processador|FD|BancoReg|registrador~973_q ),
	.datac(!\processador|FD|BancoReg|registrador~1005_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1037_q ),
	.datag(!\processador|FD|BancoReg|registrador~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1312 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1312 .lut_mask = 64'h551B550A551B555F;
defparam \processador|FD|BancoReg|registrador~1312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \processador|FD|BancoReg|registrador~621 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~621 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~621 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~653feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~653feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~653feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~653feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~653feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~653feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \processador|FD|BancoReg|registrador~653 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~653 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~653 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~589feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~589feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~589feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~589feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~589feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~589feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N55
dffeas \processador|FD|BancoReg|registrador~589 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~589 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~589 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~557feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~557feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~557feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \processador|FD|BancoReg|registrador~557 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~557 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~557 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1885 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1885_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~557_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~589_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~621_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~653_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~621_q ),
	.datad(!\processador|FD|BancoReg|registrador~653_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~589_q ),
	.datag(!\processador|FD|BancoReg|registrador~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1885 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1885 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~1885 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \processador|FD|BancoReg|registrador~749 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~749 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N10
dffeas \processador|FD|BancoReg|registrador~717 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~717 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~717 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~781feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~781feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~781feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~781feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~781feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~781feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N58
dffeas \processador|FD|BancoReg|registrador~781 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~781 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \processador|FD|BancoReg|registrador~685 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~685 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~685 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1308 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1308_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1885_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~685_q ))) # (\processador|FD|BancoReg|registrador~1885_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~717_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1885_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~749_q ))) # 
// (\processador|FD|BancoReg|registrador~1885_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~781_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1885_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~749_q ),
	.datad(!\processador|FD|BancoReg|registrador~717_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~781_q ),
	.datag(!\processador|FD|BancoReg|registrador~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1308 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1308 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N52
dffeas \processador|FD|BancoReg|registrador~461 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~461 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N34
dffeas \processador|FD|BancoReg|registrador~333 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~333 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N22
dffeas \processador|FD|BancoReg|registrador~301 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~301 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1881 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1881_combout  = ( \processador|FD|BancoReg|registrador~333_q  & ( \processador|FD|BancoReg|registrador~301_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~333_q  & ( 
// \processador|FD|BancoReg|registrador~301_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~333_q  & ( !\processador|FD|BancoReg|registrador~301_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~333_q  & ( 
// !\processador|FD|BancoReg|registrador~301_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~333_q ),
	.dataf(!\processador|FD|BancoReg|registrador~301_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1881 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1881 .lut_mask = 64'h111131319191B1B1;
defparam \processador|FD|BancoReg|registrador~1881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N43
dffeas \processador|FD|BancoReg|registrador~429 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~429 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~429 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1304 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1304_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1881_combout  & 
// ((\processador|FD|BancoReg|registrador~429_q ))) # (\processador|FD|BancoReg|registrador~1881_combout  & (\processador|FD|BancoReg|registrador~461_q )))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~1881_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~461_q ),
	.datab(!\processador|FD|BancoReg|registrador~1881_combout ),
	.datac(!\processador|FD|BancoReg|registrador~429_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1304 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1304 .lut_mask = 64'h333333331D001D00;
defparam \processador|FD|BancoReg|registrador~1304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1316 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1316_combout  = ( \processador|FD|BancoReg|registrador~1308_combout  & ( \processador|FD|BancoReg|registrador~1304_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|BancoReg|registrador~1300_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1312_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1308_combout  & ( \processador|FD|BancoReg|registrador~1304_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1300_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1312_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1308_combout  & ( !\processador|FD|BancoReg|registrador~1304_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|BancoReg|registrador~1300_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1312_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1308_combout  & ( !\processador|FD|BancoReg|registrador~1304_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1300_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1312_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1300_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1312_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1308_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1316 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1316 .lut_mask = 64'h20252A2F70757A7F;
defparam \processador|FD|BancoReg|registrador~1316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~11 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~11_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1316_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1316_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~11 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~11 .lut_mask = 64'h0F0F00000F0F0000;
defparam \processador|FD|BancoReg|saidaA[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~26 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~26_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~25_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|fetchInstruction|ROM|memROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N37
dffeas \processador|FD|memRAM|memRAM~44 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[5]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~44 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~651feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~651feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~651feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~651feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \processador|FD|BancoReg|registrador~651 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~651 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~587feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~587feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~587feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~587feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~587feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~587feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \processador|FD|BancoReg|registrador~587 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~587 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \processador|FD|BancoReg|registrador~619 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~619 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~555feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~555feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~555feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~555feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~555feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \processador|FD|BancoReg|registrador~555 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~555 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~555 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1903 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1903_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~555_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~587_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~619_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~651_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~651_q ),
	.datab(!\processador|FD|BancoReg|registrador~587_q ),
	.datac(!\processador|FD|BancoReg|registrador~619_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1903 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1903 .lut_mask = 64'h0F330F5500FF00FF;
defparam \processador|FD|BancoReg|registrador~1903 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~715feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~715feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~715feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N40
dffeas \processador|FD|BancoReg|registrador~715 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~715 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \processador|FD|BancoReg|registrador~747 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~747 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N53
dffeas \processador|FD|BancoReg|registrador~779 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~779 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~779 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~683feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~683feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~683feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \processador|FD|BancoReg|registrador~683 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~683 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~683 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1325 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1325_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1903_combout  & (((\processador|FD|BancoReg|registrador~683_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|BancoReg|registrador~1903_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~715_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1903_combout  & (((\processador|FD|BancoReg|registrador~747_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1903_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~779_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1903_combout ),
	.datab(!\processador|FD|BancoReg|registrador~715_q ),
	.datac(!\processador|FD|BancoReg|registrador~747_q ),
	.datad(!\processador|FD|BancoReg|registrador~779_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1325 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1325 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \processador|FD|BancoReg|registrador~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \processador|FD|BancoReg|registrador~75 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~75 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1895 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1895_combout  = ( \processador|FD|BancoReg|registrador~75_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~75_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( \processador|FD|BancoReg|registrador~75_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~43_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~75_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~43_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~43_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~75_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1895 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1895 .lut_mask = 64'h0C000CCC00FF00FF;
defparam \processador|FD|BancoReg|registrador~1895 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \processador|FD|BancoReg|registrador~203 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~203 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1317 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1317_combout  = ( \processador|FD|BancoReg|registrador~171_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1895_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1895_combout ) # (\processador|FD|BancoReg|registrador~203_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~171_q  & ( (\processador|FD|BancoReg|registrador~1895_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~203_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1895_combout ),
	.datad(!\processador|FD|BancoReg|registrador~203_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~171_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1317 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1317 .lut_mask = 64'h0A0E0A0E4A4E4A4E;
defparam \processador|FD|BancoReg|registrador~1317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1035feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1035feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1035feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1035feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1035feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \processador|FD|BancoReg|registrador~1035 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1035 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1035 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~843feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~843feeder_combout  = \processador|FD|muxULAram|saida_MUX[5]~16_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~843feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~843feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~843feeder .lut_mask = 64'h5555555555555555;
defparam \processador|FD|BancoReg|registrador~843feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N10
dffeas \processador|FD|BancoReg|registrador~843 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~843 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~843 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~907feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~907feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~907feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~907feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \processador|FD|BancoReg|registrador~907 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~907 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \processador|FD|BancoReg|registrador~875 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~875 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \processador|FD|BancoReg|registrador~811 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~811 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~811 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1907 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1907_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~811_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~843_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~875_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~907_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~843_q ),
	.datab(!\processador|FD|BancoReg|registrador~907_q ),
	.datac(!\processador|FD|BancoReg|registrador~875_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1907 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1907 .lut_mask = 64'h0F550F3300FF00FF;
defparam \processador|FD|BancoReg|registrador~1907 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \processador|FD|BancoReg|registrador~1003 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1003 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1003 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~971feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~971feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~971feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~971feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~971feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~971feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \processador|FD|BancoReg|registrador~971 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~971 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~971 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~939feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~939feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~939feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~939feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~939feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~939feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \processador|FD|BancoReg|registrador~939 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~939 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~939 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1329 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1329_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1907_combout  & (\processador|FD|BancoReg|registrador~939_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1907_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~971_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1907_combout  & (((\processador|FD|BancoReg|registrador~1003_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1907_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1035_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1035_q ),
	.datab(!\processador|FD|BancoReg|registrador~1907_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1003_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~971_q ),
	.datag(!\processador|FD|BancoReg|registrador~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1329 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1329 .lut_mask = 64'h330C331D333F331D;
defparam \processador|FD|BancoReg|registrador~1329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \processador|FD|BancoReg|registrador~427 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~427 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \processador|FD|BancoReg|registrador~299 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N37
dffeas \processador|FD|BancoReg|registrador~331 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~331 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~331 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1899 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1899_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~331_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~299_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~299_q ),
	.datad(!\processador|FD|BancoReg|registrador~331_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1899 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1899 .lut_mask = 64'h0808080855DD55DD;
defparam \processador|FD|BancoReg|registrador~1899 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \processador|FD|BancoReg|registrador~459 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~459 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~459 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1321 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1321_combout  = ( \processador|FD|BancoReg|registrador~459_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1899_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1899_combout ) # (\processador|FD|BancoReg|registrador~427_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~459_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1899_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~427_q  & !\processador|FD|BancoReg|registrador~1899_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~427_q ),
	.datad(!\processador|FD|BancoReg|registrador~1899_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~459_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1321 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1321 .lut_mask = 64'h04AA04AA04EE04EE;
defparam \processador|FD|BancoReg|registrador~1321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1333 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1333_combout  = ( \processador|FD|BancoReg|registrador~1329_combout  & ( \processador|FD|BancoReg|registrador~1321_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1317_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1325_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1329_combout  & ( \processador|FD|BancoReg|registrador~1321_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1317_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1325_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1329_combout  & ( !\processador|FD|BancoReg|registrador~1321_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1317_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1325_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1329_combout  & ( !\processador|FD|BancoReg|registrador~1321_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1317_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1325_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1325_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1317_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1329_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1333 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1333 .lut_mask = 64'h3050305F3F503F5F;
defparam \processador|FD|BancoReg|registrador~1333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~12_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1333_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~12 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~12 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|saidaA[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N40
dffeas \processador|FD|BancoReg|registrador~714 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~714 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N26
dffeas \processador|FD|BancoReg|registrador~618 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~618 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~618 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~650feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~650feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~650feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~650feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~650feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~650feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \processador|FD|BancoReg|registrador~650 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~650 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~650 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~586feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~586feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~586feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~586feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~586feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~586feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \processador|FD|BancoReg|registrador~586 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~586 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~586 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~554feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~554feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~554feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N22
dffeas \processador|FD|BancoReg|registrador~554 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~554 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~554 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1867 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1867_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~554_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~586_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~618_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~650_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~618_q ),
	.datad(!\processador|FD|BancoReg|registrador~650_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~586_q ),
	.datag(!\processador|FD|BancoReg|registrador~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1867 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1867 .lut_mask = 64'h1919193B3B3B193B;
defparam \processador|FD|BancoReg|registrador~1867 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N7
dffeas \processador|FD|BancoReg|registrador~746 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~746 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N40
dffeas \processador|FD|BancoReg|registrador~778 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~778 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \processador|FD|BancoReg|registrador~682 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~682 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1291 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1291_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1867_combout  & (((\processador|FD|BancoReg|registrador~682_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~1867_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~714_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1867_combout  & (\processador|FD|BancoReg|registrador~746_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # 
// (\processador|FD|BancoReg|registrador~1867_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~778_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~714_q ),
	.datab(!\processador|FD|BancoReg|registrador~1867_combout ),
	.datac(!\processador|FD|BancoReg|registrador~746_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~778_q ),
	.datag(!\processador|FD|BancoReg|registrador~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1291 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1291 .lut_mask = 64'h331D330C331D333F;
defparam \processador|FD|BancoReg|registrador~1291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N34
dffeas \processador|FD|BancoReg|registrador~1034 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1034 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1034 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~970feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~970feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~970feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~970feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~970feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~970feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N52
dffeas \processador|FD|BancoReg|registrador~970 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~970 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \processador|FD|BancoReg|registrador~1002 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1002 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~842feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~842feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~842feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~842feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~842feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~842feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N55
dffeas \processador|FD|BancoReg|registrador~842 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~842 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~842 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~906feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~906feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~906feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~906feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~906feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~906feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \processador|FD|BancoReg|registrador~906 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~906 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~874feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~874feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~874feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~874feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~874feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~874feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \processador|FD|BancoReg|registrador~874 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~874 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \processador|FD|BancoReg|registrador~810 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~810 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1871 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1871_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~810_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~842_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~874_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~906_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~842_q ),
	.datab(!\processador|FD|BancoReg|registrador~906_q ),
	.datac(!\processador|FD|BancoReg|registrador~874_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1871 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1871 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~1871 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \processador|FD|BancoReg|registrador~938 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~938 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1295 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1295_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1871_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1871_combout  & ((\processador|FD|BancoReg|registrador~938_q ))) # (\processador|FD|BancoReg|registrador~1871_combout  & 
// (\processador|FD|BancoReg|registrador~970_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1871_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1871_combout  & ((\processador|FD|BancoReg|registrador~1002_q ))) # (\processador|FD|BancoReg|registrador~1871_combout  & 
// (\processador|FD|BancoReg|registrador~1034_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1034_q ),
	.datab(!\processador|FD|BancoReg|registrador~970_q ),
	.datac(!\processador|FD|BancoReg|registrador~1002_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1871_combout ),
	.datag(!\processador|FD|BancoReg|registrador~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1295 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1295 .lut_mask = 64'h000F000FFF33FF55;
defparam \processador|FD|BancoReg|registrador~1295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N29
dffeas \processador|FD|BancoReg|registrador~202 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~202 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \processador|FD|BancoReg|registrador~170 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~170 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N37
dffeas \processador|FD|BancoReg|registrador~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~42 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N49
dffeas \processador|FD|BancoReg|registrador~74 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~74 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1859 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1859_combout  = ( \processador|FD|BancoReg|registrador~74_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~42_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~74_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~42_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~42_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~74_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1859 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1859 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1859 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1283 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1283_combout  = ( \processador|FD|BancoReg|registrador~1859_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~202_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1859_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~170_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~202_q ),
	.datad(!\processador|FD|BancoReg|registrador~170_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1859_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1283 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1283 .lut_mask = 64'h00220022CECECECE;
defparam \processador|FD|BancoReg|registrador~1283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N41
dffeas \processador|FD|BancoReg|registrador~298 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~298 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \processador|FD|BancoReg|registrador~330 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~330 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1863 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1863_combout  = ( \processador|FD|BancoReg|registrador~330_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~298_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~330_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~298_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~298_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~330_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1863 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1863 .lut_mask = 64'h1191119131B131B1;
defparam \processador|FD|BancoReg|registrador~1863 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \processador|FD|BancoReg|registrador~426 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~426 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1287 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1287_combout  = ( \processador|FD|BancoReg|registrador~426_q  & ( \processador|FD|BancoReg|registrador~458_q  & ( (!\processador|FD|BancoReg|registrador~1863_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1863_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~426_q  & ( \processador|FD|BancoReg|registrador~458_q  & ( (\processador|FD|BancoReg|registrador~1863_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~426_q  & ( !\processador|FD|BancoReg|registrador~458_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1863_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~426_q  & ( !\processador|FD|BancoReg|registrador~458_q  & ( 
// (\processador|FD|BancoReg|registrador~1863_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1863_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~426_q ),
	.dataf(!\processador|FD|BancoReg|registrador~458_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1287 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1287 .lut_mask = 64'h555055F0550055A0;
defparam \processador|FD|BancoReg|registrador~1287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1299 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1299_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1287_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1291_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1295_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// \processador|FD|BancoReg|registrador~1287_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1283_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1287_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1291_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1295_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|BancoReg|registrador~1287_combout  & ( (\processador|FD|BancoReg|registrador~1283_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1291_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1295_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1283_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1299 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1299 .lut_mask = 64'h0F0055330FFF5533;
defparam \processador|FD|BancoReg|registrador~1299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N9
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~10_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1299_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~1299_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~10 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~10 .lut_mask = 64'h5555000055550000;
defparam \processador|FD|BancoReg|saidaA[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1796 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1796_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1796 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1796 .lut_mask = 64'hFFFF000000000000;
defparam \processador|FD|BancoReg|registrador~1796 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \processador|FD|BancoReg|registrador~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~41 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N32
dffeas \processador|FD|BancoReg|registrador~73 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~73 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1819 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1819_combout  = ( \processador|FD|BancoReg|registrador~73_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~73_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~73_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~41_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~73_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~41_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~41_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~73_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1819 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1819 .lut_mask = 64'h0C000C003333FF33;
defparam \processador|FD|BancoReg|registrador~1819 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \processador|FD|BancoReg|registrador~201 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~201 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N49
dffeas \processador|FD|BancoReg|registrador~169 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~169 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1249 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1249_combout  = ( \processador|FD|BancoReg|registrador~201_q  & ( \processador|FD|BancoReg|registrador~169_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~1819_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~201_q  & ( 
// \processador|FD|BancoReg|registrador~169_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1819_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|BancoReg|registrador~1819_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~201_q  & ( !\processador|FD|BancoReg|registrador~169_q  & ( 
// (\processador|FD|BancoReg|registrador~1819_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~201_q  & ( 
// !\processador|FD|BancoReg|registrador~169_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~1819_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1819_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~201_q ),
	.dataf(!\processador|FD|BancoReg|registrador~169_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1249 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1249 .lut_mask = 64'h0C0C0F0C3C0C3F0C;
defparam \processador|FD|BancoReg|registrador~1249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N58
dffeas \processador|FD|BancoReg|registrador~969 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~969 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N8
dffeas \processador|FD|BancoReg|registrador~841 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~841 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \processador|FD|BancoReg|registrador~873 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~873 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \processador|FD|BancoReg|registrador~905 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~905 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N49
dffeas \processador|FD|BancoReg|registrador~809 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~809 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~809 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1831 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1831_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~809_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~841_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~873_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~905_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~841_q ),
	.datac(!\processador|FD|BancoReg|registrador~873_q ),
	.datad(!\processador|FD|BancoReg|registrador~905_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1831_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1831 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1831 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1831 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \processador|FD|BancoReg|registrador~1001 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1001 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N16
dffeas \processador|FD|BancoReg|registrador~1033 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1033 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1033 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \processador|FD|BancoReg|registrador~937 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~937 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1261 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1261_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1831_combout  & (((\processador|FD|BancoReg|registrador~937_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~1831_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~969_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1831_combout  & (\processador|FD|BancoReg|registrador~1001_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # 
// (\processador|FD|BancoReg|registrador~1831_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~1033_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~969_q ),
	.datab(!\processador|FD|BancoReg|registrador~1831_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1001_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1033_q ),
	.datag(!\processador|FD|BancoReg|registrador~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1261 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1261 .lut_mask = 64'h331D330C331D333F;
defparam \processador|FD|BancoReg|registrador~1261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \processador|FD|BancoReg|registrador~777 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~777 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \processador|FD|BancoReg|registrador~745 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~745 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~745 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~713feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~713feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~713feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \processador|FD|BancoReg|registrador~713 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~713 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N49
dffeas \processador|FD|BancoReg|registrador~617 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~617 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N8
dffeas \processador|FD|BancoReg|registrador~649 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~649 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \processador|FD|BancoReg|registrador~585 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~585 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \processador|FD|BancoReg|registrador~553 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~553 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~553 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1827 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1827_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~553_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~585_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~617_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~649_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~617_q ),
	.datad(!\processador|FD|BancoReg|registrador~649_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~585_q ),
	.datag(!\processador|FD|BancoReg|registrador~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1827 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1827 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~1827 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~681feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~681feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~681feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~681feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~681feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~681feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \processador|FD|BancoReg|registrador~681 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~681 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~681 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1257 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1257_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1827_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1827_combout  & (\processador|FD|BancoReg|registrador~681_q )) # (\processador|FD|BancoReg|registrador~1827_combout  & 
// ((\processador|FD|BancoReg|registrador~713_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1827_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1827_combout  & ((\processador|FD|BancoReg|registrador~745_q ))) # (\processador|FD|BancoReg|registrador~1827_combout  & 
// (\processador|FD|BancoReg|registrador~777_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~777_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~745_q ),
	.datad(!\processador|FD|BancoReg|registrador~713_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1827_combout ),
	.datag(!\processador|FD|BancoReg|registrador~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1257 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1257 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \processador|FD|BancoReg|registrador~297 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~297 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1823 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1823_combout  = ( \processador|FD|BancoReg|registrador~297_q  & ( \processador|FD|BancoReg|registrador~329_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~297_q  & ( \processador|FD|BancoReg|registrador~329_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~297_q  & ( !\processador|FD|BancoReg|registrador~329_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~297_q  & ( !\processador|FD|BancoReg|registrador~329_q  & ( 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~297_q ),
	.dataf(!\processador|FD|BancoReg|registrador~329_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1823 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1823 .lut_mask = 64'h0FCFCFCF03CFC3CF;
defparam \processador|FD|BancoReg|registrador~1823 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N43
dffeas \processador|FD|BancoReg|registrador~457 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~457 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2249 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2249_combout  = ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2249 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2249 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \processador|FD|BancoReg|registrador~425 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~425 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1253 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1253_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1823_combout  & 
// ((!\processador|FD|BancoReg|registrador~425_q ))) # (\processador|FD|BancoReg|registrador~1823_combout  & (\processador|FD|BancoReg|registrador~457_q )))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~1823_combout  ) )

	.dataa(!\processador|FD|BancoReg|registrador~1823_combout ),
	.datab(!\processador|FD|BancoReg|registrador~457_q ),
	.datac(!\processador|FD|BancoReg|registrador~425_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1253 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1253 .lut_mask = 64'h5555B1005555B100;
defparam \processador|FD|BancoReg|registrador~1253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1265 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1265_combout  = ( \processador|FD|BancoReg|registrador~1257_combout  & ( \processador|FD|BancoReg|registrador~1253_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~8_combout )) # (\processador|FD|BancoReg|registrador~1249_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1261_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1257_combout  & ( \processador|FD|BancoReg|registrador~1253_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~8_combout )) # (\processador|FD|BancoReg|registrador~1249_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1261_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1257_combout  & ( !\processador|FD|BancoReg|registrador~1253_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1249_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1261_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1257_combout  & ( !\processador|FD|BancoReg|registrador~1253_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1249_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1261_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1249_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1261_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1257_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1265 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1265 .lut_mask = 64'h202570752A2F7A7F;
defparam \processador|FD|BancoReg|registrador~1265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~8_combout  = ( \processador|FD|BancoReg|registrador~1265_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1265_combout ),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~8 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[3]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|BancoReg|saidaA[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \processador|FD|memRAM|memRAM~41 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[2]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~41 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \processador|FD|BancoReg|registrador~1032 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1032 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1032 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~904feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~904feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~904feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~904feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~904feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~904feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N16
dffeas \processador|FD|BancoReg|registrador~904 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~904 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~904 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~872feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~872feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~872feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~872feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~872feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~872feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N19
dffeas \processador|FD|BancoReg|registrador~872 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~872 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \processador|FD|BancoReg|registrador~840 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~840 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \processador|FD|BancoReg|registrador~808 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~808 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~808 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1770 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1770_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~808_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~840_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~872_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~904_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~904_q ),
	.datac(!\processador|FD|BancoReg|registrador~872_q ),
	.datad(!\processador|FD|BancoReg|registrador~840_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1770 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1770 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1770 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \processador|FD|BancoReg|registrador~1000 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1000 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \processador|FD|BancoReg|registrador~968 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~968 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \processador|FD|BancoReg|registrador~936 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~936 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~936 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1210 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1210_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1770_combout  & (\processador|FD|BancoReg|registrador~936_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1770_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~968_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1770_combout  & (((\processador|FD|BancoReg|registrador~1000_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1770_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1032_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1032_q ),
	.datab(!\processador|FD|BancoReg|registrador~1770_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1000_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~968_q ),
	.datag(!\processador|FD|BancoReg|registrador~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1210 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1210 .lut_mask = 64'h330C331D333F331D;
defparam \processador|FD|BancoReg|registrador~1210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N4
dffeas \processador|FD|BancoReg|registrador~776 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~776 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \processador|FD|BancoReg|registrador~744 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~744 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~744 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~712feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~712feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~712feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~712feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \processador|FD|BancoReg|registrador~712 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~712 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~712 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~648feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~648feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~648feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~648feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~648feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~648feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N10
dffeas \processador|FD|BancoReg|registrador~648 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~648 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N43
dffeas \processador|FD|BancoReg|registrador~616 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~616 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~616 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~584feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~584feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~584feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~584feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~584feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~584feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N4
dffeas \processador|FD|BancoReg|registrador~584 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~584 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~584 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~552feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~552feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~552feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~552feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~552feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~552feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N16
dffeas \processador|FD|BancoReg|registrador~552 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~552 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~552 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1766 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1766_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~552_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~584_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~616_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~648_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~648_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~616_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~584_q ),
	.datag(!\processador|FD|BancoReg|registrador~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1766 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1766 .lut_mask = 64'h0C330C770CFF0C77;
defparam \processador|FD|BancoReg|registrador~1766 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~680feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~680feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~680feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~680feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~680feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~680feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \processador|FD|BancoReg|registrador~680 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~680 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~680 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1206 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1206_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1766_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1766_combout  & (\processador|FD|BancoReg|registrador~680_q )) # (\processador|FD|BancoReg|registrador~1766_combout  & 
// ((\processador|FD|BancoReg|registrador~712_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1766_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1766_combout  & ((\processador|FD|BancoReg|registrador~744_q ))) # (\processador|FD|BancoReg|registrador~1766_combout  & 
// (\processador|FD|BancoReg|registrador~776_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~776_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~744_q ),
	.datad(!\processador|FD|BancoReg|registrador~712_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1766_combout ),
	.datag(!\processador|FD|BancoReg|registrador~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1206 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1206 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2244 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2244_combout  = ( !\processador|FD|muxULAram|saida_MUX[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2244 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2244 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N32
dffeas \processador|FD|BancoReg|registrador~456 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~456 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \processador|FD|BancoReg|registrador~296 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~296 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N55
dffeas \processador|FD|BancoReg|registrador~328 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~328 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1762 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1762_combout  = ( \processador|FD|BancoReg|registrador~328_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~296_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) # ( !\processador|FD|BancoReg|registrador~328_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|BancoReg|registrador~296_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~296_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~328_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1762 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1762 .lut_mask = 64'h078707870F8F0F8F;
defparam \processador|FD|BancoReg|registrador~1762 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1202 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1202_combout  = ( \processador|FD|BancoReg|registrador~424_q  & ( (\processador|FD|BancoReg|registrador~1762_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~456_q )))) ) ) # ( !\processador|FD|BancoReg|registrador~424_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|BancoReg|registrador~1762_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~456_q ) # 
// (!\processador|FD|BancoReg|registrador~1762_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~456_q ),
	.datad(!\processador|FD|BancoReg|registrador~1762_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~424_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1202 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1202 .lut_mask = 64'h22EC22EC00EC00EC;
defparam \processador|FD|BancoReg|registrador~1202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N55
dffeas \processador|FD|BancoReg|registrador~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~40 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N4
dffeas \processador|FD|BancoReg|registrador~72 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~72 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1758 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1758_combout  = ( \processador|FD|BancoReg|registrador~72_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~40_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~72_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~40_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~40_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1758 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1758 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \processador|FD|BancoReg|registrador~200 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~200 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N43
dffeas \processador|FD|BancoReg|registrador~168 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~168 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1198 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1198_combout  = ( \processador|FD|BancoReg|registrador~168_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1758_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1758_combout ) # (\processador|FD|BancoReg|registrador~200_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~168_q  & ( (\processador|FD|BancoReg|registrador~1758_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~200_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1758_combout ),
	.datad(!\processador|FD|BancoReg|registrador~200_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~168_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1198 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1198 .lut_mask = 64'h0C0E0C0E2C2E2C2E;
defparam \processador|FD|BancoReg|registrador~1198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1214 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1214_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1198_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1206_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1210_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// \processador|FD|BancoReg|registrador~1198_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1202_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1198_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1206_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1210_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|BancoReg|registrador~1198_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1202_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1210_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1206_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1202_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1214 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1214 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \processador|FD|BancoReg|registrador~1214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~5_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1214_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[2]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|saidaA[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \processador|FD|BancoReg|registrador~294 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N59
dffeas \processador|FD|BancoReg|registrador~326 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~326 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1814 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1814_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~326_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~294_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~294_q ),
	.datad(!\processador|FD|BancoReg|registrador~326_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1814 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1814 .lut_mask = 64'h139B139B139B139B;
defparam \processador|FD|BancoReg|registrador~1814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N4
dffeas \processador|FD|BancoReg|registrador~198 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~198 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N47
dffeas \processador|FD|BancoReg|registrador~166 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~166 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1815 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1815_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~198_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~166_q )))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~198_q ),
	.datad(!\processador|FD|BancoReg|registrador~166_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1815 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1815 .lut_mask = 64'h082A082A082A082A;
defparam \processador|FD|BancoReg|registrador~1815 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N58
dffeas \processador|FD|BancoReg|registrador~454 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~454 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1816 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1816_combout  = ( \processador|FD|BancoReg|registrador~454_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|registrador~422_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~454_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|registrador~422_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~454_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~422_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~454_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1816 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1816 .lut_mask = 64'h0000F0F0A0A0A0A0;
defparam \processador|FD|BancoReg|registrador~1816 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N4
dffeas \processador|FD|BancoReg|registrador~70 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~70 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N31
dffeas \processador|FD|BancoReg|registrador~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~38 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1813 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1813_combout  = ( \processador|FD|BancoReg|registrador~70_q  & ( \processador|FD|BancoReg|registrador~38_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~70_q  & ( \processador|FD|BancoReg|registrador~38_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~70_q  & ( !\processador|FD|BancoReg|registrador~38_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~70_q ),
	.dataf(!\processador|FD|BancoReg|registrador~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1813 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1813 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \processador|FD|BancoReg|registrador~1813 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[0]~84 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[0]~84_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1814_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~1813_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~1816_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1815_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1814_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1815_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1816_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1813_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[0]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[0]~84 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[0]~84 .lut_mask = 64'h270005002700AF00;
defparam \processador|FD|BancoReg|saidaB[0]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N32
dffeas \processador|FD|memRAM|memRAM~39 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[0]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~39 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~17 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~17_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|fetchInstruction|ROM|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout  = (\processador|FD|BancoReg|saidaA[0]~7_combout  & \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout )

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .lut_mask = 64'h0505050505050505;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N4
dffeas \processador|FD|fetchInstruction|PC|DOUT[0] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N10
dffeas \processador|FD|BancoReg|registrador~901 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~901 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~901 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~869feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~869feeder_combout  = \processador|FD|muxULAram|saida_MUX[31]~8_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~869feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~869feeder .lut_mask = 64'h5555555555555555;
defparam \processador|FD|BancoReg|registrador~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N34
dffeas \processador|FD|BancoReg|registrador~869 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~869 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~869 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~933feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~933feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~933feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~933feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~933feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~933feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \processador|FD|BancoReg|registrador~933 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~933 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \processador|FD|BancoReg|registrador~837 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~837 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1752 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1752_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~837_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~869_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~901_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~933_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~901_q ),
	.datad(!\processador|FD|BancoReg|registrador~869_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~933_q ),
	.datag(!\processador|FD|BancoReg|registrador~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1752 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1752 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~1752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \processador|FD|BancoReg|registrador~997 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~997 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N43
dffeas \processador|FD|BancoReg|registrador~1029 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1029 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1029 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N58
dffeas \processador|FD|BancoReg|registrador~1061 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1061 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1061 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~965feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~965feeder_combout  = \processador|FD|muxULAram|saida_MUX[31]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~965feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~965feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~965feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~965feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \processador|FD|BancoReg|registrador~965 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~965 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1193 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1193_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1752_combout  & (((\processador|FD|BancoReg|registrador~965_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|BancoReg|registrador~1752_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~997_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1752_combout  & (((\processador|FD|BancoReg|registrador~1029_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1752_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~1061_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1752_combout ),
	.datab(!\processador|FD|BancoReg|registrador~997_q ),
	.datac(!\processador|FD|BancoReg|registrador~1029_q ),
	.datad(!\processador|FD|BancoReg|registrador~1061_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1193 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1193 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N22
dffeas \processador|FD|BancoReg|registrador~325 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~325 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \processador|FD|BancoReg|registrador~357 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~357 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1744 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1744_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~325_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~357_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~325_q ),
	.datad(!\processador|FD|BancoReg|registrador~357_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1744 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1744 .lut_mask = 64'h084C084C55555555;
defparam \processador|FD|BancoReg|registrador~1744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N2
dffeas \processador|FD|BancoReg|registrador~485 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~485 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \processador|FD|BancoReg|registrador~453 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~453 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1185 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1185_combout  = ( \processador|FD|BancoReg|registrador~453_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|BancoReg|registrador~1744_combout ) # (\processador|FD|BancoReg|registrador~485_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~453_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (\processador|FD|BancoReg|registrador~1744_combout  & (\processador|FD|BancoReg|registrador~485_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~453_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~1744_combout  ) ) ) # ( !\processador|FD|BancoReg|registrador~453_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~1744_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1744_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~485_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~453_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1185 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1185 .lut_mask = 64'h555555550500AF00;
defparam \processador|FD|BancoReg|registrador~1185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N52
dffeas \processador|FD|BancoReg|registrador~229 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~229 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N50
dffeas \processador|FD|BancoReg|registrador~197 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~197 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~69feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~69feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \processador|FD|BancoReg|registrador~69 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1740 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1740_combout  = ( \processador|FD|BancoReg|registrador~101_q  & ( \processador|FD|BancoReg|registrador~69_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~101_q  & ( 
// \processador|FD|BancoReg|registrador~69_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~101_q  & ( !\processador|FD|BancoReg|registrador~69_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~101_q  & ( 
// !\processador|FD|BancoReg|registrador~69_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~101_q ),
	.dataf(!\processador|FD|BancoReg|registrador~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1740 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1740 .lut_mask = 64'h003300F3C033C0F3;
defparam \processador|FD|BancoReg|registrador~1740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1181 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1181_combout  = ( \processador|FD|BancoReg|registrador~197_q  & ( \processador|FD|BancoReg|registrador~1740_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~229_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~197_q  & ( \processador|FD|BancoReg|registrador~1740_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~229_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~197_q  & ( 
// !\processador|FD|BancoReg|registrador~1740_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~229_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~197_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1740_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1181 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1181 .lut_mask = 64'h00000A0AF2F2F2F2;
defparam \processador|FD|BancoReg|registrador~1181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~741feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~741feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~741feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~741feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \processador|FD|BancoReg|registrador~741 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~741 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \processador|FD|BancoReg|registrador~773 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~773 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N41
dffeas \processador|FD|BancoReg|registrador~805 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~805 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N49
dffeas \processador|FD|BancoReg|registrador~645 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~645 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~677feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~677feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~677feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \processador|FD|BancoReg|registrador~677 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~677 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~677 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~613feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~613feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~613feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~613feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~613feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~613feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \processador|FD|BancoReg|registrador~613 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~613 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N58
dffeas \processador|FD|BancoReg|registrador~581 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~581 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1748 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1748_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~581_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~613_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~645_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~677_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~645_q ),
	.datad(!\processador|FD|BancoReg|registrador~677_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~613_q ),
	.datag(!\processador|FD|BancoReg|registrador~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1748 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1748 .lut_mask = 64'h1919193B3B3B193B;
defparam \processador|FD|BancoReg|registrador~1748 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~709feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~709feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[31]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~709feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~709feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~709feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~709feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N19
dffeas \processador|FD|BancoReg|registrador~709 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~709 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1189 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1189_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1748_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1748_combout  & ((\processador|FD|BancoReg|registrador~709_q ))) # (\processador|FD|BancoReg|registrador~1748_combout  & 
// (\processador|FD|BancoReg|registrador~741_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1748_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1748_combout  & (\processador|FD|BancoReg|registrador~773_q )) # (\processador|FD|BancoReg|registrador~1748_combout  & 
// ((\processador|FD|BancoReg|registrador~805_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~741_q ),
	.datac(!\processador|FD|BancoReg|registrador~773_q ),
	.datad(!\processador|FD|BancoReg|registrador~805_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1748_combout ),
	.datag(!\processador|FD|BancoReg|registrador~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1189 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1189 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1197 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1197_combout  = ( \processador|FD|BancoReg|registrador~1189_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1185_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1193_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~1189_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1185_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1193_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~1189_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (\processador|FD|BancoReg|registrador~1181_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~1189_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1181_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1193_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1185_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1181_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1189_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1197 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1197 .lut_mask = 64'h00F00FFF35353535;
defparam \processador|FD|BancoReg|registrador~1197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[31]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[31]~4_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1197_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1197_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[31]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[31]~4 .lut_mask = 64'h0F0F00000F0F0000;
defparam \processador|FD|BancoReg|saidaA[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \processador|FD|memRAM|memRAM~69 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[30]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~69 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~12 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~12_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3]) # ((!\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5])) 
// ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( ((\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5])) # (\processador|FD|fetchInstruction|PC|DOUT [3]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .lut_mask = 64'h1F1F1F1FF2F2F2F2;
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~13 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~13_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~12_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N22
dffeas \processador|FD|BancoReg|registrador~196 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~196 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N14
dffeas \processador|FD|BancoReg|registrador~228 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~228 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N32
dffeas \processador|FD|BancoReg|registrador~68 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~68 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \processador|FD|BancoReg|registrador~100 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~100 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1720 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1720_combout  = ( \processador|FD|BancoReg|registrador~100_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~68_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~100_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~68_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~68_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~100_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1720 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1720 .lut_mask = 64'h0383038323A323A3;
defparam \processador|FD|BancoReg|registrador~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1164 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1164_combout  = ( \processador|FD|BancoReg|registrador~228_q  & ( \processador|FD|BancoReg|registrador~1720_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~228_q  & ( \processador|FD|BancoReg|registrador~1720_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~228_q  & ( !\processador|FD|BancoReg|registrador~1720_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~196_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~228_q  & ( !\processador|FD|BancoReg|registrador~1720_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~196_q )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~196_q ),
	.datae(!\processador|FD|BancoReg|registrador~228_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1720_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1164 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1164 .lut_mask = 64'h00500050AAAAFAFA;
defparam \processador|FD|BancoReg|registrador~1164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1060feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1060feeder_combout  = \processador|FD|muxULAram|saida_MUX[30]~7_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1060feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1060feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1060feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~1060feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N56
dffeas \processador|FD|BancoReg|registrador~1060 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1060feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1060 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \processador|FD|BancoReg|registrador~996 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~996 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \processador|FD|BancoReg|registrador~1028 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1028 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1028 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~932feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~932feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~932feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~932feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~932feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~932feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N53
dffeas \processador|FD|BancoReg|registrador~932 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~932 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N46
dffeas \processador|FD|BancoReg|registrador~900 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~900 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~868feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~868feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~868feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~868feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~868feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~868feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N4
dffeas \processador|FD|BancoReg|registrador~868 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~868 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \processador|FD|BancoReg|registrador~836 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~836 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1732 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1732_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~836_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~868_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~900_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~932_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~932_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~900_q ),
	.datad(!\processador|FD|BancoReg|registrador~868_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1732 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1732 .lut_mask = 64'h0C3F1D1D33333333;
defparam \processador|FD|BancoReg|registrador~1732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~964feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~964feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~964feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~964feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~964feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~964feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N43
dffeas \processador|FD|BancoReg|registrador~964 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~964 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~964 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1176 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1176_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1732_combout  & (((\processador|FD|BancoReg|registrador~964_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~1732_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~996_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1732_combout  & (((\processador|FD|BancoReg|registrador~1028_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~1732_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1060_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1060_q ),
	.datab(!\processador|FD|BancoReg|registrador~996_q ),
	.datac(!\processador|FD|BancoReg|registrador~1028_q ),
	.datad(!\processador|FD|BancoReg|registrador~1732_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1176 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1176 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N58
dffeas \processador|FD|BancoReg|registrador~356 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~356 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~356 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1724 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1724_combout  = ( \processador|FD|BancoReg|registrador~324_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((\processador|FD|BancoReg|registrador~356_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~324_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( 
// ((\processador|FD|BancoReg|registrador~356_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~324_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~356_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~324_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1724 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1724 .lut_mask = 64'h0000F0005F0F5F0F;
defparam \processador|FD|BancoReg|registrador~1724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N10
dffeas \processador|FD|BancoReg|registrador~484 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~484 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N23
dffeas \processador|FD|BancoReg|registrador~452 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~452 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1168 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1168_combout  = ( \processador|FD|BancoReg|registrador~452_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1724_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1724_combout ) # (\processador|FD|BancoReg|registrador~484_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~452_q  & ( (\processador|FD|BancoReg|registrador~1724_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~484_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1724_combout ),
	.datad(!\processador|FD|BancoReg|registrador~484_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~452_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1168 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1168 .lut_mask = 64'h0C0E0C0E2C2E2C2E;
defparam \processador|FD|BancoReg|registrador~1168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N34
dffeas \processador|FD|BancoReg|registrador~804 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~804 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \processador|FD|BancoReg|registrador~740 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~740 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N38
dffeas \processador|FD|BancoReg|registrador~772 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~772 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \processador|FD|BancoReg|registrador~676 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~676 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \processador|FD|BancoReg|registrador~644 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~644 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \processador|FD|BancoReg|registrador~612 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~612 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \processador|FD|BancoReg|registrador~580 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~580 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~580 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1728 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1728_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~580_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~612_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~644_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~676_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~676_q ),
	.datac(!\processador|FD|BancoReg|registrador~644_q ),
	.datad(!\processador|FD|BancoReg|registrador~612_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1728 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1728 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N16
dffeas \processador|FD|BancoReg|registrador~708 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~708 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1172 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1172_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1728_combout  & (((\processador|FD|BancoReg|registrador~708_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~1728_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~740_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1728_combout  & (((\processador|FD|BancoReg|registrador~772_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~1728_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~804_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~804_q ),
	.datab(!\processador|FD|BancoReg|registrador~740_q ),
	.datac(!\processador|FD|BancoReg|registrador~772_q ),
	.datad(!\processador|FD|BancoReg|registrador~1728_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1172 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1172 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1180 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1180_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1172_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1176_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1172_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1164_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1168_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1172_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & \processador|FD|BancoReg|registrador~1176_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1172_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1164_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1168_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1164_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1176_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1168_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1180 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1180 .lut_mask = 64'h447703034477CFCF;
defparam \processador|FD|BancoReg|registrador~1180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~17 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[28]~108_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~14  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~18  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[28]~108_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~14  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[28]~108_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~17 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~17 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~21 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[29]~104_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~18  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~22  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[29]~104_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~18  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[29]~104_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~21 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~21 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~5 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[25]~120_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~2  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~6  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[25]~120_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~2  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(!\processador|FD|BancoReg|saidaB[25]~120_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~5 .lut_mask = 64'h0000FFFF00001EB4;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~9 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[26]~116_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~6  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~10  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[26]~116_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~6  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[26]~116_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~9 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \processador|FD|BancoReg|registrador~192 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~192 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N56
dffeas \processador|FD|BancoReg|registrador~64 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~64 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \processador|FD|BancoReg|registrador~96 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~96 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1644 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1644_combout  = ( \processador|FD|BancoReg|registrador~96_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~64_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~96_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~64_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~64_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1644 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1644 .lut_mask = 64'h0383038323A323A3;
defparam \processador|FD|BancoReg|registrador~1644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \processador|FD|BancoReg|registrador~224 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~224 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1096 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1096_combout  = ( \processador|FD|BancoReg|registrador~224_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1644_combout ) # (\processador|FD|BancoReg|registrador~192_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~224_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (\processador|FD|BancoReg|registrador~192_q  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~1644_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~224_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~1644_combout  ) ) ) # ( !\processador|FD|BancoReg|registrador~224_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~1644_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~192_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1644_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~224_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1096 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1096 .lut_mask = 64'h0F0F0F0F40404C4C;
defparam \processador|FD|BancoReg|registrador~1096 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~608feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~608feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~608feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~608feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N52
dffeas \processador|FD|BancoReg|registrador~608 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~608 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \processador|FD|BancoReg|registrador~640 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~640 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N58
dffeas \processador|FD|BancoReg|registrador~672 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~672 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \processador|FD|BancoReg|registrador~576 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~576 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1652 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1652_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~576_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~608_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~640_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~672_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~608_q ),
	.datac(!\processador|FD|BancoReg|registrador~640_q ),
	.datad(!\processador|FD|BancoReg|registrador~672_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1652 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1652 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~1652 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \processador|FD|BancoReg|registrador~768 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~768 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~768 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~736feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~736feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~736feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~736feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~736feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~736feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \processador|FD|BancoReg|registrador~736 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~736 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N35
dffeas \processador|FD|BancoReg|registrador~800 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~800 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \processador|FD|BancoReg|registrador~704 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~704 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~704 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1104 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1104_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1652_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1652_combout  & (\processador|FD|BancoReg|registrador~704_q )) # (\processador|FD|BancoReg|registrador~1652_combout  & 
// (((\processador|FD|BancoReg|registrador~736_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1652_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1652_combout  & (\processador|FD|BancoReg|registrador~768_q )) # (\processador|FD|BancoReg|registrador~1652_combout  & 
// (((\processador|FD|BancoReg|registrador~800_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1652_combout ),
	.datac(!\processador|FD|BancoReg|registrador~768_q ),
	.datad(!\processador|FD|BancoReg|registrador~736_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~800_q ),
	.datag(!\processador|FD|BancoReg|registrador~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1104 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1104 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~864feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~864feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~864feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~864feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~864feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~864feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \processador|FD|BancoReg|registrador~864 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~864 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \processador|FD|BancoReg|registrador~896 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~896 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~928feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~928feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~928feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~928feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N49
dffeas \processador|FD|BancoReg|registrador~928 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~928 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \processador|FD|BancoReg|registrador~832 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~832 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1656 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1656_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~832_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~864_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~896_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~928_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~864_q ),
	.datac(!\processador|FD|BancoReg|registrador~896_q ),
	.datad(!\processador|FD|BancoReg|registrador~928_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1656 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1656 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \processador|FD|BancoReg|registrador~1024 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1024 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1024 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \processador|FD|BancoReg|registrador~992 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~992 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \processador|FD|BancoReg|registrador~1056 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1056 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1056 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~960feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~960feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[26]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~960feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~960feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~960feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~960feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \processador|FD|BancoReg|registrador~960 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~960 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1108 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1108_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1656_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~960_q ))) # (\processador|FD|BancoReg|registrador~1656_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~992_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1656_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1024_q ))) # 
// (\processador|FD|BancoReg|registrador~1656_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~1056_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1656_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1024_q ),
	.datad(!\processador|FD|BancoReg|registrador~992_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1056_q ),
	.datag(!\processador|FD|BancoReg|registrador~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1108 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1108 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N4
dffeas \processador|FD|BancoReg|registrador~480 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~480 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N52
dffeas \processador|FD|BancoReg|registrador~320 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \processador|FD|BancoReg|registrador~352 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~352 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1648 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1648_combout  = ( \processador|FD|BancoReg|registrador~352_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~320_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~352_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~320_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~320_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~352_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1648 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1648 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1100 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1100_combout  = ( \processador|FD|BancoReg|registrador~1648_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~480_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1648_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~448_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~448_q ),
	.datad(!\processador|FD|BancoReg|registrador~480_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1648_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1100 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1100 .lut_mask = 64'h02020202CCEECCEE;
defparam \processador|FD|BancoReg|registrador~1100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1112 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1112_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1100_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1104_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1108_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// \processador|FD|BancoReg|registrador~1100_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1096_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1100_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1104_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1108_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|BancoReg|registrador~1100_combout  & ( (\processador|FD|BancoReg|registrador~1096_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1096_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1104_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1108_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1112 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1112 .lut_mask = 64'h44440C3F77770C3F;
defparam \processador|FD|BancoReg|registrador~1112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[26]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[26]~2_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1112_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1112_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[26]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[26]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|BancoReg|saidaA[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N20
dffeas \processador|FD|BancoReg|registrador~190 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~190 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \processador|FD|BancoReg|registrador~94 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~94 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N49
dffeas \processador|FD|BancoReg|registrador~62 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1606 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1606_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~62_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~94_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~94_q ),
	.datad(!\processador|FD|BancoReg|registrador~62_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1606 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1606 .lut_mask = 64'h028A028A33333333;
defparam \processador|FD|BancoReg|registrador~1606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1062 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1062_combout  = ( \processador|FD|BancoReg|registrador~1606_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~222_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1606_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~190_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~190_q ),
	.datad(!\processador|FD|BancoReg|registrador~222_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1062 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1062 .lut_mask = 64'h02020202CCEECCEE;
defparam \processador|FD|BancoReg|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~734feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~734feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~734feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~734feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~734feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~734feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \processador|FD|BancoReg|registrador~734 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~734 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \processador|FD|BancoReg|registrador~766 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~766 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~766 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~798feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~798feeder_combout  = \processador|FD|muxULAram|saida_MUX[24]~1_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~798feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~798feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~798feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N8
dffeas \processador|FD|BancoReg|registrador~798 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~798 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \processador|FD|BancoReg|registrador~670 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~670 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \processador|FD|BancoReg|registrador~638 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~638 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~638 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~606feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~606feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~606feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~606feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~606feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~606feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \processador|FD|BancoReg|registrador~606 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~606 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~574feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~574feeder_combout  = \processador|FD|muxULAram|saida_MUX[24]~1_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~574feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~574feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~574feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~574feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N49
dffeas \processador|FD|BancoReg|registrador~574 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~574 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~574 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1614 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1614_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~574_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~606_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~638_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~670_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~670_q ),
	.datac(!\processador|FD|BancoReg|registrador~638_q ),
	.datad(!\processador|FD|BancoReg|registrador~606_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1614 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1614 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1614 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~702feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~702feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~702feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N43
dffeas \processador|FD|BancoReg|registrador~702 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~702 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~702 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1070 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1070_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1614_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1614_combout  & ((\processador|FD|BancoReg|registrador~702_q ))) # (\processador|FD|BancoReg|registrador~1614_combout  & 
// (\processador|FD|BancoReg|registrador~734_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1614_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1614_combout  & (\processador|FD|BancoReg|registrador~766_q )) # (\processador|FD|BancoReg|registrador~1614_combout  & 
// ((\processador|FD|BancoReg|registrador~798_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~734_q ),
	.datac(!\processador|FD|BancoReg|registrador~766_q ),
	.datad(!\processador|FD|BancoReg|registrador~798_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1614_combout ),
	.datag(!\processador|FD|BancoReg|registrador~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1070 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1070 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N49
dffeas \processador|FD|BancoReg|registrador~318 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~318 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \processador|FD|BancoReg|registrador~350 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~350 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1610 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1610_combout  = ( \processador|FD|BancoReg|registrador~350_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~318_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~350_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~318_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~318_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~350_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1610 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1610 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N2
dffeas \processador|FD|BancoReg|registrador~478 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~478 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N14
dffeas \processador|FD|BancoReg|registrador~446 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~446 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1066 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1066_combout  = ( \processador|FD|BancoReg|registrador~446_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1610_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1610_combout ) # (\processador|FD|BancoReg|registrador~478_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~446_q  & ( (\processador|FD|BancoReg|registrador~1610_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~478_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1610_combout ),
	.datad(!\processador|FD|BancoReg|registrador~478_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~446_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1066 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1066 .lut_mask = 64'h0C0E0C0E2C2E2C2E;
defparam \processador|FD|BancoReg|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1054feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1054feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1054feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1054feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1054feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1054feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N31
dffeas \processador|FD|BancoReg|registrador~1054 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1054feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1054 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1054 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~926feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~926feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[24]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~926feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~926feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~926feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~926feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \processador|FD|BancoReg|registrador~926 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~926 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \processador|FD|BancoReg|registrador~894 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~894 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N35
dffeas \processador|FD|BancoReg|registrador~862 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~862 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \processador|FD|BancoReg|registrador~830 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~830 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1618 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1618_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~830_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~862_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~894_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~926_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~926_q ),
	.datac(!\processador|FD|BancoReg|registrador~894_q ),
	.datad(!\processador|FD|BancoReg|registrador~862_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1618 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1618 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \processador|FD|BancoReg|registrador~1022 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1022 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \processador|FD|BancoReg|registrador~990 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~990 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \processador|FD|BancoReg|registrador~958 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~958 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1074 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1074_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1618_combout  & (\processador|FD|BancoReg|registrador~958_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1618_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~990_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1618_combout  & (((\processador|FD|BancoReg|registrador~1022_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1618_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1054_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1054_q ),
	.datab(!\processador|FD|BancoReg|registrador~1618_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1022_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~990_q ),
	.datag(!\processador|FD|BancoReg|registrador~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1074 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1074 .lut_mask = 64'h330C331D333F331D;
defparam \processador|FD|BancoReg|registrador~1074 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1078 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1078_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1074_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1070_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1074_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1062_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1066_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1074_combout  & ( (\processador|FD|BancoReg|registrador~1070_combout  & !\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1074_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1062_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1066_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1062_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1070_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1066_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1074_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1078 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1078 .lut_mask = 64'h505F3030505F3F3F;
defparam \processador|FD|BancoReg|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~113 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[22]~12_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~126  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~114  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[22]~12_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~126  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[22]~12_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~113 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~113 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~121 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[23]~4_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~114  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~122  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[23]~4_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~114  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[23]~4_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~121 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~121 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \processador|FD|BancoReg|registrador~637 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~637 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~637 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~605feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~605feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~605feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \processador|FD|BancoReg|registrador~605 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~605 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~669feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~669feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~669feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~669feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N22
dffeas \processador|FD|BancoReg|registrador~669 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~669 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \processador|FD|BancoReg|registrador~573 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~573 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2189 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2189_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~573_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~605_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~637_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~669_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~637_q ),
	.datad(!\processador|FD|BancoReg|registrador~605_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~669_q ),
	.datag(!\processador|FD|BancoReg|registrador~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2189 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2189 .lut_mask = 64'h195D1919195D5D5D;
defparam \processador|FD|BancoReg|registrador~2189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~733feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~733feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~733feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N28
dffeas \processador|FD|BancoReg|registrador~733 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~733 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N50
dffeas \processador|FD|BancoReg|registrador~765 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~765 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N58
dffeas \processador|FD|BancoReg|registrador~797 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~797 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \processador|FD|BancoReg|registrador~701 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~701 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1580 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1580_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2189_combout  & (((\processador|FD|BancoReg|registrador~701_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~2189_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~733_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2189_combout  & (((\processador|FD|BancoReg|registrador~765_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~2189_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~797_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2189_combout ),
	.datab(!\processador|FD|BancoReg|registrador~733_q ),
	.datac(!\processador|FD|BancoReg|registrador~765_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~797_q ),
	.datag(!\processador|FD|BancoReg|registrador~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1580 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1580 .lut_mask = 64'h551B550A551B555F;
defparam \processador|FD|BancoReg|registrador~1580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N40
dffeas \processador|FD|BancoReg|registrador~93 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~93 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2181 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2181_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~61_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~93_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~61_q ),
	.datad(!\processador|FD|BancoReg|registrador~93_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2181 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2181 .lut_mask = 64'h084C084C55555555;
defparam \processador|FD|BancoReg|registrador~2181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \processador|FD|BancoReg|registrador~221 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~221 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N16
dffeas \processador|FD|BancoReg|registrador~189 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~189 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1572 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1572_combout  = ( \processador|FD|BancoReg|registrador~221_q  & ( \processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~2181_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~221_q  & ( 
// \processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2181_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|BancoReg|registrador~2181_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~221_q  & ( !\processador|FD|BancoReg|registrador~189_q  & ( 
// (\processador|FD|BancoReg|registrador~2181_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~221_q  & ( 
// !\processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2181_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2181_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~221_q ),
	.dataf(!\processador|FD|BancoReg|registrador~189_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1572 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1572 .lut_mask = 64'h2222323262627272;
defparam \processador|FD|BancoReg|registrador~1572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \processador|FD|BancoReg|registrador~477 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~477 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N41
dffeas \processador|FD|BancoReg|registrador~349 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~349 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \processador|FD|BancoReg|registrador~317 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~317 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2185 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2185_combout  = ( \processador|FD|BancoReg|registrador~317_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~349_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~317_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~349_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~349_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~317_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2185 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2185 .lut_mask = 64'h030B030B838B838B;
defparam \processador|FD|BancoReg|registrador~2185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \processador|FD|BancoReg|registrador~445 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~445 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~445 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1576 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1576_combout  = ( \processador|FD|BancoReg|registrador~445_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2185_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~2185_combout ) # (\processador|FD|BancoReg|registrador~477_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~445_q  & ( (\processador|FD|BancoReg|registrador~2185_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~477_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~477_q ),
	.datad(!\processador|FD|BancoReg|registrador~2185_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~445_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1576 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1576 .lut_mask = 64'h00CE00CE22CE22CE;
defparam \processador|FD|BancoReg|registrador~1576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1053feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1053feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1053feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1053feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1053feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1053feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \processador|FD|BancoReg|registrador~1053 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1053 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \processador|FD|BancoReg|registrador~1021 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1021 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N40
dffeas \processador|FD|BancoReg|registrador~893 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~893 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N52
dffeas \processador|FD|BancoReg|registrador~861 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~861 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N34
dffeas \processador|FD|BancoReg|registrador~925 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~925 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \processador|FD|BancoReg|registrador~829 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~829 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~829 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2193 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2193_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~829_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~861_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~893_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~925_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~893_q ),
	.datad(!\processador|FD|BancoReg|registrador~861_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~925_q ),
	.datag(!\processador|FD|BancoReg|registrador~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2193 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2193 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~2193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N28
dffeas \processador|FD|BancoReg|registrador~989 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~989 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \processador|FD|BancoReg|registrador~957 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~957 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~957 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1584 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1584_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2193_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2193_combout  & (\processador|FD|BancoReg|registrador~957_q )) # (\processador|FD|BancoReg|registrador~2193_combout  & 
// ((\processador|FD|BancoReg|registrador~989_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2193_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2193_combout  & (((\processador|FD|BancoReg|registrador~1021_q )))) # (\processador|FD|BancoReg|registrador~2193_combout  & 
// (\processador|FD|BancoReg|registrador~1053_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1053_q ),
	.datac(!\processador|FD|BancoReg|registrador~1021_q ),
	.datad(!\processador|FD|BancoReg|registrador~2193_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~989_q ),
	.datag(!\processador|FD|BancoReg|registrador~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1584 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1584 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \processador|FD|BancoReg|registrador~1584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1588 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1588_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1584_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1580_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1584_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1572_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1576_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1584_combout  & ( (\processador|FD|BancoReg|registrador~1580_combout  & !\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1584_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1572_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1576_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1580_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1572_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1576_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1588 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1588 .lut_mask = 64'h303F5050303F5F5F;
defparam \processador|FD|BancoReg|registrador~1588 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~105 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[19]~20_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~98  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~106  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[19]~20_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~98  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[19]~20_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~105 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~105 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~117 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[20]~8_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~106  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~118  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[20]~8_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~106  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[20]~8_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~117 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~117 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \processador|FD|BancoReg|registrador~346 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~346 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N34
dffeas \processador|FD|BancoReg|registrador~314 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~314 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2167 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2167_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~346_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~314_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~346_q ),
	.datad(!\processador|FD|BancoReg|registrador~314_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2167 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2167 .lut_mask = 64'h008800883B3B3B3B;
defparam \processador|FD|BancoReg|registrador~2167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \processador|FD|BancoReg|registrador~442 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~442 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \processador|FD|BancoReg|registrador~474 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~474 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1559 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1559_combout  = ( \processador|FD|BancoReg|registrador~442_q  & ( \processador|FD|BancoReg|registrador~474_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2167_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~442_q  & ( 
// \processador|FD|BancoReg|registrador~474_q  & ( (\processador|FD|BancoReg|registrador~2167_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~442_q  & ( !\processador|FD|BancoReg|registrador~474_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2167_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2167_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~442_q  & ( 
// !\processador|FD|BancoReg|registrador~474_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2167_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2167_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~442_q ),
	.dataf(!\processador|FD|BancoReg|registrador~474_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1559 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1559 .lut_mask = 64'h0C0C2C2C0E0E2E2E;
defparam \processador|FD|BancoReg|registrador~1559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \processador|FD|BancoReg|registrador~58 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~58 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N59
dffeas \processador|FD|BancoReg|registrador~90 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~90 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2163 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2163_combout  = ( \processador|FD|BancoReg|registrador~58_q  & ( \processador|FD|BancoReg|registrador~90_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~58_q  & ( 
// \processador|FD|BancoReg|registrador~90_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~58_q  & ( !\processador|FD|BancoReg|registrador~90_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~58_q  & ( 
// !\processador|FD|BancoReg|registrador~90_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~58_q ),
	.dataf(!\processador|FD|BancoReg|registrador~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2163 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2163 .lut_mask = 64'h111191913131B1B1;
defparam \processador|FD|BancoReg|registrador~2163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \processador|FD|BancoReg|registrador~218 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~218 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1555 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1555_combout  = ( \processador|FD|BancoReg|registrador~218_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2163_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~186_q ) # (\processador|FD|BancoReg|registrador~2163_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~218_q  & ( (!\processador|FD|BancoReg|registrador~2163_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~186_q ))) # (\processador|FD|BancoReg|registrador~2163_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2163_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~186_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~218_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1555 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1555 .lut_mask = 64'h30383038323A323A;
defparam \processador|FD|BancoReg|registrador~1555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \processador|FD|BancoReg|registrador~986 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~986 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~986 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1050feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1050feeder_combout  = \processador|FD|muxULAram|saida_MUX[20]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1050feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1050feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1050feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~1050feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N35
dffeas \processador|FD|BancoReg|registrador~1050 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1050 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \processador|FD|BancoReg|registrador~1018 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1018 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \processador|FD|BancoReg|registrador~858 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~858 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~858 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~890feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~890feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~890feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~890feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~890feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~890feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \processador|FD|BancoReg|registrador~890 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~890 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N28
dffeas \processador|FD|BancoReg|registrador~922 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~922 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \processador|FD|BancoReg|registrador~826 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~826 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~826 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2175 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2175_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~826_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~858_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~890_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~922_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~858_q ),
	.datac(!\processador|FD|BancoReg|registrador~890_q ),
	.datad(!\processador|FD|BancoReg|registrador~922_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2175 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2175 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~2175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~954feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~954feeder_combout  = \processador|FD|muxULAram|saida_MUX[20]~30_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~954feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~954feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~954feeder .lut_mask = 64'h5555555555555555;
defparam \processador|FD|BancoReg|registrador~954feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N46
dffeas \processador|FD|BancoReg|registrador~954 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~954 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~954 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1567 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1567_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2175_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2175_combout  & ((\processador|FD|BancoReg|registrador~954_q ))) # (\processador|FD|BancoReg|registrador~2175_combout  & 
// (\processador|FD|BancoReg|registrador~986_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2175_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2175_combout  & ((\processador|FD|BancoReg|registrador~1018_q ))) # (\processador|FD|BancoReg|registrador~2175_combout  & 
// (\processador|FD|BancoReg|registrador~1050_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~986_q ),
	.datab(!\processador|FD|BancoReg|registrador~1050_q ),
	.datac(!\processador|FD|BancoReg|registrador~1018_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2175_combout ),
	.datag(!\processador|FD|BancoReg|registrador~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1567 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1567 .lut_mask = 64'h000F000FFF55FF33;
defparam \processador|FD|BancoReg|registrador~1567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \processador|FD|BancoReg|registrador~730 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~730 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N22
dffeas \processador|FD|BancoReg|registrador~794 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~794 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N2
dffeas \processador|FD|BancoReg|registrador~762 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~762 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~762 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~602feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~602feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~602feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~602feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \processador|FD|BancoReg|registrador~602 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~602 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \processador|FD|BancoReg|registrador~634 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~634 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N10
dffeas \processador|FD|BancoReg|registrador~666 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~666 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N46
dffeas \processador|FD|BancoReg|registrador~570 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~570 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~570 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2171 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2171_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~570_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~602_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~634_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~666_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~602_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~634_q ),
	.datad(!\processador|FD|BancoReg|registrador~666_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2171 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2171 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \processador|FD|BancoReg|registrador~2171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \processador|FD|BancoReg|registrador~698 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~698 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~698 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1563 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1563_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2171_combout  & (((\processador|FD|BancoReg|registrador~698_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~2171_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~730_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2171_combout  & (((\processador|FD|BancoReg|registrador~762_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~2171_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~794_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~730_q ),
	.datab(!\processador|FD|BancoReg|registrador~794_q ),
	.datac(!\processador|FD|BancoReg|registrador~762_q ),
	.datad(!\processador|FD|BancoReg|registrador~2171_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1563 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1563 .lut_mask = 64'h00FF00FF0F550F33;
defparam \processador|FD|BancoReg|registrador~1563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1571 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1571_combout  = ( \processador|FD|BancoReg|registrador~1567_combout  & ( \processador|FD|BancoReg|registrador~1563_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1555_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1559_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1567_combout  & ( \processador|FD|BancoReg|registrador~1563_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1555_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1559_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1567_combout  & ( !\processador|FD|BancoReg|registrador~1563_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1555_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1559_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~8_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1567_combout  & ( !\processador|FD|BancoReg|registrador~1563_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1555_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1559_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1559_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1555_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1567_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1571 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1571 .lut_mask = 64'h0C440C773F443F77;
defparam \processador|FD|BancoReg|registrador~1571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \processador|FD|BancoReg|registrador~472 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~472 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N43
dffeas \processador|FD|BancoReg|registrador~344 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~344 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N43
dffeas \processador|FD|BancoReg|registrador~312 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2071 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2071_combout  = ( \processador|FD|BancoReg|registrador~312_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~344_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~312_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~344_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~344_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~312_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2071 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2071 .lut_mask = 64'h0705A7050705A705;
defparam \processador|FD|BancoReg|registrador~2071 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \processador|FD|BancoReg|registrador~440 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~440 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1474 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1474_combout  = ( \processador|FD|BancoReg|registrador~440_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2071_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~2071_combout ) # (\processador|FD|BancoReg|registrador~472_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~440_q  & ( (\processador|FD|BancoReg|registrador~2071_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~472_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~472_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2071_combout ),
	.datae(!\processador|FD|BancoReg|registrador~440_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1474 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1474 .lut_mask = 64'h00DC30DC00DC30DC;
defparam \processador|FD|BancoReg|registrador~1474 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N8
dffeas \processador|FD|BancoReg|registrador~216 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~216 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N32
dffeas \processador|FD|BancoReg|registrador~56 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~56 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N14
dffeas \processador|FD|BancoReg|registrador~88 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~88 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2067 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2067_combout  = ( \processador|FD|BancoReg|registrador~56_q  & ( \processador|FD|BancoReg|registrador~88_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~56_q  & ( 
// \processador|FD|BancoReg|registrador~88_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~56_q  & ( !\processador|FD|BancoReg|registrador~88_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~56_q  & ( 
// !\processador|FD|BancoReg|registrador~88_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~56_q ),
	.dataf(!\processador|FD|BancoReg|registrador~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2067 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2067 .lut_mask = 64'h050585854545C5C5;
defparam \processador|FD|BancoReg|registrador~2067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1470 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1470_combout  = ( \processador|FD|BancoReg|registrador~184_q  & ( \processador|FD|BancoReg|registrador~2067_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~216_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~184_q  & ( \processador|FD|BancoReg|registrador~2067_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~216_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~184_q  & ( 
// !\processador|FD|BancoReg|registrador~2067_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~216_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~184_q ),
	.dataf(!\processador|FD|BancoReg|registrador~2067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1470 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1470 .lut_mask = 64'h00000A0AF2F2F2F2;
defparam \processador|FD|BancoReg|registrador~1470 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~920feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~920feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~920feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~920feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~920feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~920feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N29
dffeas \processador|FD|BancoReg|registrador~920 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~920 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~920 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~888feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~888feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~888feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~888feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~888feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~888feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \processador|FD|BancoReg|registrador~888 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~888 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \processador|FD|BancoReg|registrador~856 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~856 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \processador|FD|BancoReg|registrador~824 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~824 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~824 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2079 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2079_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~824_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~856_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~888_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~920_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~920_q ),
	.datac(!\processador|FD|BancoReg|registrador~888_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~856_q ),
	.datag(!\processador|FD|BancoReg|registrador~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2079 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2079 .lut_mask = 64'h0A551B555F551B55;
defparam \processador|FD|BancoReg|registrador~2079 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~984feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~984feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~984feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~984feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \processador|FD|BancoReg|registrador~984 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~984 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \processador|FD|BancoReg|registrador~1016 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1016 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1016 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1048feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1048feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1048feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1048feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \processador|FD|BancoReg|registrador~1048 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1048 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1048 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N43
dffeas \processador|FD|BancoReg|registrador~952 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~952 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~952 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1482 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1482_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2079_combout  & (((\processador|FD|BancoReg|registrador~952_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|BancoReg|registrador~2079_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~984_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2079_combout  & (((\processador|FD|BancoReg|registrador~1016_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|BancoReg|registrador~2079_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~1048_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2079_combout ),
	.datab(!\processador|FD|BancoReg|registrador~984_q ),
	.datac(!\processador|FD|BancoReg|registrador~1016_q ),
	.datad(!\processador|FD|BancoReg|registrador~1048_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1482 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1482 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \processador|FD|BancoReg|registrador~632 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~632 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~632 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~600feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~600feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~600feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \processador|FD|BancoReg|registrador~600 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~600 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~600 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~664feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~664feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~664feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~664feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~664feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~664feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N20
dffeas \processador|FD|BancoReg|registrador~664 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~664 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~568feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~568feeder_combout  = \processador|FD|muxULAram|saida_MUX[18]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~568feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~568feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~568feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \processador|FD|BancoReg|registrador~568 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~568 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2075 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2075_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~568_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~600_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~632_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~664_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~632_q ),
	.datad(!\processador|FD|BancoReg|registrador~600_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~664_q ),
	.datag(!\processador|FD|BancoReg|registrador~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2075 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2075 .lut_mask = 64'h195D1919195D5D5D;
defparam \processador|FD|BancoReg|registrador~2075 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~792feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~792feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~792feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~792feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~792feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~792feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N37
dffeas \processador|FD|BancoReg|registrador~792 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~792 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N40
dffeas \processador|FD|BancoReg|registrador~760 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~760 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~760 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~728feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~728feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~728feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~728feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~728feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~728feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N35
dffeas \processador|FD|BancoReg|registrador~728 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~728 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N52
dffeas \processador|FD|BancoReg|registrador~696 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~696 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1478 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1478_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2075_combout  & (((\processador|FD|BancoReg|registrador~696_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~2075_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~728_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2075_combout  & (((\processador|FD|BancoReg|registrador~760_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~2075_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~792_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2075_combout ),
	.datab(!\processador|FD|BancoReg|registrador~792_q ),
	.datac(!\processador|FD|BancoReg|registrador~760_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~728_q ),
	.datag(!\processador|FD|BancoReg|registrador~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1478 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1478 .lut_mask = 64'h550A551B555F551B;
defparam \processador|FD|BancoReg|registrador~1478 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1486 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1486_combout  = ( \processador|FD|BancoReg|registrador~1482_combout  & ( \processador|FD|BancoReg|registrador~1478_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1470_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1474_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1482_combout  & ( \processador|FD|BancoReg|registrador~1478_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|BancoReg|registrador~1470_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1474_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1482_combout  & ( !\processador|FD|BancoReg|registrador~1478_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1470_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|BancoReg|registrador~1474_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1482_combout  & ( !\processador|FD|BancoReg|registrador~1478_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1470_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1474_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1474_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1470_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1482_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1478_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1486 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1486 .lut_mask = 64'h048C159D26AE37BF;
defparam \processador|FD|BancoReg|registrador~1486 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~101 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[16]~24_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~90  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~102  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[16]~24_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~90  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[16]~24_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~101 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~101 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~109 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[17]~16_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~102  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~110  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[17]~16_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~102  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[17]~16_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~109 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~109 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N43
dffeas \processador|FD|memRAM|memRAM~53 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~53 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~93 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~93_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[13]~32_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~86  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~94  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[13]~32_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~86  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[13]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~93 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~93 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~81 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[14]~44_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~13_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~94  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~82  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[14]~44_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~13_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~94  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[14]~44_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~81 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~81 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \processador|FD|BancoReg|registrador~468 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~468 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \processador|FD|BancoReg|registrador~436 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~436 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \processador|FD|BancoReg|registrador~340 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~340 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \processador|FD|BancoReg|registrador~308 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~308 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1995 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1995_combout  = ( \processador|FD|BancoReg|registrador~308_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~340_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~308_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~340_q )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~308_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~340_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~308_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1995_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1995 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1995 .lut_mask = 64'h000088883B3B3B3B;
defparam \processador|FD|BancoReg|registrador~1995 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1406 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1406_combout  = ( \processador|FD|BancoReg|registrador~436_q  & ( \processador|FD|BancoReg|registrador~1995_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~468_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~436_q  & ( \processador|FD|BancoReg|registrador~1995_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~468_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~436_q  & ( 
// !\processador|FD|BancoReg|registrador~1995_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~468_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~436_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1995_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1406 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1406 .lut_mask = 64'h00000A0AF2F2F2F2;
defparam \processador|FD|BancoReg|registrador~1406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N28
dffeas \processador|FD|BancoReg|registrador~84 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~84 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \processador|FD|BancoReg|registrador~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~52 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1991 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1991_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~52_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~84_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~84_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~52_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1991_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1991 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1991 .lut_mask = 64'h10B010B055555555;
defparam \processador|FD|BancoReg|registrador~1991 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \processador|FD|BancoReg|registrador~180 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~180 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1402 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1402_combout  = ( \processador|FD|BancoReg|registrador~180_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|BancoReg|registrador~1991_combout ) # (\processador|FD|BancoReg|registrador~212_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~180_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (\processador|FD|BancoReg|registrador~1991_combout  & (\processador|FD|BancoReg|registrador~212_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~180_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~1991_combout  ) ) ) # ( !\processador|FD|BancoReg|registrador~180_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// \processador|FD|BancoReg|registrador~1991_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1991_combout ),
	.datac(!\processador|FD|BancoReg|registrador~212_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~180_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1402 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1402 .lut_mask = 64'h333333330300CF00;
defparam \processador|FD|BancoReg|registrador~1402 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \processador|FD|BancoReg|registrador~788 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~788 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N43
dffeas \processador|FD|BancoReg|registrador~756 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~756 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~756 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~724feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~724feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~724feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~724feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~724feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \processador|FD|BancoReg|registrador~724 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~724 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~724 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~660feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~660feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~660feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~660feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~660feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~660feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \processador|FD|BancoReg|registrador~660 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~660 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N10
dffeas \processador|FD|BancoReg|registrador~628 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~628 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~596feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~596feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~596feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \processador|FD|BancoReg|registrador~596 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~596 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~564feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~564feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~564feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~564feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \processador|FD|BancoReg|registrador~564 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~564 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~564 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1999 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1999_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~564_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~596_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~628_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~660_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~660_q ),
	.datac(!\processador|FD|BancoReg|registrador~628_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~596_q ),
	.datag(!\processador|FD|BancoReg|registrador~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1999_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1999 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1999 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1999 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~692feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~692feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~692feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~692feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~692feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~692feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \processador|FD|BancoReg|registrador~692 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~692 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~692 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1410 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1410_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1999_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1999_combout  & (\processador|FD|BancoReg|registrador~692_q )) # (\processador|FD|BancoReg|registrador~1999_combout  & 
// ((\processador|FD|BancoReg|registrador~724_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1999_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1999_combout  & ((\processador|FD|BancoReg|registrador~756_q ))) # (\processador|FD|BancoReg|registrador~1999_combout  & 
// (\processador|FD|BancoReg|registrador~788_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~788_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~756_q ),
	.datad(!\processador|FD|BancoReg|registrador~724_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1999_combout ),
	.datag(!\processador|FD|BancoReg|registrador~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1410 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1410 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1410 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~852feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~852feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~852feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~852feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~852feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~852feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \processador|FD|BancoReg|registrador~852 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~852 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~852 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~884feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~884feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~884feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~884feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~884feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~884feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N37
dffeas \processador|FD|BancoReg|registrador~884 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~884 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~916feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~916feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~916feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~916feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~916feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~916feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \processador|FD|BancoReg|registrador~916 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~916 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N43
dffeas \processador|FD|BancoReg|registrador~820 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~820 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~820 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2003 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2003_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~820_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~852_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~884_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~916_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~852_q ),
	.datac(!\processador|FD|BancoReg|registrador~884_q ),
	.datad(!\processador|FD|BancoReg|registrador~916_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2003_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2003 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2003 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~2003 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N40
dffeas \processador|FD|BancoReg|registrador~1012 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1012 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N34
dffeas \processador|FD|BancoReg|registrador~1044 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1044 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N28
dffeas \processador|FD|BancoReg|registrador~980 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~980 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N22
dffeas \processador|FD|BancoReg|registrador~948 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~948 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1414 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1414_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2003_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2003_combout  & (\processador|FD|BancoReg|registrador~948_q )) # (\processador|FD|BancoReg|registrador~2003_combout  & 
// (((\processador|FD|BancoReg|registrador~980_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2003_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2003_combout  & (\processador|FD|BancoReg|registrador~1012_q )) # (\processador|FD|BancoReg|registrador~2003_combout  & 
// (((\processador|FD|BancoReg|registrador~1044_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2003_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1012_q ),
	.datad(!\processador|FD|BancoReg|registrador~1044_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~980_q ),
	.datag(!\processador|FD|BancoReg|registrador~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1414 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1414 .lut_mask = 64'h2626263737372637;
defparam \processador|FD|BancoReg|registrador~1414 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1418 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1418_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1414_combout  & ( (\processador|FD|BancoReg|registrador~1410_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1414_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1402_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1406_combout )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1414_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & \processador|FD|BancoReg|registrador~1410_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1414_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1402_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1406_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1406_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1402_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1410_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1414_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1418 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1418 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \processador|FD|BancoReg|registrador~1418 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~65 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[10]~60_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~78  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~66  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[10]~60_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~78  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[10]~60_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~65 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~65 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~73 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[11]~52_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~66  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~74  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[11]~52_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~66  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[11]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~73 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~73 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~47feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~47feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~47feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \processador|FD|BancoReg|registrador~47 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~47 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N31
dffeas \processador|FD|BancoReg|registrador~79 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~79 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1971 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1971_combout  = ( \processador|FD|BancoReg|registrador~79_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~79_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~79_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (\processador|FD|BancoReg|registrador~47_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~79_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (\processador|FD|BancoReg|registrador~47_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~47_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~79_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1971 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1971 .lut_mask = 64'h300030000F0FFF0F;
defparam \processador|FD|BancoReg|registrador~1971 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \processador|FD|BancoReg|registrador~175 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~175 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~175 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1385 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1385_combout  = ( \processador|FD|BancoReg|registrador~207_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|BancoReg|registrador~1971_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~207_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|BancoReg|registrador~1971_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~207_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~175_q )) # (\processador|FD|BancoReg|registrador~1971_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~207_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// (!\processador|FD|BancoReg|registrador~1971_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~175_q )) # (\processador|FD|BancoReg|registrador~1971_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1971_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~175_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~207_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1385 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1385 .lut_mask = 64'h4646575744444444;
defparam \processador|FD|BancoReg|registrador~1385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \processador|FD|BancoReg|registrador~463 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~463 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~463 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~303feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~303feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~303feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~303feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~303feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N16
dffeas \processador|FD|BancoReg|registrador~303 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N16
dffeas \processador|FD|BancoReg|registrador~335 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~335 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~335 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1975 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1975_combout  = ( \processador|FD|BancoReg|registrador~335_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~335_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~335_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~303_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~335_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~303_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~303_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~335_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1975 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1975 .lut_mask = 64'h19195D5D11111111;
defparam \processador|FD|BancoReg|registrador~1975 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \processador|FD|BancoReg|registrador~431 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~431 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1389 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1389_combout  = ( \processador|FD|BancoReg|registrador~431_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1975_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1975_combout ) # (\processador|FD|BancoReg|registrador~463_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~431_q  & ( (\processador|FD|BancoReg|registrador~1975_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~463_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~463_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1975_combout ),
	.datae(!\processador|FD|BancoReg|registrador~431_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1389 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1389 .lut_mask = 64'h00F20AF200F20AF2;
defparam \processador|FD|BancoReg|registrador~1389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N49
dffeas \processador|FD|BancoReg|registrador~975 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~975 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \processador|FD|BancoReg|registrador~1007 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1007 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \processador|FD|BancoReg|registrador~1039 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1039 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1039 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \processador|FD|BancoReg|registrador~879 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~879 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~879 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~911feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~911feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~911feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~911feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~911feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~911feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \processador|FD|BancoReg|registrador~911 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~911 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~911 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~847feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~847feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~847feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~847feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~847feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~847feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \processador|FD|BancoReg|registrador~847 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~847 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N2
dffeas \processador|FD|BancoReg|registrador~815 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~815 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~815 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1983 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1983_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~815_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~847_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~879_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~911_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~879_q ),
	.datad(!\processador|FD|BancoReg|registrador~911_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~847_q ),
	.datag(!\processador|FD|BancoReg|registrador~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1983_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1983 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1983 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~1983 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N49
dffeas \processador|FD|BancoReg|registrador~943 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~943 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~943 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1397 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1397_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1983_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1983_combout  & ((\processador|FD|BancoReg|registrador~943_q ))) # (\processador|FD|BancoReg|registrador~1983_combout  & 
// (\processador|FD|BancoReg|registrador~975_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1983_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1983_combout  & (\processador|FD|BancoReg|registrador~1007_q )) # (\processador|FD|BancoReg|registrador~1983_combout  & 
// ((\processador|FD|BancoReg|registrador~1039_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~975_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1007_q ),
	.datad(!\processador|FD|BancoReg|registrador~1039_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1983_combout ),
	.datag(!\processador|FD|BancoReg|registrador~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1397 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1397 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \processador|FD|BancoReg|registrador~623 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~623 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \processador|FD|BancoReg|registrador~655 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~655 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~655 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~591feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~591feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~591feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~591feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \processador|FD|BancoReg|registrador~591 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~591 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N59
dffeas \processador|FD|BancoReg|registrador~559 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~559 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~559 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1979 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1979_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~559_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~591_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~623_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~655_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~623_q ),
	.datad(!\processador|FD|BancoReg|registrador~655_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~591_q ),
	.datag(!\processador|FD|BancoReg|registrador~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1979 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1979 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~1979 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \processador|FD|BancoReg|registrador~751 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~751 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N34
dffeas \processador|FD|BancoReg|registrador~783 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~783 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N55
dffeas \processador|FD|BancoReg|registrador~719 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~719 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \processador|FD|BancoReg|registrador~687 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~687 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~687 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1393 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1393_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1979_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~687_q ))) # (\processador|FD|BancoReg|registrador~1979_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~719_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1979_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~751_q ))) # 
// (\processador|FD|BancoReg|registrador~1979_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~783_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1979_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~751_q ),
	.datad(!\processador|FD|BancoReg|registrador~783_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~719_q ),
	.datag(!\processador|FD|BancoReg|registrador~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1393 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1393 .lut_mask = 64'h4646465757574657;
defparam \processador|FD|BancoReg|registrador~1393 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1401 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1401_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1393_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1389_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1397_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// \processador|FD|BancoReg|registrador~1393_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|BancoReg|registrador~1385_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// !\processador|FD|BancoReg|registrador~1393_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1389_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1397_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( !\processador|FD|BancoReg|registrador~1393_combout  & ( (\processador|FD|BancoReg|registrador~1385_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1385_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1389_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1397_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1393_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1401 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1401 .lut_mask = 64'h44440C3F77770C3F;
defparam \processador|FD|BancoReg|registrador~1401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~20 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~20_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~19_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .lut_mask = 64'h0000333300003333;
defparam \processador|FD|fetchInstruction|ROM|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~967feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~967feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~967feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~967feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~967feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~967feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N35
dffeas \processador|FD|BancoReg|registrador~967 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~967feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~967 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \processador|FD|BancoReg|registrador~839 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~839 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \processador|FD|BancoReg|registrador~871 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~871 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \processador|FD|BancoReg|registrador~903 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~903 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \processador|FD|BancoReg|registrador~807 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~807 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~807 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1790 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1790_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~807_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~839_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~871_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~903_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~839_q ),
	.datac(!\processador|FD|BancoReg|registrador~871_q ),
	.datad(!\processador|FD|BancoReg|registrador~903_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1790 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1790 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N38
dffeas \processador|FD|BancoReg|registrador~999 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~999 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~999 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1031feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1031feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1031feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1031feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1031feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1031feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \processador|FD|BancoReg|registrador~1031 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1031feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1031 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1031 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \processador|FD|BancoReg|registrador~935 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~935 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~935 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1227 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1227_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1790_combout  & (((\processador|FD|BancoReg|registrador~935_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~1790_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~967_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1790_combout  & (\processador|FD|BancoReg|registrador~999_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # 
// (\processador|FD|BancoReg|registrador~1790_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~1031_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~967_q ),
	.datab(!\processador|FD|BancoReg|registrador~1790_combout ),
	.datac(!\processador|FD|BancoReg|registrador~999_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1031_q ),
	.datag(!\processador|FD|BancoReg|registrador~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1227 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1227 .lut_mask = 64'h331D330C331D333F;
defparam \processador|FD|BancoReg|registrador~1227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2246 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2246_combout  = !\processador|FD|muxULAram|saida_MUX[1]~12_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2246 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2246 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \processador|FD|BancoReg|registrador~2246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N16
dffeas \processador|FD|BancoReg|registrador~455 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~455 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N20
dffeas \processador|FD|BancoReg|registrador~295 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2247 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2247_combout  = ( !\processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2247 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2247 .lut_mask = 64'hFFFFFFFF00000000;
defparam \processador|FD|BancoReg|registrador~2247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \processador|FD|BancoReg|registrador~327 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~327 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1782 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1782_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~327_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~295_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~295_q ),
	.datad(!\processador|FD|BancoReg|registrador~327_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1782 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1782 .lut_mask = 64'h4C4C4C4CBB33BB33;
defparam \processador|FD|BancoReg|registrador~1782 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1219 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1219_combout  = ( \processador|FD|BancoReg|registrador~423_q  & ( \processador|FD|BancoReg|registrador~1782_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~455_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~423_q  & ( \processador|FD|BancoReg|registrador~1782_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~455_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~423_q  & ( 
// !\processador|FD|BancoReg|registrador~1782_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~455_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~423_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1782_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1219 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1219 .lut_mask = 64'h00000A0AF8F8F8F8;
defparam \processador|FD|BancoReg|registrador~1219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N58
dffeas \processador|FD|BancoReg|registrador~39 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \processador|FD|BancoReg|registrador~71 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~71 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1778 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1778_combout  = ( \processador|FD|BancoReg|registrador~71_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~39_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~71_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~39_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~39_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~71_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1778 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1778 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1778 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \processador|FD|BancoReg|registrador~199 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~199 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \processador|FD|BancoReg|registrador~167 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~167 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1215 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1215_combout  = ( \processador|FD|BancoReg|registrador~167_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1778_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1778_combout ) # (\processador|FD|BancoReg|registrador~199_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~167_q  & ( (\processador|FD|BancoReg|registrador~1778_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~199_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1778_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~199_q ),
	.datae(!\processador|FD|BancoReg|registrador~167_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1215 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1215 .lut_mask = 64'h3032383A3032383A;
defparam \processador|FD|BancoReg|registrador~1215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \processador|FD|BancoReg|registrador~711 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~711 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \processador|FD|BancoReg|registrador~743 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~743 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~743 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~775feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~775feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~775feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~775feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~775feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~775feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \processador|FD|BancoReg|registrador~775 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~775 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \processador|FD|BancoReg|registrador~647 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~647 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \processador|FD|BancoReg|registrador~583 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~583 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N38
dffeas \processador|FD|BancoReg|registrador~615 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~615 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \processador|FD|BancoReg|registrador~551 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~551 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1786 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1786_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~551_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~583_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~615_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~647_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~647_q ),
	.datab(!\processador|FD|BancoReg|registrador~583_q ),
	.datac(!\processador|FD|BancoReg|registrador~615_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1786 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1786 .lut_mask = 64'h0F000F0033FF55FF;
defparam \processador|FD|BancoReg|registrador~1786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \processador|FD|BancoReg|registrador~679 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~679 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1223 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1223_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1786_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1786_combout  & ((\processador|FD|BancoReg|registrador~679_q ))) # (\processador|FD|BancoReg|registrador~1786_combout  & 
// (\processador|FD|BancoReg|registrador~711_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1786_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1786_combout  & (\processador|FD|BancoReg|registrador~743_q )) # (\processador|FD|BancoReg|registrador~1786_combout  & 
// ((\processador|FD|BancoReg|registrador~775_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~711_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~743_q ),
	.datad(!\processador|FD|BancoReg|registrador~775_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1786_combout ),
	.datag(!\processador|FD|BancoReg|registrador~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1223 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1223 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1231 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1231_combout  = ( \processador|FD|BancoReg|registrador~1215_combout  & ( \processador|FD|BancoReg|registrador~1223_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1219_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1227_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1215_combout  & ( \processador|FD|BancoReg|registrador~1223_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1219_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1227_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1215_combout  & ( !\processador|FD|BancoReg|registrador~1223_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1219_combout ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1227_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1215_combout  & ( !\processador|FD|BancoReg|registrador~1223_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1219_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1227_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1227_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1219_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1215_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1231 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1231 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \processador|FD|BancoReg|registrador~1231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[1]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[1]~6_combout  = ( \processador|FD|BancoReg|registrador~1231_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1231_combout ),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[1]~6 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[1]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|BancoReg|saidaA[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout  = ( \processador|FD|BancoReg|saidaA[1]~6_combout  & ( \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N29
dffeas \processador|FD|fetchInstruction|PC|DOUT[1] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \processador|FD|memRAM|memRAM~40 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[1]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~40 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~41 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  = SUM(( \processador|UC|UC_ULA|ULActrl [2] ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[0]~84_combout ))) # 
// (\processador|UC|palavraControle [8] & (!\processador|FD|fetchInstruction|ROM|memROM~17_combout )))) ) + ( !VCC ))
// \processador|FD|ULA_32bits|inverte_B|Add0~42  = CARRY(( \processador|UC|UC_ULA|ULActrl [2] ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[0]~84_combout ))) # 
// (\processador|UC|palavraControle [8] & (!\processador|FD|fetchInstruction|ROM|memROM~17_combout )))) ) + ( !VCC ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[0]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~41 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~41 .lut_mask = 64'h0000C96300003333;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~37 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[1]~88_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~20_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~42  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~38  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[1]~88_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~20_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~42  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[1]~88_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~37 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~37 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout  = ( \processador|FD|BancoReg|saidaA[0]~7_combout  & ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[1]~13 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// (((!\processador|UC|UC_ULA|ULActrl [1] & \processador|UC|UC_ULA|ULActrl [0])) # (\processador|FD|BancoReg|saidaA[1]~6_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout  
// & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|FD|BancoReg|saidaA[1]~6_combout  & (\processador|UC|UC_ULA|ULActrl [1])) # (\processador|FD|BancoReg|saidaA[1]~6_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & 
// \processador|UC|UC_ULA|ULActrl [0])))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// ((!\processador|FD|BancoReg|saidaA[1]~6_combout  & ((\processador|UC|UC_ULA|ULActrl [0]) # (\processador|UC|UC_ULA|ULActrl [1]))) # (\processador|FD|BancoReg|saidaA[1]~6_combout  & (!\processador|UC|UC_ULA|ULActrl [1])))) ) ) ) # ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout  & ( (\processador|FD|BancoReg|saidaA[1]~6_combout  & (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((\processador|UC|UC_ULA|ULActrl 
// [0]) # (\processador|UC|UC_ULA|ULActrl [1])))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[1]~13 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[1]~13 .lut_mask = 64'h0015006E0026005D;
defparam \processador|FD|ULA_32bits|mSaidaULA[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~12 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~12_combout  = ( \processador|FD|memRAM|memRAM~40_q  & ( \processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|PC|DOUT 
// [1]))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~20_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( !\processador|FD|memRAM|memRAM~40_q  & ( 
// \processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|fetchInstruction|PC|DOUT [1]) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~20_combout  & (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ))) ) ) ) # ( \processador|FD|memRAM|memRAM~40_q  & ( 
// !\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|fetchInstruction|PC|DOUT [1])))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~20_combout ))) ) ) ) # ( !\processador|FD|memRAM|memRAM~40_q  & ( 
// !\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [1]))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~20_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datae(!\processador|FD|memRAM|memRAM~40_q ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \processador|FD|muxULAram|saida_MUX[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N38
dffeas \processador|FD|BancoReg|registrador~423 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~423 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1794 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1794_combout  = ( \processador|FD|BancoReg|registrador~295_q  & ( \processador|FD|BancoReg|registrador~167_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~39_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~423_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~295_q  & ( \processador|FD|BancoReg|registrador~167_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|BancoReg|registrador~39_q  & \processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~423_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~295_q  & ( !\processador|FD|BancoReg|registrador~167_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~39_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~423_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~295_q  & ( !\processador|FD|BancoReg|registrador~167_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|BancoReg|registrador~39_q  & \processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~423_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~423_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|BancoReg|registrador~39_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datae(!\processador|FD|BancoReg|registrador~295_q ),
	.dataf(!\processador|FD|BancoReg|registrador~167_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1794 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1794 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \processador|FD|BancoReg|registrador~1794 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1795 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1795_combout  = ( \processador|FD|BancoReg|registrador~71_q  & ( \processador|FD|BancoReg|registrador~455_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|BancoReg|registrador~327_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~199_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~71_q  & ( \processador|FD|BancoReg|registrador~455_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|BancoReg|registrador~327_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~199_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~71_q  & ( !\processador|FD|BancoReg|registrador~455_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|BancoReg|registrador~327_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((\processador|FD|BancoReg|registrador~199_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~71_q  & ( !\processador|FD|BancoReg|registrador~455_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|BancoReg|registrador~327_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((\processador|FD|BancoReg|registrador~199_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~199_q ),
	.datad(!\processador|FD|BancoReg|registrador~327_q ),
	.datae(!\processador|FD|BancoReg|registrador~71_q ),
	.dataf(!\processador|FD|BancoReg|registrador~455_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1795 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1795 .lut_mask = 64'hCD45EF678901AB23;
defparam \processador|FD|BancoReg|registrador~1795 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[1]~88 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[1]~88_combout  = ( !\processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1795_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~1794_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~1796_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) ) # ( !\processador|FD|BancoReg|Equal0~0_combout  & ( !\processador|FD|BancoReg|registrador~1795_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~1794_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~1796_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1796_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1794_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1795_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[1]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[1]~88 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[1]~88 .lut_mask = 64'h010D0000C1CD0000;
defparam \processador|FD|BancoReg|saidaB[1]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~33 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[2]~92_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~38  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~34  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[2]~92_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~15_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~38  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[2]~92_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~33 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~33 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~45 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[3]~80_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~18_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~34  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~46  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[3]~80_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~18_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~34  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[3]~80_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~45 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~45 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  = !\processador|FD|BancoReg|saidaA[3]~8_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.datac(gnd),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( \processador|FD|BancoReg|saidaA[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( (\processador|FD|BancoReg|saidaA[0]~7_combout  & (!\processador|FD|BancoReg|saidaA[1]~6_combout  $ 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2 .lut_mask = 64'h00000000050A050A;
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout  $ (!\processador|FD|BancoReg|saidaA[4]~10_combout ) ) + ( (!\processador|FD|BancoReg|saidaA[3]~8_combout  & 
// (\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[3]~8_combout  & ((\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout  $ (!\processador|FD|BancoReg|saidaA[4]~10_combout ) ) + ( (!\processador|FD|BancoReg|saidaA[3]~8_combout  & 
// (\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[3]~8_combout  & ((\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~10_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1 .lut_mask = 64'h0000FCC0000055AA;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout  = SUM(( (\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1299_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1299_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9 .lut_mask = 64'h0000FFFF00000050;
defparam \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout  $ (((!\processador|FD|BancoReg|registrador~1333_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout  $ (((!\processador|FD|BancoReg|registrador~1333_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1333_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~9_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1 .lut_mask = 64'h0000FF00000055A5;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout  = SUM(( (\processador|FD|BancoReg|registrador~1333_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|ULA_32bits|inverte_B|Add0~61_sumout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|registrador~1333_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5 .lut_mask = 64'h0000FFFF00000404;
defparam \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26 .lut_mask = 64'h0000C93600000000;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  $ (((!\processador|FD|BancoReg|registrador~1282_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  $ (((!\processador|FD|BancoReg|registrador~1282_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1282_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1 .lut_mask = 64'h0000CC6600000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  & \processador|FD|BancoReg|registrador~1282_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1282_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9 .lut_mask = 64'h0000FFFF00000202;
defparam \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  $ (((!\processador|FD|BancoReg|registrador~1316_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  $ (((!\processador|FD|BancoReg|registrador~1316_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1316_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1 .lut_mask = 64'h0000F05A000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & \processador|FD|BancoReg|registrador~1316_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1316_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9 .lut_mask = 64'h0000FFFF00000202;
defparam \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout  $ (((!\processador|FD|BancoReg|registrador~1367_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout  $ (((!\processador|FD|BancoReg|registrador~1367_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1367_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1 .lut_mask = 64'h0000AA6600000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout  = SUM(( GND ) + ( (\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1367_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1367_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9 .lut_mask = 64'h0000FFBB00000000;
defparam \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38 .lut_mask = 64'h0000FFFF00001EE1;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout  = CARRY(( GND ) + ( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10 .lut_mask = 64'h0000FF0000000000;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  $ (((!\processador|FD|BancoReg|registrador~1401_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  $ (((!\processador|FD|BancoReg|registrador~1401_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1401_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1 .lut_mask = 64'h0000AA6600000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout  = SUM(( (\processador|FD|BancoReg|registrador~1401_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|ULA_32bits|inverte_B|Add0~77_sumout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|registrador~1401_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5 .lut_mask = 64'h0000FFFF00000404;
defparam \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  $ (((!\processador|FD|BancoReg|registrador~1350_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  $ (((!\processador|FD|BancoReg|registrador~1350_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1350_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~5_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1 .lut_mask = 64'h0000FF0000003939;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & \processador|FD|BancoReg|registrador~1350_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1350_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9 .lut_mask = 64'h0000FFF500000000;
defparam \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46 .lut_mask = 64'h0000C93600000000;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  $ (((!\processador|FD|BancoReg|registrador~1384_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  $ (((!\processador|FD|BancoReg|registrador~1384_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1384_combout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~9_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1 .lut_mask = 64'h0000FF0000006565;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout  = SUM(( GND ) + ( (\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1384_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1384_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9 .lut_mask = 64'h0000FFAF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout  $ (((!\processador|FD|BancoReg|registrador~1435_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout  $ (((!\processador|FD|BancoReg|registrador~1435_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1435_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1 .lut_mask = 64'h0000A6A6000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout  = SUM(( GND ) + ( (\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1435_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1435_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9 .lut_mask = 64'h0000FFBB00000000;
defparam \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout  $ (((!\processador|FD|BancoReg|registrador~1469_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout  $ (((!\processador|FD|BancoReg|registrador~1469_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1 .lut_mask = 64'h0000B4B4000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout  & \processador|FD|BancoReg|registrador~1469_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5 .lut_mask = 64'h0000FFFF00000202;
defparam \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  $ (((!\processador|FD|BancoReg|registrador~1418_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  $ (((!\processador|FD|BancoReg|registrador~1418_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1418_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1 .lut_mask = 64'h0000A6A6000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[14]~17 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[14]~17_combout  = ( \processador|FD|BancoReg|registrador~1418_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1418_combout ),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[14]~17 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[14]~17 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|BancoReg|saidaA[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[14]~22 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[14]~22_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & 
// (((\processador|FD|BancoReg|saidaA[14]~17_combout ) # (\processador|UC|UC_ULA|ULActrl [0])))) # (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout )) ) ) ) # ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|BancoReg|saidaA[14]~17_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|BancoReg|saidaA[14]~17_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[14]~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[14]~22 .lut_mask = 64'h00000000111B1BBB;
defparam \processador|FD|ULA_32bits|mSaidaULA[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~21 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~21_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[14]~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|SOMA_JAL|Add0~73_sumout ) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|memRAM|memRAM~53_q 
// ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[14]~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|SOMA_JAL|Add0~73_sumout ) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~53_q  & (\processador|FD|muxULAram|saida_MUX[11]~0_combout ))) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// \processador|FD|SOMA_JAL|Add0~73_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|memRAM|memRAM~53_q ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~13_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// \processador|FD|SOMA_JAL|Add0~73_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~53_q  & (\processador|FD|muxULAram|saida_MUX[11]~0_combout ))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datab(!\processador|FD|memRAM|memRAM~53_q ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~73_sumout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \processador|FD|muxULAram|saida_MUX[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N28
dffeas \processador|FD|BancoReg|registrador~212 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~212 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1989 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1989_combout  = ( \processador|FD|BancoReg|registrador~180_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~212_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~180_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~212_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~212_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~180_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1989_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1989 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1989 .lut_mask = 64'h0088008822AA22AA;
defparam \processador|FD|BancoReg|registrador~1989 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1988 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1988_combout  = ( \processador|FD|BancoReg|registrador~340_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~308_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~340_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~308_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~340_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~308_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~340_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1988 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1988 .lut_mask = 64'h0000F0F030303030;
defparam \processador|FD|BancoReg|registrador~1988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1990 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1990_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~436_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~468_q ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~436_q ),
	.datad(!\processador|FD|BancoReg|registrador~468_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1990_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1990 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1990 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \processador|FD|BancoReg|registrador~1990 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1987 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1987_combout  = ( \processador|FD|BancoReg|registrador~84_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~52_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~84_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~52_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~84_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~52_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~84_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1987_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1987 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1987 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \processador|FD|BancoReg|registrador~1987 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[14]~44 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[14]~44_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1988_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1987_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~1990_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1989_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1989_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1988_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1990_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1987_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[14]~44 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[14]~44 .lut_mask = 64'h048C0404048C8C8C;
defparam \processador|FD|BancoReg|saidaB[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~89 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[15]~36_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~82  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~90  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[15]~36_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~82  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[15]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~89 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~89 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \processador|FD|BancoReg|registrador~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~53 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \processador|FD|BancoReg|registrador~85 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~85 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2029 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2029_combout  = ( \processador|FD|BancoReg|registrador~85_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~85_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~85_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~53_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~85_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~53_q  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~53_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~85_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2029 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2029 .lut_mask = 64'h202020200F0FAFAF;
defparam \processador|FD|BancoReg|registrador~2029 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \processador|FD|BancoReg|registrador~213 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~213 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~181feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~181feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~181feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N4
dffeas \processador|FD|BancoReg|registrador~181 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~181 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~181 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1436 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1436_combout  = ( \processador|FD|BancoReg|registrador~213_q  & ( \processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2029_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~213_q  & ( 
// \processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2029_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2029_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~213_q  & ( !\processador|FD|BancoReg|registrador~181_q  & ( 
// (\processador|FD|BancoReg|registrador~2029_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~213_q  & ( 
// !\processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2029_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2029_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~213_q ),
	.dataf(!\processador|FD|BancoReg|registrador~181_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1436 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1436 .lut_mask = 64'h0A0A0E0E4A4A4E4E;
defparam \processador|FD|BancoReg|registrador~1436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N53
dffeas \processador|FD|BancoReg|registrador~437 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~437 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N31
dffeas \processador|FD|BancoReg|registrador~341 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~341 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~341 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2033 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2033_combout  = ( \processador|FD|BancoReg|registrador~341_q  & ( \processador|FD|BancoReg|registrador~309_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~341_q  & ( 
// \processador|FD|BancoReg|registrador~309_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~341_q  & ( !\processador|FD|BancoReg|registrador~309_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~341_q  & ( 
// !\processador|FD|BancoReg|registrador~309_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~341_q ),
	.dataf(!\processador|FD|BancoReg|registrador~309_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2033 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2033 .lut_mask = 64'h003300F3C033C0F3;
defparam \processador|FD|BancoReg|registrador~2033 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \processador|FD|BancoReg|registrador~469 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~469 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~469 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1440 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1440_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~469_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~2033_combout ) # (\processador|FD|BancoReg|registrador~437_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|BancoReg|registrador~469_q  & ( 
// \processador|FD|BancoReg|registrador~2033_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~469_q  & ( (\processador|FD|BancoReg|registrador~437_q  & 
// (!\processador|FD|BancoReg|registrador~2033_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( !\processador|FD|BancoReg|registrador~469_q  & ( 
// \processador|FD|BancoReg|registrador~2033_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~437_q ),
	.datab(!\processador|FD|BancoReg|registrador~2033_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~469_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1440 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1440 .lut_mask = 64'h3333404033337070;
defparam \processador|FD|BancoReg|registrador~1440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N22
dffeas \processador|FD|BancoReg|registrador~1045 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1045 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1045 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N59
dffeas \processador|FD|BancoReg|registrador~981 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~981 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \processador|FD|BancoReg|registrador~1013 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1013 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \processador|FD|BancoReg|registrador~885 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~885 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~885 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~853feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~853feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~853feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~853feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~853feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~853feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N8
dffeas \processador|FD|BancoReg|registrador~853 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~853 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N10
dffeas \processador|FD|BancoReg|registrador~917 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~917 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N50
dffeas \processador|FD|BancoReg|registrador~821 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~821 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~821 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2041 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2041_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~821_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~853_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~885_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~917_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~885_q ),
	.datad(!\processador|FD|BancoReg|registrador~853_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~917_q ),
	.datag(!\processador|FD|BancoReg|registrador~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2041 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2041 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~2041 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \processador|FD|BancoReg|registrador~949 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~949 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~949 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1448 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1448_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2041_combout  & (((\processador|FD|BancoReg|registrador~949_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~2041_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~981_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~2041_combout  & (((\processador|FD|BancoReg|registrador~1013_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~2041_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1045_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1045_q ),
	.datab(!\processador|FD|BancoReg|registrador~981_q ),
	.datac(!\processador|FD|BancoReg|registrador~1013_q ),
	.datad(!\processador|FD|BancoReg|registrador~2041_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1448 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1448 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1448 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~789feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~789feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~789feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~789feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~789feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~789feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \processador|FD|BancoReg|registrador~789 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~789 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N2
dffeas \processador|FD|BancoReg|registrador~757 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~757 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~757 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~725feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~725feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~725feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~725feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~725feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~725feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N19
dffeas \processador|FD|BancoReg|registrador~725 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~725 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~661feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~661feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~661feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \processador|FD|BancoReg|registrador~661 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~661 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \processador|FD|BancoReg|registrador~629 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~629 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~629 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~597feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~597feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~597feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \processador|FD|BancoReg|registrador~597 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~597 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~597 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~565feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~565feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~565feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~565feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~565feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~565feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N47
dffeas \processador|FD|BancoReg|registrador~565 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~565 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~565 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2037 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2037_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~565_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~597_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~629_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~661_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~661_q ),
	.datac(!\processador|FD|BancoReg|registrador~629_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~597_q ),
	.datag(!\processador|FD|BancoReg|registrador~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2037 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2037 .lut_mask = 64'h0A551B555F551B55;
defparam \processador|FD|BancoReg|registrador~2037 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~693feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~693feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~693feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N56
dffeas \processador|FD|BancoReg|registrador~693 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~693 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1444 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1444_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2037_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2037_combout  & (\processador|FD|BancoReg|registrador~693_q )) # (\processador|FD|BancoReg|registrador~2037_combout  & 
// ((\processador|FD|BancoReg|registrador~725_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2037_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2037_combout  & ((\processador|FD|BancoReg|registrador~757_q ))) # (\processador|FD|BancoReg|registrador~2037_combout  & 
// (\processador|FD|BancoReg|registrador~789_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~789_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~757_q ),
	.datad(!\processador|FD|BancoReg|registrador~725_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2037_combout ),
	.datag(!\processador|FD|BancoReg|registrador~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1444 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1444 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1444 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1452 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1452_combout  = ( \processador|FD|BancoReg|registrador~1448_combout  & ( \processador|FD|BancoReg|registrador~1444_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1436_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1440_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1448_combout  & ( \processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|BancoReg|registrador~1436_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1440_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1448_combout  & ( !\processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1436_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|BancoReg|registrador~1440_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1448_combout  & ( !\processador|FD|BancoReg|registrador~1444_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1436_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1440_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1436_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1440_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1448_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1444_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1452 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1452 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \processador|FD|BancoReg|registrador~1452 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout  = SUM(( GND ) + ( (\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1418_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1418_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9 .lut_mask = 64'h0000FFBB00000000;
defparam \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  $ (((!\processador|FD|BancoReg|registrador~1452_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  $ (((!\processador|FD|BancoReg|registrador~1452_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~9_sumout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1 .lut_mask = 64'h0000CCCC000055A5;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & \processador|FD|BancoReg|registrador~1452_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~2  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ),
	.datad(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9 .lut_mask = 64'h0000FFFF0000000C;
defparam \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66 .lut_mask = 64'h0000E11E00000000;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  $ (((!\processador|FD|BancoReg|registrador~1503_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  $ (((!\processador|FD|BancoReg|registrador~1503_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1503_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1 .lut_mask = 64'h0000C6C6000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  & \processador|FD|BancoReg|registrador~1503_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1503_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9 .lut_mask = 64'h0000FFDD00000000;
defparam \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout  = CARRY(( GND ) + ( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10 .lut_mask = 64'h0000FF0000000000;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  $ (((!\processador|FD|BancoReg|registrador~1537_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  $ (((!\processador|FD|BancoReg|registrador~1537_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1537_combout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1 .lut_mask = 64'h00009A9A000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  & \processador|FD|BancoReg|registrador~1537_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~2  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1537_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5 .lut_mask = 64'h0000FFF300000000;
defparam \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout  $ (((!\processador|FD|BancoReg|registrador~1486_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout  $ (((!\processador|FD|BancoReg|registrador~1486_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1486_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1 .lut_mask = 64'h0000F03C000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y10_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout  = SUM(( GND ) + ( (\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1486_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1486_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9 .lut_mask = 64'h0000FFBB00000000;
defparam \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  $ (((!\processador|FD|BancoReg|registrador~1520_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  $ (((!\processador|FD|BancoReg|registrador~1520_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1520_combout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~9_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1 .lut_mask = 64'h0000FF0000006565;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  & \processador|FD|BancoReg|registrador~1520_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~2  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1520_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9 .lut_mask = 64'h0000FFF300000000;
defparam \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82 .lut_mask = 64'h0000C93600000000;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  $ (((!\processador|FD|BancoReg|registrador~1571_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  $ (((!\processador|FD|BancoReg|registrador~1571_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1571_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~9_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1 .lut_mask = 64'h0000FF0000003939;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  & \processador|FD|BancoReg|registrador~1571_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1571_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9 .lut_mask = 64'h0000FFFF00000022;
defparam \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86 .lut_mask = 64'h0000C93600000000;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  $ (((!\processador|FD|BancoReg|registrador~1605_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  $ (((!\processador|FD|BancoReg|registrador~1605_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1605_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1 .lut_mask = 64'h0000D2D2000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout  = SUM(( (\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1605_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~2  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1605_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5 .lut_mask = 64'h0000FFFF00000030;
defparam \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90 .lut_mask = 64'h0000FFFF00001EE1;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86_cout  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  $ (((!\processador|FD|BancoReg|registrador~1554_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  $ (((!\processador|FD|BancoReg|registrador~1554_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ),
	.datac(gnd),
	.datad(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1 .lut_mask = 64'h0000CC66000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  & \processador|FD|BancoReg|registrador~1554_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9 .lut_mask = 64'h0000FFF500000000;
defparam \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  $ (((!\processador|FD|BancoReg|registrador~1588_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  $ (((!\processador|FD|BancoReg|registrador~1588_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1588_combout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1 .lut_mask = 64'h00009A9A000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  & \processador|FD|BancoReg|registrador~1588_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~2  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1588_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5 .lut_mask = 64'h0000FFF300000000;
defparam \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  $ (((!\processador|FD|BancoReg|registrador~1078_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  $ (((!\processador|FD|BancoReg|registrador~1078_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1078_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1 .lut_mask = 64'h0000C6C6000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  & \processador|FD|BancoReg|registrador~1078_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1078_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9 .lut_mask = 64'h0000FFFF00000022;
defparam \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  $ (((!\processador|FD|BancoReg|registrador~1095_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  $ (((!\processador|FD|BancoReg|registrador~1095_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1095_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1 .lut_mask = 64'h0000D2D2000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout  = SUM(( (\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1095_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1095_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9 .lut_mask = 64'h0000FFFF00000050;
defparam \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106 .lut_mask = 64'h0000A95600000000;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  $ (((!\processador|FD|BancoReg|registrador~1112_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  $ (((!\processador|FD|BancoReg|registrador~1112_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~9_sumout ),
	.datad(!\processador|FD|BancoReg|registrador~1112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1 .lut_mask = 64'h0000F0F000005599;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  & ( ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  & 
// \processador|FD|BancoReg|saidaA[26]~2_combout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[26]~2_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) # ( 
// !\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  & \processador|FD|BancoReg|saidaA[26]~2_combout )) # 
// (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[26]~2_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[26]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0 .lut_mask = 64'h022A022A577F577F;
defparam \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[26]~3 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[26]~3_combout  = ( \processador|UC|Equal0~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) # ( !\processador|UC|Equal0~0_combout  & ( 
// (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & \processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[26]~3 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[26]~3 .lut_mask = 64'h00F000F050505050;
defparam \processador|FD|ULA_32bits|mSaidaULA[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \processador|FD|memRAM|memRAM~65 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[26]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~65 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~3 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~3_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|memRAM|memRAM~65_q  ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[26]~3_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// \processador|FD|SOMA_JAL|Add0~9_sumout  ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[26]~3_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~9_sumout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|memRAM|memRAM~65_q ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .lut_mask = 64'h33330F0F555500FF;
defparam \processador|FD|muxULAram|saida_MUX[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N17
dffeas \processador|FD|BancoReg|registrador~448 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~448 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1663 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1663_combout  = ( \processador|FD|BancoReg|registrador~480_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~448_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~480_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~448_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~448_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~480_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1663 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1663 .lut_mask = 64'h0022002288AA88AA;
defparam \processador|FD|BancoReg|registrador~1663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1662 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1662_combout  = ( \processador|FD|BancoReg|registrador~192_q  & ( \processador|FD|BancoReg|registrador~224_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~192_q  & ( \processador|FD|BancoReg|registrador~224_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~192_q  & ( !\processador|FD|BancoReg|registrador~224_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~192_q ),
	.dataf(!\processador|FD|BancoReg|registrador~224_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1662 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1662 .lut_mask = 64'h00005050A0A0F0F0;
defparam \processador|FD|BancoReg|registrador~1662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1661 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1661_combout  = ( \processador|FD|BancoReg|registrador~320_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~352_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~320_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~352_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~352_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~320_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1661 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1661 .lut_mask = 64'h00C000C030F030F0;
defparam \processador|FD|BancoReg|registrador~1661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1660 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1660_combout  = ( \processador|FD|BancoReg|registrador~96_q  & ( \processador|FD|BancoReg|registrador~64_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~96_q  & ( \processador|FD|BancoReg|registrador~64_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~96_q  & ( !\processador|FD|BancoReg|registrador~64_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~96_q ),
	.dataf(!\processador|FD|BancoReg|registrador~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1660 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1660 .lut_mask = 64'h0000CC0000CCCCCC;
defparam \processador|FD|BancoReg|registrador~1660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[26]~116 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[26]~116_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1661_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1660_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1663_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1662_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1663_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1662_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1661_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1660_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[26]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[26]~116 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[26]~116 .lut_mask = 64'h03004700CF004700;
defparam \processador|FD|BancoReg|saidaB[26]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~13 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[27]~112_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~10  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~14  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[27]~112_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~10  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[27]~112_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~13 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~13 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout  = SUM(( (\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1112_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9 .lut_mask = 64'h0000FFFF00000044;
defparam \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110 .lut_mask = 64'h0000FFFF00001EE1;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106 .lut_mask = 64'h0000FFFF00006996;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  $ (((!\processador|FD|BancoReg|registrador~1129_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  $ (((!\processador|FD|BancoReg|registrador~1129_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1129_combout ),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1 .lut_mask = 64'h00009A9A000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|BancoReg|registrador~1129_combout  & \processador|FD|ULA_32bits|inverte_B|Add0~13_sumout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1129_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9 .lut_mask = 64'h0000FFFF00000202;
defparam \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & 
// \processador|FD|BancoReg|saidaA[0]~7_combout )))) ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114 .lut_mask = 64'h0000C93600000000;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110_cout  = CARRY(( GND ) + ( !\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout  = SUM(( !\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  $ (((!\processador|FD|BancoReg|registrador~1146_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~2  = CARRY(( !\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  $ (((!\processador|FD|BancoReg|registrador~1146_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout  ) + ( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~9_sumout ),
	.datad(!\processador|FD|BancoReg|registrador~1146_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1 .lut_mask = 64'h0000F0F000003399;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout  = SUM(( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  & \processador|FD|BancoReg|registrador~1146_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout ),
	.datac(!\processador|FD|BancoReg|registrador~1146_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9 .lut_mask = 64'h0000FFFF00000202;
defparam \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118 .lut_mask = 64'h0000FFFF000056A9;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110_cout  = CARRY(( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110 .lut_mask = 64'h0000FFFF000017E8;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout  $ (((!\processador|FD|BancoReg|registrador~1163_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout  ))
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout  $ (((!\processador|FD|BancoReg|registrador~1163_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1163_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1 .lut_mask = 64'h0000F03C000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout  = SUM(( GND ) + ( (!\processador|FD|BancoReg|Equal1~0_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout  & \processador|FD|BancoReg|registrador~1163_combout )) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~2  ))

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1163_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9 .lut_mask = 64'h0000FFDD00000000;
defparam \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126 .lut_mask = 64'h0000FFFF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122_cout  = CARRY(( !\processador|FD|BancoReg|saidaA[1]~6_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  $ (((\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126_cout  ))

	.dataa(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122 .lut_mask = 64'h0000FFFF000036C9;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  $ (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit1|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~2_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118 .lut_mask = 64'h0000966900000000;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114_cout  = CARRY(( GND ) + ( !\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout  $ (((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout )))) ) + ( 
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit3|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114 .lut_mask = 64'h0000E81700000000;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30_cout  ))

	.dataa(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout  = CARRY(( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  ) + ( GND ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout  = SUM(( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  $ (((!\processador|FD|BancoReg|registrador~1180_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout  ))
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~2  = CARRY(( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout  ) + ( !\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  $ (((!\processador|FD|BancoReg|registrador~1180_combout ) # 
// (\processador|FD|BancoReg|Equal1~0_combout ))) ) + ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1180_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout ),
	.cout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1 .lut_mask = 64'h0000A6A6000000FF;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|BancoReg|Equal1~0_combout  & 
// \processador|FD|BancoReg|registrador~1180_combout )) # (\processador|UC|UC_ULA|ULActrl [0]))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  & ( (\processador|UC|UC_ULA|ULActrl [0] & (!\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1180_combout ))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1180_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0 .lut_mask = 64'h0040004044C444C4;
defparam \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[30]~7 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[30]~7_combout  = ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// ((!\processador|UC|Equal0~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  & ( 
// (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout  & ((\processador|UC|UC_ULA|ULActrl [1]))) # (\processador|UC|Equal0~0_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~13_combout )))) ) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout  & ( !\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~13_combout  & (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & \processador|UC|Equal0~0_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datad(!\processador|UC|Equal0~0_combout ),
	.datae(!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[30]~7 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[30]~7 .lut_mask = 64'h00503050F050F050;
defparam \processador|FD|ULA_32bits|mSaidaULA[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  = CARRY(( \processador|FD|SOMA_JAL|Add0~21_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|SOMA_JAL|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .lut_mask = 64'h0000FF5F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~25_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~25_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~25_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  = ( \processador|FD|BancoReg|registrador~1180_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ))) # 
// (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & (!\processador|FD|BancoReg|Equal1~0_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~1180_combout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ) ) )

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .lut_mask = 64'h00AA00AA44EE44EE;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout  = ( \processador|FD|SOMA_JAL|Add0~25_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  ) ) # ( !\processador|FD|SOMA_JAL|Add0~25_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & ((\processador|UC|Equal1~0_combout )))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~25_sumout  & ( 
// !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (((!\processador|UC|Equal1~0_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ))) ) ) )

	.dataa(!\processador|UC|palavraControle[12]~1_combout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~28_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datad(!\processador|UC|Equal1~0_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~25_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .lut_mask = 64'h0000EA62159DFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \processador|FD|fetchInstruction|PC|DOUT[30] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[18]~21 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[18]~21_combout  = ( \processador|FD|BancoReg|registrador~1486_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1486_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[18]~21 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[18]~21 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|BancoReg|saidaA[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~69 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~69_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~62  ))
// \processador|FD|SOMA_JAL|Add0~70  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~62  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~69_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~69 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~21_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~69_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~21_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~69_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~69_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[9]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[9]~16_combout  = (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1401_combout )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1401_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[9]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[9]~16 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \processador|FD|BancoReg|saidaA[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout  = ( \processador|FD|SOMA_JAL|Add0~69_sumout  & ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|BancoReg|saidaA[9]~16_combout )) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~69_sumout  & ( 
// \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[9]~16_combout )) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~69_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~69_sumout  & ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~69_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .lut_mask = 64'h50505F5F03F303F3;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \processador|FD|fetchInstruction|PC|DOUT[9] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~57 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~57_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~70  ))
// \processador|FD|SOMA_JAL|Add0~58  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~70  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~57_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~57 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA_JAL|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~65 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~65_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~58  ))
// \processador|FD|SOMA_JAL|Add0~66  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~58  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~65_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~65 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~77 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~77_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~66  ))
// \processador|FD|SOMA_JAL|Add0~78  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [12] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~66  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~77_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~77 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA_JAL|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~65_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  = CARRY(( \processador|FD|SOMA_JAL|Add0~65_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~77_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~77_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~77_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout  = ( \processador|FD|BancoReg|saidaA[12]~18_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # 
// (\processador|FD|SOMA_JAL|Add0~77_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[12]~18_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~77_sumout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[12]~18_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # 
// (\processador|FD|SOMA_JAL|Add0~77_sumout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[12]~18_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~77_sumout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~77_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[12]~18_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \processador|FD|fetchInstruction|PC|DOUT[12] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~85 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~85_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~78  ))
// \processador|FD|SOMA_JAL|Add0~86  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~78  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~85_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~85 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~73 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~73_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~86  ))
// \processador|FD|SOMA_JAL|Add0~74  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [14] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~73_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~73 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~81 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~81_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~74  ))
// \processador|FD|SOMA_JAL|Add0~82  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~81_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~81 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~93 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~93_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~82  ))
// \processador|FD|SOMA_JAL|Add0~94  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~93_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~93 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~101 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~101_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~94  ))
// \processador|FD|SOMA_JAL|Add0~102  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~94  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~101_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~101 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~89 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~89_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~102  ))
// \processador|FD|SOMA_JAL|Add0~90  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~89_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~89 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~101_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  = CARRY(( \processador|FD|SOMA_JAL|Add0~101_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~89_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~89_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~89_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|BancoReg|saidaA[18]~21_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # (\processador|FD|SOMA_JAL|Add0~89_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[18]~21_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// \processador|FD|SOMA_JAL|Add0~89_sumout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[18]~21_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~89_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .lut_mask = 64'h0505BB11AFAFBB11;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[18] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~97 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~97_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~90  ))
// \processador|FD|SOMA_JAL|Add0~98  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~97_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~97 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~109 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~109_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~98  ))
// \processador|FD|SOMA_JAL|Add0~110  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [20] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~98  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~109_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~109 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA_JAL|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~117 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~117_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~110  ))
// \processador|FD|SOMA_JAL|Add0~118  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [21] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~110  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~117_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~117 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~109_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~109_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~109_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~117_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~117_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~117_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|BancoReg|saidaA[21]~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|BancoReg|saidaA[21]~27_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~117_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|BancoReg|saidaA[21]~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|BancoReg|saidaA[21]~27_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|SOMA_JAL|Add0~117_sumout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~117_sumout ),
	.datac(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[21]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36 .lut_mask = 64'h0F33AA000F33AAFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[21] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~105 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~105_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~118  ))
// \processador|FD|SOMA_JAL|Add0~106  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~105_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~105 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~113 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~113_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~106  ))
// \processador|FD|SOMA_JAL|Add0~114  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~113_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~113 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~1 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~1_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~114  ))
// \processador|FD|SOMA_JAL|Add0~2  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~1_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~1 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~5 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~5_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~2  ))
// \processador|FD|SOMA_JAL|Add0~6  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~2  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~5_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~5 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~9 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~9_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~6  ))
// \processador|FD|SOMA_JAL|Add0~10  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~6  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~9_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~9 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|SOMA_JAL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~13 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~13_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~10  ))
// \processador|FD|SOMA_JAL|Add0~14  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~13_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~13 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~17 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~17_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~14  ))
// \processador|FD|SOMA_JAL|Add0~18  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~17_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~17 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~21 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~21_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~18  ))
// \processador|FD|SOMA_JAL|Add0~22  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~18  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~21_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~21 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|SOMA_JAL|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~25 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~25_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~22  ))
// \processador|FD|SOMA_JAL|Add0~26  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~25_sumout ),
	.cout(\processador|FD|SOMA_JAL|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~25 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~7 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~7_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|memRAM|memRAM~69_q  ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[30]~7_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// \processador|FD|SOMA_JAL|Add0~25_sumout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|memRAM|memRAM~69_q ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[30]~7_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~25_sumout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \processador|FD|muxULAram|saida_MUX[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N38
dffeas \processador|FD|BancoReg|registrador~324 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~324 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1737 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1737_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~356_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~324_q )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~324_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~356_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1737 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1737 .lut_mask = 64'h05F505F500000000;
defparam \processador|FD|BancoReg|registrador~1737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1738 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1738_combout  = ( \processador|FD|BancoReg|registrador~196_q  & ( \processador|FD|BancoReg|registrador~228_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~196_q  & ( \processador|FD|BancoReg|registrador~228_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~196_q  & ( !\processador|FD|BancoReg|registrador~228_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~196_q ),
	.dataf(!\processador|FD|BancoReg|registrador~228_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1738 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1738 .lut_mask = 64'h000000AAAA00AAAA;
defparam \processador|FD|BancoReg|registrador~1738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1739 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1739_combout  = ( \processador|FD|BancoReg|registrador~484_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~452_q ))) ) ) # ( !\processador|FD|BancoReg|registrador~484_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~452_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~452_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~484_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1739 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1739 .lut_mask = 64'h0022002288AA88AA;
defparam \processador|FD|BancoReg|registrador~1739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1736 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1736_combout  = ( \processador|FD|BancoReg|registrador~100_q  & ( \processador|FD|BancoReg|registrador~68_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~100_q  & ( \processador|FD|BancoReg|registrador~68_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~100_q  & ( !\processador|FD|BancoReg|registrador~68_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~100_q ),
	.dataf(!\processador|FD|BancoReg|registrador~68_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1736 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1736 .lut_mask = 64'h0000C0C03030F0F0;
defparam \processador|FD|BancoReg|registrador~1736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[30]~100 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[30]~100_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1737_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~1736_combout )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~1739_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1738_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1737_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1738_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1739_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1736_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[30]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[30]~100 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[30]~100 .lut_mask = 64'h270005002700AF00;
defparam \processador|FD|BancoReg|saidaB[30]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~25 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[30]~100_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~22  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~26  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[30]~100_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~22  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[30]~100_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~25 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~25 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  = SUM(( (\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1180_combout )) ) + ( GND ) + ( 
// \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~2  ))

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~25_sumout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1180_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5 .lut_mask = 64'h0000FFFF00000404;
defparam \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|result_slt[0] (
// Equation(s):
// \processador|FD|ULA_32bits|result_slt [0] = ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( ((!\processador|UC|UC_ULA|ULActrl [1] & \processador|UC|UC_ULA|ULActrl [0])) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ) # (\processador|UC|UC_ULA|ULActrl [0]))) ) ) ) # ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & \processador|UC|UC_ULA|ULActrl [0])) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & 
// ( (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((\processador|UC|UC_ULA|ULActrl [0]) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[31]~4_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|result_slt [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|result_slt[0] .extended_lut = "off";
defparam \processador|FD|ULA_32bits|result_slt[0] .lut_mask = 64'h15153B3B8C8C5D5D;
defparam \processador|FD|ULA_32bits|result_slt[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|BancoReg|saidaA[0]~7_combout  $ (!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] 
// & ( (!\processador|FD|BancoReg|saidaA[0]~7_combout  & (\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout )) # (\processador|FD|BancoReg|saidaA[0]~7_combout  & ((\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ) # 
// (\processador|UC|UC_ULA|ULActrl [0]))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0 .lut_mask = 64'h033F033F33CC33CC;
defparam \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[0]~11 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( 
// \processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (\processador|FD|ULA_32bits|result_slt [0] & \processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) ) # ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (\processador|FD|ULA_32bits|result_slt [0] & \processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (\processador|FD|ULA_32bits|result_slt [0] & \processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) )

	.dataa(!\processador|FD|ULA_32bits|result_slt [0]),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~11 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~11 .lut_mask = 64'h050505050505FFFF;
defparam \processador|FD|ULA_32bits|mSaidaULA[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~10 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~10_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~17_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~39_q ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~17_combout  & 
// \processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )) # (\processador|FD|memRAM|memRAM~39_q ))) ) ) ) # ( 
// \processador|FD|fetchInstruction|PC|DOUT [0] & ( !\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~17_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~39_q  & ((\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [0] & ( !\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~17_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~39_q )))) ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~39_q ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2248 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2248_combout  = ( !\processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2248 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2248 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N53
dffeas \processador|FD|BancoReg|registrador~422 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|registrador~2248_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~422 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~422 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1801 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1801_combout  = ( \processador|FD|BancoReg|registrador~294_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  $ 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~294_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  $ 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~294_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~326_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~294_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// (\processador|FD|BancoReg|registrador~326_q ))) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~326_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~294_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1801 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1801 .lut_mask = 64'h003FF03FF00FF00F;
defparam \processador|FD|BancoReg|registrador~1801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1236 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1236_combout  = ( \processador|FD|BancoReg|registrador~1801_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1801_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~454_q ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1801_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~422_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~422_q ),
	.datab(!\processador|FD|BancoReg|registrador~454_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~1801_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1236 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1236 .lut_mask = 64'h0A0AF3F30000F0F0;
defparam \processador|FD|BancoReg|registrador~1236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1797 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1797_combout  = ( \processador|FD|BancoReg|registrador~70_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~38_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~70_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~38_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~38_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1797 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1797 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1797 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1232 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1232_combout  = ( \processador|FD|BancoReg|registrador~1797_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~198_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1797_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~166_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~166_q ),
	.datad(!\processador|FD|BancoReg|registrador~198_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1797_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1232 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1232 .lut_mask = 64'h02020202CCEECCEE;
defparam \processador|FD|BancoReg|registrador~1232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N52
dffeas \processador|FD|BancoReg|registrador~582 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~582 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N47
dffeas \processador|FD|BancoReg|registrador~614 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~614 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \processador|FD|BancoReg|registrador~646 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~646 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N34
dffeas \processador|FD|BancoReg|registrador~550 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~550 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1805 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1805_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~550_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~582_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~614_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~646_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~582_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~614_q ),
	.datad(!\processador|FD|BancoReg|registrador~646_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1805 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1805 .lut_mask = 64'h1D1D0C3F33333333;
defparam \processador|FD|BancoReg|registrador~1805 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~710feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~710feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~710feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \processador|FD|BancoReg|registrador~710 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~710 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \processador|FD|BancoReg|registrador~742 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~742 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~742 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~774feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~774feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~774feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~774feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~774feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~774feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N37
dffeas \processador|FD|BancoReg|registrador~774 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~774 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N40
dffeas \processador|FD|BancoReg|registrador~678 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~678 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~678 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1240 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1240_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1805_combout  & (((\processador|FD|BancoReg|registrador~678_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|BancoReg|registrador~1805_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~710_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1805_combout  & (((\processador|FD|BancoReg|registrador~742_q  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|BancoReg|registrador~1805_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~774_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1805_combout ),
	.datab(!\processador|FD|BancoReg|registrador~710_q ),
	.datac(!\processador|FD|BancoReg|registrador~742_q ),
	.datad(!\processador|FD|BancoReg|registrador~774_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1240 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1240 .lut_mask = 64'h555555551B1B0A5F;
defparam \processador|FD|BancoReg|registrador~1240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~838feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~838feeder_combout  = \processador|FD|muxULAram|saida_MUX[0]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~838feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~838feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~838feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~838feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N22
dffeas \processador|FD|BancoReg|registrador~838 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~838 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \processador|FD|BancoReg|registrador~870 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~870 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \processador|FD|BancoReg|registrador~902 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~902 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N43
dffeas \processador|FD|BancoReg|registrador~806 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~806 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~806 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1809 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1809_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~806_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~838_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~870_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~902_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~838_q ),
	.datac(!\processador|FD|BancoReg|registrador~870_q ),
	.datad(!\processador|FD|BancoReg|registrador~902_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1809 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1809 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1809 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \processador|FD|BancoReg|registrador~998 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~998 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \processador|FD|BancoReg|registrador~966 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~966 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~966 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1030feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1030feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1030feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1030feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1030feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1030feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \processador|FD|BancoReg|registrador~1030 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1030feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1030 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1030 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~934feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~934feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~934feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~934feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \processador|FD|BancoReg|registrador~934 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~934 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~934 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1244 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1244_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1809_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~934_q ))) # (\processador|FD|BancoReg|registrador~1809_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~966_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1809_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~998_q ))) # 
// (\processador|FD|BancoReg|registrador~1809_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (((\processador|FD|BancoReg|registrador~1030_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1809_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~998_q ),
	.datad(!\processador|FD|BancoReg|registrador~966_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1030_q ),
	.datag(!\processador|FD|BancoReg|registrador~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1244 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1244 .lut_mask = 64'h4657464646575757;
defparam \processador|FD|BancoReg|registrador~1244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1248 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1248_combout  = ( \processador|FD|BancoReg|registrador~1240_combout  & ( \processador|FD|BancoReg|registrador~1244_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1232_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1236_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1240_combout  & ( \processador|FD|BancoReg|registrador~1244_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|BancoReg|registrador~1232_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|BancoReg|registrador~1236_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1240_combout  & ( !\processador|FD|BancoReg|registrador~1244_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1232_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1236_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1240_combout  & ( !\processador|FD|BancoReg|registrador~1244_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1232_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1236_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1236_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1232_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1240_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1248 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1248 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|BancoReg|registrador~1248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[0]~7 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[0]~7_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1248_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[0]~7 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[0]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|saidaA[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( (\processador|FD|BancoReg|saidaA[1]~6_combout ) # 
// (\processador|FD|BancoReg|saidaA[0]~7_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( (\processador|FD|BancoReg|saidaA[0]~7_combout  & 
// \processador|FD|BancoReg|saidaA[1]~6_combout ) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( !\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( \processador|FD|BancoReg|saidaA[1]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0 .lut_mask = 64'h00000F0F03033F3F;
defparam \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[2]~10 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  = ( \processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & 
// ((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((\processador|UC|UC_ULA|ULActrl [1]))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & (\processador|UC|UC_ULA|ULActrl [0] & !\processador|UC|UC_ULA|ULActrl [1])))) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (((\processador|UC|UC_ULA|ULActrl [0] & !\processador|UC|UC_ULA|ULActrl [1])) # (\processador|FD|BancoReg|saidaA[2]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout  & 
// ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (\processador|FD|BancoReg|saidaA[2]~5_combout  & ((\processador|UC|UC_ULA|ULActrl [1]) # (\processador|UC|UC_ULA|ULActrl [0])))) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & ((!\processador|FD|BancoReg|saidaA[2]~5_combout  & ((\processador|UC|UC_ULA|ULActrl [1]) # (\processador|UC|UC_ULA|ULActrl [0]))) # (\processador|FD|BancoReg|saidaA[2]~5_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl [1]))))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl [1]),
	.datae(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[2]~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[2]~10 .lut_mask = 64'h00000000175A17A5;
defparam \processador|FD|ULA_32bits|mSaidaULA[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~9 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~9_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|memRAM|memRAM~41_q ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|memRAM|memRAM~41_q  & \processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) 
// ) # ( \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~33_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~33_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~33_sumout ),
	.datac(!\processador|FD|memRAM|memRAM~41_q ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .lut_mask = 64'h33553355000FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2245 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2245_combout  = !\processador|FD|muxULAram|saida_MUX[2]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2245 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2245 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \processador|FD|BancoReg|registrador~2245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N50
dffeas \processador|FD|BancoReg|registrador~424 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~424 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1777 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1777_combout  = ( \processador|FD|BancoReg|registrador~456_q  & ( (!\processador|FD|BancoReg|registrador~424_q  & (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout )) ) ) # ( !\processador|FD|BancoReg|registrador~456_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|BancoReg|registrador~424_q ) # 
// (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~424_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~456_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1777 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1777 .lut_mask = 64'hE0E0E0E020202020;
defparam \processador|FD|BancoReg|registrador~1777 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1776 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1776_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~200_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~168_q )))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~200_q ),
	.datad(!\processador|FD|BancoReg|registrador~168_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1776 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1776 .lut_mask = 64'h082A082A082A082A;
defparam \processador|FD|BancoReg|registrador~1776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1775 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1775_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~328_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~296_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~296_q ),
	.datad(!\processador|FD|BancoReg|registrador~328_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1775 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1775 .lut_mask = 64'h46CE46CE46CE46CE;
defparam \processador|FD|BancoReg|registrador~1775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1774 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1774_combout  = ( \processador|FD|BancoReg|registrador~72_q  & ( \processador|FD|BancoReg|registrador~40_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~72_q  & ( \processador|FD|BancoReg|registrador~40_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~72_q  & ( !\processador|FD|BancoReg|registrador~40_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~72_q ),
	.dataf(!\processador|FD|BancoReg|registrador~40_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1774 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1774 .lut_mask = 64'h000088884444CCCC;
defparam \processador|FD|BancoReg|registrador~1774 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[2]~92 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[2]~92_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1775_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1774_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1777_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1776_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1777_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1776_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1775_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1774_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[2]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[2]~92 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[2]~92 .lut_mask = 64'h00AA22220A0A0A0A;
defparam \processador|FD|BancoReg|saidaB[2]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( \processador|FD|BancoReg|saidaA[0]~7_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & 
// (\processador|FD|BancoReg|saidaA[2]~5_combout  & ((\processador|FD|BancoReg|saidaA[1]~6_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout )))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & 
// (((\processador|FD|BancoReg|saidaA[1]~6_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout )) # (\processador|FD|BancoReg|saidaA[2]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( 
// \processador|FD|BancoReg|saidaA[0]~7_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (\processador|FD|BancoReg|saidaA[2]~5_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & 
// \processador|FD|BancoReg|saidaA[1]~6_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (((\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & \processador|FD|BancoReg|saidaA[1]~6_combout )) # 
// (\processador|FD|BancoReg|saidaA[2]~5_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( !\processador|FD|BancoReg|saidaA[0]~7_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & 
// (\processador|FD|BancoReg|saidaA[2]~5_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & \processador|FD|BancoReg|saidaA[1]~6_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & 
// (((\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & \processador|FD|BancoReg|saidaA[1]~6_combout )) # (\processador|FD|BancoReg|saidaA[2]~5_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( 
// !\processador|FD|BancoReg|saidaA[0]~7_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (\processador|FD|BancoReg|saidaA[2]~5_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & 
// \processador|FD|BancoReg|saidaA[1]~6_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout  & (((\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & \processador|FD|BancoReg|saidaA[1]~6_combout )) # 
// (\processador|FD|BancoReg|saidaA[2]~5_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.dataf(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0 .lut_mask = 64'h1117111711171777;
defparam \processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[3]~12 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (!\processador|FD|BancoReg|saidaA[3]~8_combout  $ 
// (\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// (!\processador|FD|BancoReg|saidaA[3]~8_combout  $ (!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((\processador|UC|UC_ULA|ULActrl [0]) # (\processador|FD|BancoReg|saidaA[3]~8_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (\processador|FD|BancoReg|saidaA[3]~8_combout  & \processador|UC|UC_ULA|ULActrl [0])) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[3]~12 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[3]~12 .lut_mask = 64'h0101151511444411;
defparam \processador|FD|ULA_32bits|mSaidaULA[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N43
dffeas \processador|FD|memRAM|memRAM~42 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[3]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~42 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~11 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~11_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  & ( \processador|FD|memRAM|memRAM~42_q  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~37_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~18_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  & ( 
// \processador|FD|memRAM|memRAM~42_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~37_sumout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~18_combout )))) ) ) ) # ( \processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  & ( !\processador|FD|memRAM|memRAM~42_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|SOMA_JAL|Add0~37_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~18_combout  & !\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  & ( !\processador|FD|memRAM|memRAM~42_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~37_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~18_combout ))))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~37_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .lut_mask = 64'h530053F0530F53FF;
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2250 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2250_combout  = ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2250 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2250 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \processador|FD|BancoReg|registrador~2250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N58
dffeas \processador|FD|BancoReg|registrador~329 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~329 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1818 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1818_combout  = ( \processador|FD|BancoReg|registrador~457_q  & ( \processador|FD|BancoReg|registrador~201_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (!\processador|FD|BancoReg|registrador~329_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~73_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~457_q  & ( \processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (!\processador|FD|BancoReg|registrador~329_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|FD|BancoReg|registrador~73_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~457_q  & ( !\processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|BancoReg|registrador~329_q ) # 
// ((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~73_q  & !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~457_q  & ( !\processador|FD|BancoReg|registrador~201_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (!\processador|FD|BancoReg|registrador~329_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~73_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~329_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~73_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~457_q ),
	.dataf(!\processador|FD|BancoReg|registrador~201_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1818 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1818 .lut_mask = 64'h8B008BCC8B338BFF;
defparam \processador|FD|BancoReg|registrador~1818 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1817 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1817_combout  = ( \processador|FD|BancoReg|registrador~169_q  & ( \processador|FD|BancoReg|registrador~425_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~297_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~41_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~169_q  & ( \processador|FD|BancoReg|registrador~425_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~297_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~41_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~169_q  & ( !\processador|FD|BancoReg|registrador~425_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~297_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~41_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~169_q  & ( !\processador|FD|BancoReg|registrador~425_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~297_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~41_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~41_q ),
	.datad(!\processador|FD|BancoReg|registrador~297_q ),
	.datae(!\processador|FD|BancoReg|registrador~169_q ),
	.dataf(!\processador|FD|BancoReg|registrador~425_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1817 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1817 .lut_mask = 64'h46CE57DF028A139B;
defparam \processador|FD|BancoReg|registrador~1817 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[3]~80 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[3]~80_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~1796_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~1796_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~1817_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~1818_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1796_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1818_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1817_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[3]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[3]~80 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[3]~80 .lut_mask = 64'h33000F0055005500;
defparam \processador|FD|BancoReg|saidaB[3]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~53 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~53_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[4]~72_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~24_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~46  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~54  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[4]~72_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~24_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~46  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[4]~72_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~53 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~53 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[4]~15 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[4]~15_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// (((\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ) # (\processador|UC|UC_ULA|ULActrl [1])) # (\processador|FD|BancoReg|saidaA[4]~10_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  
// & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (((\processador|FD|BancoReg|saidaA[4]~10_combout  & \processador|FD|ULA_32bits|inverte_B|Add0~53_sumout )) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & ((\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ) # 
// (\processador|FD|BancoReg|saidaA[4]~10_combout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// (\processador|FD|BancoReg|saidaA[4]~10_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & \processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~10_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[4]~15 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[4]~15 .lut_mask = 64'h0010105005151555;
defparam \processador|FD|ULA_32bits|mSaidaULA[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \processador|FD|memRAM|memRAM~43 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[4]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~43 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~14 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~14_combout  = ( \processador|FD|memRAM|memRAM~43_q  & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~45_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) ) # ( !\processador|FD|memRAM|memRAM~43_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~45_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( 
// \processador|FD|memRAM|memRAM~43_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~45_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( 
// !\processador|FD|memRAM|memRAM~43_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~45_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~45_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datae(!\processador|FD|memRAM|memRAM~43_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .lut_mask = 64'h3050305F3F503F5F;
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2251 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2251_combout  = !\processador|FD|muxULAram|saida_MUX[4]~14_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2251 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2251 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \processador|FD|BancoReg|registrador~2251 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \processador|FD|BancoReg|registrador~458 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~2251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~458 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~458 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1858 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1858_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~426_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|BancoReg|registrador~458_q  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~458_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~426_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1858 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1858 .lut_mask = 64'hC0C0C0C000F000F0;
defparam \processador|FD|BancoReg|registrador~1858 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1857 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1857_combout  = ( \processador|FD|BancoReg|registrador~170_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~202_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~170_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~202_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~202_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~170_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1857_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1857 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1857 .lut_mask = 64'h0088008822AA22AA;
defparam \processador|FD|BancoReg|registrador~1857 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1856 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1856_combout  = ( \processador|FD|BancoReg|registrador~298_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~330_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~298_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~330_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~330_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~298_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1856 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1856 .lut_mask = 64'h0088008822AA22AA;
defparam \processador|FD|BancoReg|registrador~1856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1855 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1855_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~42_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~74_q ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~42_q ),
	.datad(!\processador|FD|BancoReg|registrador~74_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1855 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1855 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \processador|FD|BancoReg|registrador~1855 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[4]~72 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[4]~72_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1856_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1855_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1858_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1857_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1858_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1857_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1856_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1855_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[4]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[4]~72 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[4]~72 .lut_mask = 64'h05002700AF002700;
defparam \processador|FD|BancoReg|saidaB[4]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~61 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~61_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[5]~64_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~26_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~54  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~62  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[5]~64_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~26_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~54  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[5]~64_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~61 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~61 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[5]~17 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[5]~17_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout )) # 
// (\processador|FD|BancoReg|saidaA[5]~12_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  
// & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|BancoReg|saidaA[5]~12_combout  & ((\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout )))) 
// ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[5]~12_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[5]~17 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[5]~17 .lut_mask = 64'h00000000035353F3;
defparam \processador|FD|ULA_32bits|mSaidaULA[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~16 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~16_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( \processador|FD|SOMA_JAL|Add0~53_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~44_q ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( \processador|FD|SOMA_JAL|Add0~53_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|memRAM|memRAM~44_q )))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( !\processador|FD|SOMA_JAL|Add0~53_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~44_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( !\processador|FD|SOMA_JAL|Add0~53_sumout  & ( 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|memRAM|memRAM~44_q )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datab(!\processador|FD|memRAM|memRAM~44_q ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.dataf(!\processador|FD|SOMA_JAL|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .lut_mask = 64'h051105BBAF11AFBB;
defparam \processador|FD|muxULAram|saida_MUX[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N59
dffeas \processador|FD|BancoReg|registrador~171 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~171 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1893 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1893_combout  = ( \processador|FD|BancoReg|registrador~427_q  & ( \processador|FD|BancoReg|registrador~43_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|FD|BancoReg|registrador~299_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # 
// (\processador|FD|BancoReg|registrador~171_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~427_q  & ( \processador|FD|BancoReg|registrador~43_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~299_q  & !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # 
// (\processador|FD|BancoReg|registrador~171_q ))) ) ) ) # ( \processador|FD|BancoReg|registrador~427_q  & ( !\processador|FD|BancoReg|registrador~43_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|FD|BancoReg|registrador~299_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~171_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~427_q  & ( !\processador|FD|BancoReg|registrador~43_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~299_q  & !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~171_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~171_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~299_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~427_q ),
	.dataf(!\processador|FD|BancoReg|registrador~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1893 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1893 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \processador|FD|BancoReg|registrador~1893 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1894 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1894_combout  = ( \processador|FD|BancoReg|registrador~459_q  & ( \processador|FD|BancoReg|registrador~203_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~331_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~75_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~459_q  & ( \processador|FD|BancoReg|registrador~203_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~331_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~75_q ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~459_q  & ( !\processador|FD|BancoReg|registrador~203_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~331_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~75_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~459_q  & ( !\processador|FD|BancoReg|registrador~203_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~331_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~75_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~75_q ),
	.datac(!\processador|FD|BancoReg|registrador~331_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~459_q ),
	.dataf(!\processador|FD|BancoReg|registrador~203_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1894 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1894 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \processador|FD|BancoReg|registrador~1894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[5]~64 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[5]~64_combout  = ( !\processador|FD|BancoReg|Equal0~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// ((\processador|FD|BancoReg|registrador~1894_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~1893_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1893_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1894_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[5]~64 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[5]~64 .lut_mask = 64'h048C048C00000000;
defparam \processador|FD|BancoReg|saidaB[5]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~49 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[6]~76_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~62  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~50  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[6]~76_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~62  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[6]~76_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~49 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~49 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[6]~14 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((\processador|FD|BancoReg|saidaA[6]~9_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  & \processador|FD|BancoReg|saidaA[6]~9_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[6]~9_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[6]~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[6]~14 .lut_mask = 64'h0003033311111111;
defparam \processador|FD|ULA_32bits|mSaidaULA[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \processador|FD|memRAM|memRAM~45 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[6]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~45 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~13 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~13_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( \processador|FD|memRAM|memRAM~45_q  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~41_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( 
// \processador|FD|memRAM|memRAM~45_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|SOMA_JAL|Add0~41_sumout  & !\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( !\processador|FD|memRAM|memRAM~45_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # (\processador|FD|SOMA_JAL|Add0~41_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( !\processador|FD|memRAM|memRAM~45_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~41_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~41_sumout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|muxULAram|saida_MUX[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N47
dffeas \processador|FD|BancoReg|registrador~460 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~460 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N35
dffeas \processador|FD|BancoReg|registrador~428 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~428 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1838 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1838_combout  = ( \processador|FD|BancoReg|registrador~428_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((\processador|FD|BancoReg|registrador~460_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~428_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~460_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(!\processador|FD|BancoReg|registrador~460_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~428_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1838 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1838 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \processador|FD|BancoReg|registrador~1838 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N50
dffeas \processador|FD|BancoReg|registrador~204 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~204 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \processador|FD|BancoReg|registrador~172 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~172 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1837 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1837_combout  = ( \processador|FD|BancoReg|registrador~204_q  & ( \processador|FD|BancoReg|registrador~172_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~204_q  & ( \processador|FD|BancoReg|registrador~172_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~204_q  & ( !\processador|FD|BancoReg|registrador~172_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~204_q ),
	.dataf(!\processador|FD|BancoReg|registrador~172_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1837_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1837 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1837 .lut_mask = 64'h0000C0C03030F0F0;
defparam \processador|FD|BancoReg|registrador~1837 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \processador|FD|BancoReg|registrador~300 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~300 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N16
dffeas \processador|FD|BancoReg|registrador~332 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~332 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1836 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1836_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~300_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~332_q ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~300_q ),
	.datad(!\processador|FD|BancoReg|registrador~332_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1836 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1836 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \processador|FD|BancoReg|registrador~1836 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N40
dffeas \processador|FD|BancoReg|registrador~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~44 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N10
dffeas \processador|FD|BancoReg|registrador~76 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~76 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1835 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1835_combout  = ( \processador|FD|BancoReg|registrador~76_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~44_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~76_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// \processador|FD|BancoReg|registrador~44_q ) ) ) ) # ( \processador|FD|BancoReg|registrador~76_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~44_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~76_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1835 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1835 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \processador|FD|BancoReg|registrador~1835 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[6]~76 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[6]~76_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1836_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1835_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1838_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1837_combout )))))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1838_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1837_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1836_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1835_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[6]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[6]~76 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[6]~76 .lut_mask = 64'h00AA22220A0A0A0A;
defparam \processador|FD|BancoReg|saidaB[6]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~57 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[7]~68_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~50  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~58  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[7]~68_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~22_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~50  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[7]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~57 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~57 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[7]~16 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[7]~16_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & 
// (((\processador|FD|BancoReg|saidaA[7]~11_combout ) # (\processador|UC|UC_ULA|ULActrl [1])) # (\processador|UC|UC_ULA|ULActrl [0]))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( \processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  
// & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (((\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|BancoReg|saidaA[7]~11_combout )) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & ((\processador|FD|BancoReg|saidaA[7]~11_combout ) # (\processador|UC|UC_ULA|ULActrl [0])))) ) ) ) # ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( !\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout  & ( (\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & 
// \processador|FD|BancoReg|saidaA[7]~11_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[7]~11_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[7]~16 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[7]~16 .lut_mask = 64'h0010103003131333;
defparam \processador|FD|ULA_32bits|mSaidaULA[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~15 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~15_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[7]~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )) # (\processador|FD|SOMA_JAL|Add0~49_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # (\processador|FD|memRAM|memRAM~46_q 
// )))) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )) # 
// (\processador|FD|SOMA_JAL|Add0~49_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|memRAM|memRAM~46_q  & \processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) ) # ( 
// \processador|FD|ULA_32bits|mSaidaULA[7]~16_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~49_sumout  & 
// ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # (\processador|FD|memRAM|memRAM~46_q )))) ) ) ) # ( 
// !\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~49_sumout  & 
// ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|memRAM|memRAM~46_q  & \processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~49_sumout ),
	.datac(!\processador|FD|memRAM|memRAM~46_q ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .lut_mask = 64'h2205770522AF77AF;
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N46
dffeas \processador|FD|BancoReg|registrador~77 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~77 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1876 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1876_combout  = ( \processador|FD|BancoReg|registrador~461_q  & ( \processador|FD|BancoReg|registrador~333_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~77_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~205_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~461_q  & ( \processador|FD|BancoReg|registrador~333_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~77_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & \processador|FD|BancoReg|registrador~205_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~461_q  & ( !\processador|FD|BancoReg|registrador~333_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~77_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~205_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~461_q  & ( !\processador|FD|BancoReg|registrador~333_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~77_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~205_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~77_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~205_q ),
	.datae(!\processador|FD|BancoReg|registrador~461_q ),
	.dataf(!\processador|FD|BancoReg|registrador~333_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1876 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1876 .lut_mask = 64'h04073437C4C7F4F7;
defparam \processador|FD|BancoReg|registrador~1876 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N49
dffeas \processador|FD|BancoReg|registrador~173DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~173DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~173DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~173DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1875 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1875_combout  = ( \processador|FD|BancoReg|registrador~429_q  & ( \processador|FD|BancoReg|registrador~301_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~45_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~173DUPLICATE_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~429_q  & ( \processador|FD|BancoReg|registrador~301_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~45_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & \processador|FD|BancoReg|registrador~173DUPLICATE_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~429_q  & ( !\processador|FD|BancoReg|registrador~301_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~45_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~173DUPLICATE_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~429_q  & ( !\processador|FD|BancoReg|registrador~301_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~45_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~173DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|BancoReg|registrador~45_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~173DUPLICATE_q ),
	.datae(!\processador|FD|BancoReg|registrador~429_q ),
	.dataf(!\processador|FD|BancoReg|registrador~301_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1875 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1875 .lut_mask = 64'h02075257A2A7F2F7;
defparam \processador|FD|BancoReg|registrador~1875 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[7]~68 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[7]~68_combout  = ( \processador|FD|BancoReg|registrador~1875_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|BancoReg|Equal0~0_combout  & 
// ((\processador|FD|BancoReg|registrador~1876_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout )))) ) ) # ( !\processador|FD|BancoReg|registrador~1875_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1876_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1876_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1875_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[7]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[7]~68 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[7]~68 .lut_mask = 64'h0080008040C040C0;
defparam \processador|FD|BancoReg|saidaB[7]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~69 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~69_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[8]~56_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~58  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~70  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[8]~56_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~58  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[8]~56_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~69 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~69 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[8]~19 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[8]~19_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout )) # 
// (\processador|FD|BancoReg|saidaA[8]~14_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  
// & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|BancoReg|saidaA[8]~14_combout  & ((\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout )))) 
// ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~14_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[8]~19 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[8]~19 .lut_mask = 64'h00000000035353F3;
defparam \processador|FD|ULA_32bits|mSaidaULA[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~18 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~18_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[8]~19_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|memRAM|memRAM~47_q ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|memRAM|memRAM~47_q  & \processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) 
// ) # ( \processador|FD|ULA_32bits|mSaidaULA[8]~19_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~61_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~61_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~47_q ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~61_sumout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N23
dffeas \processador|FD|BancoReg|registrador~430 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~430 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1934 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1934_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~462_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~430_q )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~430_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~462_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1934 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1934 .lut_mask = 64'h11DD11DD00000000;
defparam \processador|FD|BancoReg|registrador~1934 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1933 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1933_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~206_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~174_q ))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~174_q ),
	.datad(!\processador|FD|BancoReg|registrador~206_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1933_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1933 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1933 .lut_mask = 64'h028A028A028A028A;
defparam \processador|FD|BancoReg|registrador~1933 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1932 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1932_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~302_q  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~334_q ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~302_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~334_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1932 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1932 .lut_mask = 64'h00F000F030303030;
defparam \processador|FD|BancoReg|registrador~1932 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1931 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1931_combout  = ( \processador|FD|BancoReg|registrador~78_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~46_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~78_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~46_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~78_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~46_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~78_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1931 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1931 .lut_mask = 64'h0000F0F050505050;
defparam \processador|FD|BancoReg|registrador~1931 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[8]~56 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[8]~56_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~1932_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1931_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1934_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1933_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1934_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1933_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1932_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1931_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[8]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[8]~56 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[8]~56 .lut_mask = 64'h05002700AF002700;
defparam \processador|FD|BancoReg|saidaB[8]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~77 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[9]~48_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~70  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~78  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[9]~48_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~70  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[9]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~77 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~77 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[9]~21 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[9]~21_combout  = ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (((\processador|UC|UC_ULA|ULActrl 
// [0]) # (\processador|UC|UC_ULA|ULActrl [1])) # (\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ))) ) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((\processador|UC|UC_ULA|ULActrl [0]) # (\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout )))) ) ) ) # ( \processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout 
//  & ( !\processador|FD|BancoReg|saidaA[9]~16_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & (((\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & \processador|UC|UC_ULA|ULActrl [0])) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # 
// ( !\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  & ( !\processador|FD|BancoReg|saidaA[9]~16_combout  & ( (\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datae(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.dataf(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[9]~21 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[9]~21 .lut_mask = 64'h00040037004C007F;
defparam \processador|FD|ULA_32bits|mSaidaULA[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N4
dffeas \processador|FD|memRAM|memRAM~48 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~48 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~20 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~20_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|memRAM|memRAM~48_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|memRAM|memRAM~48_q ) 
// ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~69_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~69_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~69_sumout ),
	.datad(!\processador|FD|memRAM|memRAM~48_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \processador|FD|muxULAram|saida_MUX[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \processador|FD|BancoReg|registrador~207 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~207 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1970 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1970_combout  = ( \processador|FD|BancoReg|registrador~463_q  & ( \processador|FD|BancoReg|registrador~79_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~335_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~207_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~463_q  & ( \processador|FD|BancoReg|registrador~79_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~335_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~207_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~463_q  & ( !\processador|FD|BancoReg|registrador~79_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|BancoReg|registrador~335_q  & !\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~207_q ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~463_q  & ( !\processador|FD|BancoReg|registrador~79_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|BancoReg|registrador~335_q  & !\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~207_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|BancoReg|registrador~207_q ),
	.datac(!\processador|FD|BancoReg|registrador~335_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datae(!\processador|FD|BancoReg|registrador~463_q ),
	.dataf(!\processador|FD|BancoReg|registrador~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1970 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1970 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \processador|FD|BancoReg|registrador~1970 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N37
dffeas \processador|FD|BancoReg|registrador~175DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~175DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~175DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~175DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1969 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1969_combout  = ( \processador|FD|BancoReg|registrador~431_q  & ( \processador|FD|BancoReg|registrador~303_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~47_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~175DUPLICATE_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~431_q  & ( \processador|FD|BancoReg|registrador~303_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~47_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|BancoReg|registrador~175DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~431_q  & ( !\processador|FD|BancoReg|registrador~303_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~47_q  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~175DUPLICATE_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~431_q  & ( !\processador|FD|BancoReg|registrador~303_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~47_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~175DUPLICATE_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~47_q ),
	.datab(!\processador|FD|BancoReg|registrador~175DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datae(!\processador|FD|BancoReg|registrador~431_q ),
	.dataf(!\processador|FD|BancoReg|registrador~303_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1969_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1969 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1969 .lut_mask = 64'h00530F53F053FF53;
defparam \processador|FD|BancoReg|registrador~1969 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[9]~48 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[9]~48_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (\processador|FD|BancoReg|registrador~1970_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~1969_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1970_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1969_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[9]~48 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[9]~48 .lut_mask = 64'h2700270000000000;
defparam \processador|FD|BancoReg|saidaB[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[10]~18 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [1]) # 
// (\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl 
// [1] & (\processador|FD|BancoReg|saidaA[10]~13_combout )) # (\processador|UC|UC_ULA|ULActrl [1] & ((\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|BancoReg|saidaA[10]~13_combout )) # (\processador|UC|UC_ULA|ULActrl [1] & 
// ((\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout  & 
// (\processador|UC|UC_ULA|ULActrl [1] & \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[10]~13_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[10]~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[10]~18 .lut_mask = 64'h00030053005300F3;
defparam \processador|FD|ULA_32bits|mSaidaULA[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N55
dffeas \processador|FD|memRAM|memRAM~49 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[10]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~49 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~17 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~17_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  & ( \processador|FD|memRAM|memRAM~49_q  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~57_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  & ( 
// \processador|FD|memRAM|memRAM~49_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~57_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) ) # ( \processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  & ( 
// !\processador|FD|memRAM|memRAM~49_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~57_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  & ( 
// !\processador|FD|memRAM|memRAM~49_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~57_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~57_sumout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .lut_mask = 64'h220A770A225F775F;
defparam \processador|FD|muxULAram|saida_MUX[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \processador|FD|BancoReg|registrador~1040 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1040 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1040 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \processador|FD|BancoReg|registrador~1008 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1008 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1008 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~912feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~912feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~912feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~912feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~912feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~912feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N13
dffeas \processador|FD|BancoReg|registrador~912 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~912 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \processador|FD|BancoReg|registrador~880 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~880 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~880 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~848feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~848feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~848feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~848feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~848feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~848feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \processador|FD|BancoReg|registrador~848 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~848 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \processador|FD|BancoReg|registrador~816 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~816 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~816 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1927 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1927_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~816_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~848_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~880_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~912_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~912_q ),
	.datac(!\processador|FD|BancoReg|registrador~880_q ),
	.datad(!\processador|FD|BancoReg|registrador~848_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1927 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1927 .lut_mask = 64'h0A5F1B1B55555555;
defparam \processador|FD|BancoReg|registrador~1927 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \processador|FD|BancoReg|registrador~976 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~976 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \processador|FD|BancoReg|registrador~944 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~944 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~944 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1346 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1346_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1927_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1927_combout  & (\processador|FD|BancoReg|registrador~944_q )) # (\processador|FD|BancoReg|registrador~1927_combout  & 
// ((\processador|FD|BancoReg|registrador~976_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1927_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1927_combout  & (((\processador|FD|BancoReg|registrador~1008_q )))) # (\processador|FD|BancoReg|registrador~1927_combout  & 
// (\processador|FD|BancoReg|registrador~1040_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1040_q ),
	.datac(!\processador|FD|BancoReg|registrador~1008_q ),
	.datad(!\processador|FD|BancoReg|registrador~1927_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~976_q ),
	.datag(!\processador|FD|BancoReg|registrador~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1346 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1346 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \processador|FD|BancoReg|registrador~1346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \processador|FD|BancoReg|registrador~592 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~592 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \processador|FD|BancoReg|registrador~624 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~624 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \processador|FD|BancoReg|registrador~656 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~656 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \processador|FD|BancoReg|registrador~560 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~560 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1923 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1923_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~560_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~592_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~624_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~656_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~592_q ),
	.datac(!\processador|FD|BancoReg|registrador~624_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~656_q ),
	.datag(!\processador|FD|BancoReg|registrador~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1923 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1923 .lut_mask = 64'h1B550A551B555F55;
defparam \processador|FD|BancoReg|registrador~1923 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N5
dffeas \processador|FD|BancoReg|registrador~752 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~752 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~752 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~720feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~720feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~720feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~720feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N16
dffeas \processador|FD|BancoReg|registrador~720 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~720 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~720 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~784feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~784feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~784feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~784feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~784feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~784feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \processador|FD|BancoReg|registrador~784 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~784 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \processador|FD|BancoReg|registrador~688 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~688 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~688 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1342 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1342_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1923_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1923_combout  & (\processador|FD|BancoReg|registrador~688_q )) # (\processador|FD|BancoReg|registrador~1923_combout  & 
// (((\processador|FD|BancoReg|registrador~720_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1923_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1923_combout  & (\processador|FD|BancoReg|registrador~752_q )) # (\processador|FD|BancoReg|registrador~1923_combout  & 
// (((\processador|FD|BancoReg|registrador~784_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1923_combout ),
	.datac(!\processador|FD|BancoReg|registrador~752_q ),
	.datad(!\processador|FD|BancoReg|registrador~720_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~784_q ),
	.datag(!\processador|FD|BancoReg|registrador~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1342 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1342 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1919 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1919_combout  = ( \processador|FD|BancoReg|registrador~336_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~304_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~336_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~304_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~304_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~336_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1919 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1919 .lut_mask = 64'h1191119131B131B1;
defparam \processador|FD|BancoReg|registrador~1919 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1338 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1338_combout  = ( \processador|FD|BancoReg|registrador~432_q  & ( \processador|FD|BancoReg|registrador~464_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~1919_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~432_q  & ( 
// \processador|FD|BancoReg|registrador~464_q  & ( (\processador|FD|BancoReg|registrador~1919_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~432_q  & ( !\processador|FD|BancoReg|registrador~464_q  & ( (!\processador|FD|BancoReg|registrador~1919_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1919_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~432_q  & ( 
// !\processador|FD|BancoReg|registrador~464_q  & ( (\processador|FD|BancoReg|registrador~1919_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1919_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~432_q ),
	.dataf(!\processador|FD|BancoReg|registrador~464_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1338 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1338 .lut_mask = 64'h5050585854545C5C;
defparam \processador|FD|BancoReg|registrador~1338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1915 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1915_combout  = ( \processador|FD|BancoReg|registrador~48_q  & ( \processador|FD|BancoReg|registrador~80_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~48_q  & ( 
// \processador|FD|BancoReg|registrador~80_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~48_q  & ( !\processador|FD|BancoReg|registrador~80_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~48_q  & ( 
// !\processador|FD|BancoReg|registrador~80_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~48_q ),
	.dataf(!\processador|FD|BancoReg|registrador~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1915 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1915 .lut_mask = 64'h050585854545C5C5;
defparam \processador|FD|BancoReg|registrador~1915 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1334 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1334_combout  = ( \processador|FD|BancoReg|registrador~176_q  & ( \processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~1915_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~176_q  & ( 
// \processador|FD|BancoReg|registrador~208_q  & ( (\processador|FD|BancoReg|registrador~1915_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~176_q  & ( !\processador|FD|BancoReg|registrador~208_q  & ( (!\processador|FD|BancoReg|registrador~1915_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1915_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~176_q  & ( 
// !\processador|FD|BancoReg|registrador~208_q  & ( (\processador|FD|BancoReg|registrador~1915_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1915_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~176_q ),
	.dataf(!\processador|FD|BancoReg|registrador~208_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1334 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1334 .lut_mask = 64'h3030383832323A3A;
defparam \processador|FD|BancoReg|registrador~1334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1350 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1350_combout  = ( \processador|FD|BancoReg|registrador~1334_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1342_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1346_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~1334_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1342_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1346_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~1334_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1338_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~1334_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1338_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1346_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1342_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1338_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1334_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1350 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1350 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \processador|FD|BancoReg|registrador~1350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[10]~13 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[10]~13_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1350_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[10]~13 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[10]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|BancoReg|saidaA[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~57_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~57_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout  = ( \processador|FD|SOMA_JAL|Add0~57_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[10]~13_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~57_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|BancoReg|saidaA[10]~13_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( 
// \processador|FD|SOMA_JAL|Add0~57_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|BancoReg|saidaA[10]~13_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~57_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[10]~13_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[10]~13_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~57_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .lut_mask = 64'h00473347CC47FF47;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[10] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout  = ( \processador|FD|SOMA_JAL|Add0~65_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[11]~15_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~65_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|BancoReg|saidaA[11]~15_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( 
// \processador|FD|SOMA_JAL|Add0~65_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|BancoReg|saidaA[11]~15_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~65_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[11]~15_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[11]~15_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~65_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .lut_mask = 64'h00473347CC47FF47;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[11] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[11]~20 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[11]~20_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( \processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  & ( ((!\processador|UC|UC_ULA|ULActrl [0] & 
// (\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  & \processador|FD|BancoReg|saidaA[11]~15_combout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[11]~15_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout 
// )))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) ) # ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ( !\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0] & 
// (\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  & \processador|FD|BancoReg|saidaA[11]~15_combout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[11]~15_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout 
// ))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[11]~15_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[11]~20 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[11]~20 .lut_mask = 64'h0000044C0000377F;
defparam \processador|FD|ULA_32bits|mSaidaULA[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~19 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~19_combout  = ( \processador|FD|SOMA_JAL|Add0~65_sumout  & ( \processador|FD|ULA_32bits|mSaidaULA[11]~20_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~50_q ))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~65_sumout  & ( \processador|FD|ULA_32bits|mSaidaULA[11]~20_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|memRAM|memRAM~50_q )))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~65_sumout  & ( !\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~50_q )))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~65_sumout  & ( !\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|memRAM|memRAM~50_q )))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datab(!\processador|FD|memRAM|memRAM~50_q ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~65_sumout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~305feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~305feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~305feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~305feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~305feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \processador|FD|BancoReg|registrador~305 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~305 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1951 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1951_combout  = ( \processador|FD|BancoReg|registrador~433_q  & ( \processador|FD|BancoReg|registrador~49_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~305_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~177_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~433_q  & ( \processador|FD|BancoReg|registrador~49_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~305_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~177_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~433_q  & ( !\processador|FD|BancoReg|registrador~49_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~305_q  & (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~177_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~433_q  & ( !\processador|FD|BancoReg|registrador~49_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~305_q  & (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~177_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~305_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~177_q ),
	.datae(!\processador|FD|BancoReg|registrador~433_q ),
	.dataf(!\processador|FD|BancoReg|registrador~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1951_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1951 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1951 .lut_mask = 64'h404370734C4F7C7F;
defparam \processador|FD|BancoReg|registrador~1951 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1952 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1952_combout  = ( \processador|FD|BancoReg|registrador~465_q  & ( \processador|FD|BancoReg|registrador~209_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~337_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~81_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~465_q  & ( 
// \processador|FD|BancoReg|registrador~209_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~337_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~81_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~465_q  & ( !\processador|FD|BancoReg|registrador~209_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~337_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~81_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~465_q  & ( !\processador|FD|BancoReg|registrador~209_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~337_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~81_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~337_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~81_q ),
	.datae(!\processador|FD|BancoReg|registrador~465_q ),
	.dataf(!\processador|FD|BancoReg|registrador~209_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1952 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1952 .lut_mask = 64'h404C707C434F737F;
defparam \processador|FD|BancoReg|registrador~1952 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[11]~52 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[11]~52_combout  = ( \processador|FD|BancoReg|registrador~1951_combout  & ( \processador|FD|BancoReg|registrador~1952_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~1951_combout  & ( \processador|FD|BancoReg|registrador~1952_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~1951_combout  & ( !\processador|FD|BancoReg|registrador~1952_combout  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1951_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1952_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[11]~52 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[11]~52 .lut_mask = 64'h00005000A000F000;
defparam \processador|FD|BancoReg|saidaB[11]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~85 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~85_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[12]~40_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~74  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~86  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[12]~40_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~74  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[12]~40_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~85 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~85 .lut_mask = 64'h0000C96300000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[12]~23 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[12]~23_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & 
// ( \processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|BancoReg|saidaA[12]~18_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~85_sumout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ) # (\processador|FD|BancoReg|saidaA[12]~18_combout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & 
// ( !\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|BancoReg|saidaA[12]~18_combout  & 
// \processador|FD|ULA_32bits|inverte_B|Add0~85_sumout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ) # (\processador|FD|BancoReg|saidaA[12]~18_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|BancoReg|saidaA[12]~18_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[12]~23 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[12]~23 .lut_mask = 64'h0115000001155555;
defparam \processador|FD|ULA_32bits|mSaidaULA[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \processador|FD|memRAM|memRAM~51 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~51 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~22 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~22_combout  = ( \processador|FD|SOMA_JAL|Add0~77_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|memRAM|memRAM~51_q )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~77_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|memRAM|memRAM~51_q ))))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~77_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout )) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|memRAM|memRAM~51_q ))))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~77_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|memRAM|memRAM~51_q ))))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|memRAM|memRAM~51_q ),
	.datae(!\processador|FD|SOMA_JAL|Add0~77_sumout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N47
dffeas \processador|FD|BancoReg|registrador~434 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~434 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2010 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2010_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~434_q  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~466_q ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~434_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|registrador~466_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2010 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2010 .lut_mask = 64'h00F000F030303030;
defparam \processador|FD|BancoReg|registrador~2010 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2009 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2009_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~210_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~178_q ))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~178_q ),
	.datad(!\processador|FD|BancoReg|registrador~210_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2009 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2009 .lut_mask = 64'h028A028A028A028A;
defparam \processador|FD|BancoReg|registrador~2009 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2008 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2008_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~306_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|BancoReg|registrador~338_q ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~306_q ),
	.datad(!\processador|FD|BancoReg|registrador~338_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2008 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2008 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \processador|FD|BancoReg|registrador~2008 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2007 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2007_combout  = ( \processador|FD|BancoReg|registrador~82_q  & ( \processador|FD|BancoReg|registrador~50_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~82_q  & ( \processador|FD|BancoReg|registrador~50_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~82_q  & ( !\processador|FD|BancoReg|registrador~50_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datae(!\processador|FD|BancoReg|registrador~82_q ),
	.dataf(!\processador|FD|BancoReg|registrador~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2007_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2007 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2007 .lut_mask = 64'h0000AA005500FF00;
defparam \processador|FD|BancoReg|registrador~2007 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[12]~40 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[12]~40_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~2008_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~2007_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~2010_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~2009_combout )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2010_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2009_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2008_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2007_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[12]~40 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[12]~40 .lut_mask = 64'h05AF272700000000;
defparam \processador|FD|BancoReg|saidaB[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[13]~25 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[13]~25_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|BancoReg|saidaA[13]~20_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [1]) # 
// (\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|BancoReg|saidaA[13]~20_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] 
// & (\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout )) # (\processador|UC|UC_ULA|ULActrl [1] & ((\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ))))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|BancoReg|saidaA[13]~20_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout )) # (\processador|UC|UC_ULA|ULActrl [1] & 
// ((\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|BancoReg|saidaA[13]~20_combout  & ( (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout 
//  & \processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|BancoReg|saidaA[13]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[13]~25 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[13]~25 .lut_mask = 64'h0005020702070A0F;
defparam \processador|FD|ULA_32bits|mSaidaULA[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N10
dffeas \processador|FD|memRAM|memRAM~52 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[13]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~52 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~24 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~24_combout  = ( \processador|FD|memRAM|memRAM~52_q  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|memRAM|memRAM~52_q  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( \processador|FD|memRAM|memRAM~52_q  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~85_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout )) ) ) ) # ( !\processador|FD|memRAM|memRAM~52_q  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~85_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~85_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datae(!\processador|FD|memRAM|memRAM~52_q ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .lut_mask = 64'h0F550F55330033FF;
defparam \processador|FD|muxULAram|saida_MUX[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \processador|FD|BancoReg|registrador~723 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~723 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N38
dffeas \processador|FD|BancoReg|registrador~755 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~755 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N34
dffeas \processador|FD|BancoReg|registrador~787 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~787 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \processador|FD|BancoReg|registrador~595 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~595 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \processador|FD|BancoReg|registrador~627 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~627 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N46
dffeas \processador|FD|BancoReg|registrador~659 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~659 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \processador|FD|BancoReg|registrador~563 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~563 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2055 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2055_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~563_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~595_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~627_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~659_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~595_q ),
	.datac(!\processador|FD|BancoReg|registrador~627_q ),
	.datad(!\processador|FD|BancoReg|registrador~659_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2055 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2055 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~2055 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N40
dffeas \processador|FD|BancoReg|registrador~691 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~691 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~691 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1461 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1461_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2055_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2055_combout  & ((\processador|FD|BancoReg|registrador~691_q ))) # (\processador|FD|BancoReg|registrador~2055_combout  & 
// (\processador|FD|BancoReg|registrador~723_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2055_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2055_combout  & (\processador|FD|BancoReg|registrador~755_q )) # (\processador|FD|BancoReg|registrador~2055_combout  & 
// ((\processador|FD|BancoReg|registrador~787_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~723_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~755_q ),
	.datad(!\processador|FD|BancoReg|registrador~787_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2055_combout ),
	.datag(!\processador|FD|BancoReg|registrador~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1461 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1461 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1461 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2047 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2047_combout  = ( \processador|FD|BancoReg|registrador~83_q  & ( \processador|FD|BancoReg|registrador~51_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~83_q  & ( 
// \processador|FD|BancoReg|registrador~51_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~83_q  & ( !\processador|FD|BancoReg|registrador~51_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~83_q  & ( 
// !\processador|FD|BancoReg|registrador~51_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~83_q ),
	.dataf(!\processador|FD|BancoReg|registrador~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2047 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2047 .lut_mask = 64'h111151519191D1D1;
defparam \processador|FD|BancoReg|registrador~2047 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1453 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1453_combout  = ( \processador|FD|BancoReg|registrador~211_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~2047_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~211_q  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~2047_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~211_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~179_q )) # (\processador|FD|BancoReg|registrador~2047_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~211_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2047_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~179_q  & 
// !\processador|FD|BancoReg|registrador~2047_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~179_q ),
	.datad(!\processador|FD|BancoReg|registrador~2047_combout ),
	.datae(!\processador|FD|BancoReg|registrador~211_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1453 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1453 .lut_mask = 64'h03CC03FF00CC00CC;
defparam \processador|FD|BancoReg|registrador~1453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \processador|FD|BancoReg|registrador~851 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~851 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~851 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~915feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~915feeder_combout  = \processador|FD|muxULAram|saida_MUX[13]~24_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~915feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~915feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~915feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~915feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \processador|FD|BancoReg|registrador~915 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~915 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N28
dffeas \processador|FD|BancoReg|registrador~883 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~883 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \processador|FD|BancoReg|registrador~819 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~819 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~819 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2059 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2059_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~819_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~851_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~883_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~915_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~851_q ),
	.datab(!\processador|FD|BancoReg|registrador~915_q ),
	.datac(!\processador|FD|BancoReg|registrador~883_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2059 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2059 .lut_mask = 64'h0F000F0055FF33FF;
defparam \processador|FD|BancoReg|registrador~2059 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N7
dffeas \processador|FD|BancoReg|registrador~1011 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1011 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~979feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~979feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~979feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~979feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~979feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~979feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \processador|FD|BancoReg|registrador~979 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~979 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~979 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1043feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1043feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1043feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1043feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1043feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1043feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \processador|FD|BancoReg|registrador~1043 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1043feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1043 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1043 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~947feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~947feeder_combout  = \processador|FD|muxULAram|saida_MUX[13]~24_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~947feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~947feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~947feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~947feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N23
dffeas \processador|FD|BancoReg|registrador~947 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~947 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~947 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1465 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1465_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2059_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2059_combout  & (\processador|FD|BancoReg|registrador~947_q )) # (\processador|FD|BancoReg|registrador~2059_combout  & 
// (((\processador|FD|BancoReg|registrador~979_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2059_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2059_combout  & (\processador|FD|BancoReg|registrador~1011_q )) # (\processador|FD|BancoReg|registrador~2059_combout  & 
// (((\processador|FD|BancoReg|registrador~1043_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2059_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1011_q ),
	.datad(!\processador|FD|BancoReg|registrador~979_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1043_q ),
	.datag(!\processador|FD|BancoReg|registrador~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1465 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1465 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1465 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2051 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2051_combout  = ( \processador|FD|BancoReg|registrador~339_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~339_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( \processador|FD|BancoReg|registrador~339_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~307_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~339_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~307_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~307_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~339_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2051 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2051 .lut_mask = 64'h0C000CCC00FF00FF;
defparam \processador|FD|BancoReg|registrador~2051 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1457 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1457_combout  = ( \processador|FD|BancoReg|registrador~467_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2051_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~2051_combout ) # (\processador|FD|BancoReg|registrador~435_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~467_q  & ( (!\processador|FD|BancoReg|registrador~2051_combout  & (\processador|FD|BancoReg|registrador~435_q  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~2051_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~435_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2051_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~467_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1457 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1457 .lut_mask = 64'h0F400F4C0F400F4C;
defparam \processador|FD|BancoReg|registrador~1457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1469 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1469_combout  = ( \processador|FD|BancoReg|registrador~1465_combout  & ( \processador|FD|BancoReg|registrador~1457_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1461_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1465_combout  & ( \processador|FD|BancoReg|registrador~1457_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|BancoReg|registrador~1453_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1461_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1465_combout  & ( !\processador|FD|BancoReg|registrador~1457_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|FD|BancoReg|registrador~1453_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~8_combout )) # (\processador|FD|BancoReg|registrador~1461_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1465_combout  & ( !\processador|FD|BancoReg|registrador~1457_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1453_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1461_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1461_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1453_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1465_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1457_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1469 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1469 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \processador|FD|BancoReg|registrador~1469 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N9
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[13]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[13]~20_combout  = (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1469_combout )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1469_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[13]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[13]~20 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \processador|FD|BancoReg|saidaA[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~85_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~85_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~85_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout  = ( \processador|FD|SOMA_JAL|Add0~85_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[13]~20_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~85_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|BancoReg|saidaA[13]~20_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( 
// \processador|FD|SOMA_JAL|Add0~85_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|BancoReg|saidaA[13]~20_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~85_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[13]~20_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[13]~20_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~85_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .lut_mask = 64'h00530F53F053FF53;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N58
dffeas \processador|FD|fetchInstruction|PC|DOUT[13] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~73_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~73_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~73_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( \processador|FD|BancoReg|saidaA[14]~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// (\processador|FD|SOMA_JAL|Add0~73_sumout )))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( \processador|FD|BancoReg|saidaA[14]~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// (\processador|FD|SOMA_JAL|Add0~73_sumout )))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( !\processador|FD|BancoReg|saidaA[14]~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|SOMA_JAL|Add0~73_sumout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout  & ( !\processador|FD|BancoReg|saidaA[14]~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|SOMA_JAL|Add0~73_sumout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~73_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout ),
	.dataf(!\processador|FD|BancoReg|saidaA[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .lut_mask = 64'h0344CF440377CF77;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[14] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~81_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~81_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~81_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[15]~19 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[15]~19_combout  = ( \processador|FD|BancoReg|registrador~1452_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1452_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[15]~19 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[15]~19 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processador|FD|BancoReg|saidaA[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~81_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|BancoReg|saidaA[15]~19_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~81_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|BancoReg|saidaA[15]~19_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~19_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~81_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .lut_mask = 64'h55000F3355FF0F33;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[15] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[15]~24 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[15]~24_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  & 
// \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout  & ((\processador|UC|UC_ULA|ULActrl [0]) # 
// (\processador|FD|BancoReg|saidaA[15]~19_combout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  & 
// \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (\processador|FD|BancoReg|saidaA[15]~19_combout  & (\processador|UC|UC_ULA|ULActrl [0] & 
// \processador|FD|ULA_32bits|mSaidaULA[0]~9_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[15]~19_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[0]~9_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[15]~24 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[15]~24 .lut_mask = 64'h0011000F0077000F;
defparam \processador|FD|ULA_32bits|mSaidaULA[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \processador|FD|memRAM|memRAM~54 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[15]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~54 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~23 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~23_combout  = ( \processador|FD|memRAM|memRAM~54_q  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) ) # ( !\processador|FD|memRAM|memRAM~54_q  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// \processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ) ) ) ) # ( \processador|FD|memRAM|memRAM~54_q  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|SOMA_JAL|Add0~81_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) ) # ( !\processador|FD|memRAM|memRAM~54_q  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~81_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~81_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ),
	.datae(!\processador|FD|memRAM|memRAM~54_q ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .lut_mask = 64'h5353535300F00FFF;
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N16
dffeas \processador|FD|BancoReg|registrador~309 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~309 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2027 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2027_combout  = ( \processador|FD|BancoReg|registrador~437_q  & ( \processador|FD|BancoReg|registrador~181_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~309_q 
// )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~53_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~437_q  & ( 
// \processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~309_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # (\processador|FD|BancoReg|registrador~53_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~437_q  & ( 
// !\processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~309_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~53_q  & !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~437_q  & ( 
// !\processador|FD|BancoReg|registrador~181_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~309_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~53_q ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|registrador~309_q ),
	.datac(!\processador|FD|BancoReg|registrador~53_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~437_q ),
	.dataf(!\processador|FD|BancoReg|registrador~181_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2027 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2027 .lut_mask = 64'h270027AA275527FF;
defparam \processador|FD|BancoReg|registrador~2027 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2028 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2028_combout  = ( \processador|FD|BancoReg|registrador~469_q  & ( \processador|FD|BancoReg|registrador~213_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~341_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~85_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~469_q  & ( \processador|FD|BancoReg|registrador~213_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~341_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~85_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~469_q  & ( !\processador|FD|BancoReg|registrador~213_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~341_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~85_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~469_q  & ( !\processador|FD|BancoReg|registrador~213_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~341_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~85_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datab(!\processador|FD|BancoReg|registrador~85_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~341_q ),
	.datae(!\processador|FD|BancoReg|registrador~469_q ),
	.dataf(!\processador|FD|BancoReg|registrador~213_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2028 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2028 .lut_mask = 64'h02A252F207A757F7;
defparam \processador|FD|BancoReg|registrador~2028 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[15]~36 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[15]~36_combout  = ( \processador|FD|BancoReg|registrador~2028_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (!\processador|FD|BancoReg|Equal0~0_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~2027_combout )))) ) ) # ( !\processador|FD|BancoReg|registrador~2028_combout  & ( (\processador|FD|BancoReg|registrador~2027_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|BancoReg|Equal0~0_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2027_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2028_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[15]~36 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[15]~36 .lut_mask = 64'h10001000D000D000;
defparam \processador|FD|BancoReg|saidaB[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[16]~22_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[16]~22_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// (\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[16]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0 .lut_mask = 64'h025702572A7F2A7F;
defparam \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[16]~27 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[16]~27_combout  = ( \processador|UC|Equal0~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~17_combout ) ) ) # ( !\processador|UC|Equal0~0_combout  & ( 
// (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & \processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[16]~27 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[16]~27 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \processador|FD|ULA_32bits|mSaidaULA[16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~26 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~26_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[16]~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # (\processador|FD|SOMA_JAL|Add0~93_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|memRAM|memRAM~55_q 
// ))) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|SOMA_JAL|Add0~93_sumout  & 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|memRAM|memRAM~55_q ))) ) ) ) # ( 
// \processador|FD|ULA_32bits|mSaidaULA[16]~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|SOMA_JAL|Add0~93_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~55_q  & ((\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|SOMA_JAL|Add0~93_sumout  & 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~55_q  & ((\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~55_q ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~93_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \processador|FD|muxULAram|saida_MUX[16]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N55
dffeas \processador|FD|BancoReg|registrador~214 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~214 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2087 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2087_combout  = ( \processador|FD|BancoReg|registrador~54_q  & ( \processador|FD|BancoReg|registrador~86_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~54_q  & ( 
// \processador|FD|BancoReg|registrador~86_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~54_q  & ( !\processador|FD|BancoReg|registrador~86_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~54_q  & ( 
// !\processador|FD|BancoReg|registrador~86_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~54_q ),
	.dataf(!\processador|FD|BancoReg|registrador~86_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2087 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2087 .lut_mask = 64'h0055A05500F5A0F5;
defparam \processador|FD|BancoReg|registrador~2087 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1487 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1487_combout  = ( \processador|FD|BancoReg|registrador~182_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2087_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~2087_combout ) # (\processador|FD|BancoReg|registrador~214_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~182_q  & ( (\processador|FD|BancoReg|registrador~2087_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~214_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~214_q ),
	.datac(!\processador|FD|BancoReg|registrador~2087_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|BancoReg|registrador~182_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1487 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1487 .lut_mask = 64'h0F020FA20F020FA2;
defparam \processador|FD|BancoReg|registrador~1487 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \processador|FD|BancoReg|registrador~918 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~918 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \processador|FD|BancoReg|registrador~886 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~886 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N22
dffeas \processador|FD|BancoReg|registrador~854 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~854 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N49
dffeas \processador|FD|BancoReg|registrador~822 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~822 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2099 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2099_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~822_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~854_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~886_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~918_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~918_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~886_q ),
	.datad(!\processador|FD|BancoReg|registrador~854_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2099 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2099 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \processador|FD|BancoReg|registrador~2099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \processador|FD|BancoReg|registrador~1046 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1046 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N38
dffeas \processador|FD|BancoReg|registrador~1014 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1014 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1014 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~982feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~982feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~982feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~982feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~982feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~982feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N37
dffeas \processador|FD|BancoReg|registrador~982 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~982 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N16
dffeas \processador|FD|BancoReg|registrador~950 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~950 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1499 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1499_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2099_combout  & (((\processador|FD|BancoReg|registrador~950_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~2099_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~982_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~2099_combout  & (((\processador|FD|BancoReg|registrador~1014_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~2099_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1046_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~2099_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1046_q ),
	.datac(!\processador|FD|BancoReg|registrador~1014_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~982_q ),
	.datag(!\processador|FD|BancoReg|registrador~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1499 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1499 .lut_mask = 64'h550A551B555F551B;
defparam \processador|FD|BancoReg|registrador~1499 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~790feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~790feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~790feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~790feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N10
dffeas \processador|FD|BancoReg|registrador~790 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~790 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \processador|FD|BancoReg|registrador~758 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~758 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~758 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~726feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~726feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~726feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N41
dffeas \processador|FD|BancoReg|registrador~726 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~726 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~662feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~662feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~662feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~662feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N55
dffeas \processador|FD|BancoReg|registrador~662 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~662 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \processador|FD|BancoReg|registrador~630 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~630 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~630 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~598feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~598feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~598feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~598feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~598feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N49
dffeas \processador|FD|BancoReg|registrador~598 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~598 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~598 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~566feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~566feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~566feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~566feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \processador|FD|BancoReg|registrador~566 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~566 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2095 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2095_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~566_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~598_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~630_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~662_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~662_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~630_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~598_q ),
	.datag(!\processador|FD|BancoReg|registrador~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2095 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2095 .lut_mask = 64'h0C330C770CFF0C77;
defparam \processador|FD|BancoReg|registrador~2095 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N16
dffeas \processador|FD|BancoReg|registrador~694 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~694 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1495 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1495_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2095_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2095_combout  & (\processador|FD|BancoReg|registrador~694_q )) # (\processador|FD|BancoReg|registrador~2095_combout  & 
// ((\processador|FD|BancoReg|registrador~726_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2095_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2095_combout  & ((\processador|FD|BancoReg|registrador~758_q ))) # (\processador|FD|BancoReg|registrador~2095_combout  & 
// (\processador|FD|BancoReg|registrador~790_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~790_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~758_q ),
	.datad(!\processador|FD|BancoReg|registrador~726_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2095_combout ),
	.datag(!\processador|FD|BancoReg|registrador~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1495 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1495 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2091 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2091_combout  = ( \processador|FD|BancoReg|registrador~310_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((\processador|FD|BancoReg|registrador~342_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~310_q  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( 
// ((\processador|FD|BancoReg|registrador~342_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~310_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~342_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~310_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2091 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2091 .lut_mask = 64'h0000F0005F0F5F0F;
defparam \processador|FD|BancoReg|registrador~2091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1491 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1491_combout  = ( \processador|FD|BancoReg|registrador~438_q  & ( \processador|FD|BancoReg|registrador~470_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2091_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~438_q  & ( 
// \processador|FD|BancoReg|registrador~470_q  & ( (\processador|FD|BancoReg|registrador~2091_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~438_q  & ( !\processador|FD|BancoReg|registrador~470_q  & ( (!\processador|FD|BancoReg|registrador~2091_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~2091_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~438_q  & ( 
// !\processador|FD|BancoReg|registrador~470_q  & ( (\processador|FD|BancoReg|registrador~2091_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2091_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~438_q ),
	.dataf(!\processador|FD|BancoReg|registrador~470_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1491 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1491 .lut_mask = 64'h3030383832323A3A;
defparam \processador|FD|BancoReg|registrador~1491 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1503 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1503_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1499_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1491_combout  ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( \processador|FD|BancoReg|registrador~1495_combout  ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( 
// \processador|FD|BancoReg|registrador~1487_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1487_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1499_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1495_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1491_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1503 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1503 .lut_mask = 64'h55550F0F00FF3333;
defparam \processador|FD|BancoReg|registrador~1503 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[16]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[16]~22_combout  = ( \processador|FD|BancoReg|registrador~1503_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1503_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[16]~22 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[16]~22 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94  = CARRY(( \processador|FD|SOMA_JAL|Add0~93_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout  = ( \processador|FD|SOMA_JAL|Add0~93_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|BancoReg|saidaA[16]~22_combout ))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~93_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[16]~22_combout )))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~93_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|BancoReg|saidaA[16]~22_combout )))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~93_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout  & ( 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~13_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[16]~22_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[16]~22_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~93_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .lut_mask = 64'h031103DDCF11CFDD;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[16] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~101_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|BancoReg|saidaA[17]~24_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~101_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|BancoReg|saidaA[17]~24_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~24_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~101_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .lut_mask = 64'h00550F33FF550F33;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[17] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|saidaA[17]~24_combout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|BancoReg|saidaA[17]~24_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[17]~24_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0 .lut_mask = 64'h0347034747CF47CF;
defparam \processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[17]~29 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[17]~29_combout  = ( \processador|UC|Equal0~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~20_combout  & !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) # ( !\processador|UC|Equal0~0_combout  & ( 
// (\processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datae(!\processador|UC|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[17]~29 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[17]~29 .lut_mask = 64'h0F0055000F005500;
defparam \processador|FD|ULA_32bits|mSaidaULA[17]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \processador|FD|memRAM|memRAM~56 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[17]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~56 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~28 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~28_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|memRAM|memRAM~56_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|memRAM|memRAM~56_q ) 
// ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~101_sumout )) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~101_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~101_sumout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|memRAM|memRAM~56_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .lut_mask = 64'h53535353000FF0FF;
defparam \processador|FD|muxULAram|saida_MUX[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N4
dffeas \processador|FD|BancoReg|registrador~87 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~87 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2122 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2122_combout  = ( \processador|FD|BancoReg|registrador~471_q  & ( \processador|FD|BancoReg|registrador~343_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~87_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~215_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~471_q  & ( \processador|FD|BancoReg|registrador~343_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~87_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & \processador|FD|BancoReg|registrador~215_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~471_q  & ( !\processador|FD|BancoReg|registrador~343_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~87_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~215_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~471_q  & ( !\processador|FD|BancoReg|registrador~343_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~87_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~215_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~87_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~215_q ),
	.datae(!\processador|FD|BancoReg|registrador~471_q ),
	.dataf(!\processador|FD|BancoReg|registrador~343_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2122 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2122 .lut_mask = 64'h04073437C4C7F4F7;
defparam \processador|FD|BancoReg|registrador~2122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \processador|FD|BancoReg|registrador~55 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2121 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2121_combout  = ( \processador|FD|BancoReg|registrador~439_q  & ( \processador|FD|BancoReg|registrador~55_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|BancoReg|registrador~311_q 
// ) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~183_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~439_q  & ( \processador|FD|BancoReg|registrador~55_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|BancoReg|registrador~311_q ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~183_q  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~439_q  & ( !\processador|FD|BancoReg|registrador~55_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~311_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # (\processador|FD|BancoReg|registrador~183_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~439_q  & ( !\processador|FD|BancoReg|registrador~55_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// \processador|FD|BancoReg|registrador~311_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~183_q  & (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~183_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~311_q ),
	.datae(!\processador|FD|BancoReg|registrador~439_q ),
	.dataf(!\processador|FD|BancoReg|registrador~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2121 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2121 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \processador|FD|BancoReg|registrador~2121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[17]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[17]~16_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// \processador|FD|BancoReg|registrador~2121_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// \processador|FD|BancoReg|registrador~2122_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~2122_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2121_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[17]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[17]~16 .lut_mask = 64'h0A0A00AA00000000;
defparam \processador|FD|BancoReg|saidaB[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~97 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~97_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[18]~28_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~110  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~98  = CARRY(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[18]~28_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~110  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|UC|UC_ULA|ULActrl [2]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[18]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~97 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~97 .lut_mask = 64'h0000FFFF0000369C;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N39
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[18]~21_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[18]~21_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[18]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0 .lut_mask = 64'h0527052727AF27AF;
defparam \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[18]~26 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[18]~26_combout  = ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( \processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( !\processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~15_combout  & 
// \processador|UC|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|UC|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[18]~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[18]~26 .lut_mask = 64'h03030000F3F30000;
defparam \processador|FD|ULA_32bits|mSaidaULA[18]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~25 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~25_combout  = ( \processador|FD|SOMA_JAL|Add0~89_sumout  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|memRAM|memRAM~57_q )) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~89_sumout  & ( 
// \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|memRAM|memRAM~57_q )) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~89_sumout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~89_sumout  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// \processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~57_q ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~89_sumout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \processador|FD|muxULAram|saida_MUX[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \processador|FD|BancoReg|registrador~184 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~184 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~184 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2065 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2065_combout  = ( \processador|FD|BancoReg|registrador~216_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~184_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~216_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~184_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~184_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~216_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2065 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2065 .lut_mask = 64'h0505F5F500000000;
defparam \processador|FD|BancoReg|registrador~2065 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2066 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2066_combout  = ( \processador|FD|BancoReg|registrador~472_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~440_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~472_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & 
// \processador|FD|BancoReg|registrador~440_q ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~440_q ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~472_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2066 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2066 .lut_mask = 64'h0303CFCF00000000;
defparam \processador|FD|BancoReg|registrador~2066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2064 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2064_combout  = ( \processador|FD|BancoReg|registrador~344_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~312_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~344_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~312_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~312_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~344_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2064 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2064 .lut_mask = 64'h0303F3F300000000;
defparam \processador|FD|BancoReg|registrador~2064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2063 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2063_combout  = ( \processador|FD|BancoReg|registrador~88_q  & ( \processador|FD|BancoReg|registrador~56_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~88_q  & ( \processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~88_q  & ( !\processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~88_q ),
	.dataf(!\processador|FD|BancoReg|registrador~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2063 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2063 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \processador|FD|BancoReg|registrador~2063 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[18]~28 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[18]~28_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~2064_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~2063_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~2066_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2065_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2065_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2066_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2064_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2063_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[18]~28 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[18]~28 .lut_mask = 64'h0202028A8A8A028A;
defparam \processador|FD|BancoReg|saidaB[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[19]~23_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[19]~23_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[19]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0 .lut_mask = 64'h0527052727AF27AF;
defparam \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[19]~28 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[19]~28_combout  = ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( \processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~18_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( !\processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~18_combout  & 
// \processador|UC|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datac(!\processador|UC|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[19]~28 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[19]~28 .lut_mask = 64'h03030000F3F30000;
defparam \processador|FD|ULA_32bits|mSaidaULA[19]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \processador|FD|memRAM|memRAM~58 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[19]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~58 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~27 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~27_combout  = ( \processador|FD|memRAM|memRAM~58_q  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|memRAM|memRAM~58_q  & ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( \processador|FD|memRAM|memRAM~58_q  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~97_sumout 
// )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ))) ) ) ) # ( !\processador|FD|memRAM|memRAM~58_q  & ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~97_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~97_sumout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ),
	.datae(!\processador|FD|memRAM|memRAM~58_q ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .lut_mask = 64'h505F505F30303F3F;
defparam \processador|FD|muxULAram|saida_MUX[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \processador|FD|BancoReg|registrador~441 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~441 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~441 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2109 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2109_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~345_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~313_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~313_q ),
	.datad(!\processador|FD|BancoReg|registrador~345_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2109 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2109 .lut_mask = 64'h0808080833BB33BB;
defparam \processador|FD|BancoReg|registrador~2109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1508 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1508_combout  = ( \processador|FD|BancoReg|registrador~473_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2109_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~2109_combout ) # (\processador|FD|BancoReg|registrador~441_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~473_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2109_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~441_q  & !\processador|FD|BancoReg|registrador~2109_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~441_q ),
	.datad(!\processador|FD|BancoReg|registrador~2109_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~473_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1508 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1508 .lut_mask = 64'h02CC02CC02EE02EE;
defparam \processador|FD|BancoReg|registrador~1508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~889feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~889feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~889feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~889feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~889feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~889feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \processador|FD|BancoReg|registrador~889 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~889 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~889 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~857feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~857feeder_combout  = \processador|FD|muxULAram|saida_MUX[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~857feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~857feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~857feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~857feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \processador|FD|BancoReg|registrador~857 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~857 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~857 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~921feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~921feeder_combout  = \processador|FD|muxULAram|saida_MUX[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~921feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~921feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~921feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~921feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \processador|FD|BancoReg|registrador~921 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~921 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \processador|FD|BancoReg|registrador~825 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~825 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~825 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2117 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2117_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~825_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~857_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~889_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~921_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~889_q ),
	.datad(!\processador|FD|BancoReg|registrador~857_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~921_q ),
	.datag(!\processador|FD|BancoReg|registrador~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2117 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2117 .lut_mask = 64'h195D1919195D5D5D;
defparam \processador|FD|BancoReg|registrador~2117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \processador|FD|BancoReg|registrador~1017 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1017 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1017 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1049feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1049feeder_combout  = \processador|FD|muxULAram|saida_MUX[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1049feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1049feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1049feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~1049feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N59
dffeas \processador|FD|BancoReg|registrador~1049 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1049 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1049 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \processador|FD|BancoReg|registrador~985 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~985 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~985 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~953feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~953feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~953feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~953feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~953feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~953feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N58
dffeas \processador|FD|BancoReg|registrador~953 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~953 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~953 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1516 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1516_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2117_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2117_combout  & (\processador|FD|BancoReg|registrador~953_q )) # (\processador|FD|BancoReg|registrador~2117_combout  & 
// (((\processador|FD|BancoReg|registrador~985_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~2117_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2117_combout  & (\processador|FD|BancoReg|registrador~1017_q )) # (\processador|FD|BancoReg|registrador~2117_combout  & 
// (((\processador|FD|BancoReg|registrador~1049_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2117_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1017_q ),
	.datad(!\processador|FD|BancoReg|registrador~1049_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~985_q ),
	.datag(!\processador|FD|BancoReg|registrador~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1516 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1516 .lut_mask = 64'h2626263737372637;
defparam \processador|FD|BancoReg|registrador~1516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~729feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~729feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~729feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N8
dffeas \processador|FD|BancoReg|registrador~729 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~729 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N43
dffeas \processador|FD|BancoReg|registrador~761 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~761 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~761 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~601feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~601feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~601feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~601feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N46
dffeas \processador|FD|BancoReg|registrador~601 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~601 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \processador|FD|BancoReg|registrador~633 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~633 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \processador|FD|BancoReg|registrador~665 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~665 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~569feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~569feeder_combout  = \processador|FD|muxULAram|saida_MUX[19]~27_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~569feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~569feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N43
dffeas \processador|FD|BancoReg|registrador~569 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~569 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2113 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2113_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~569_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~601_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~633_q  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~665_q ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~601_q ),
	.datac(!\processador|FD|BancoReg|registrador~633_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~665_q ),
	.datag(!\processador|FD|BancoReg|registrador~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2113 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2113 .lut_mask = 64'h1B550A551B555F55;
defparam \processador|FD|BancoReg|registrador~2113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N7
dffeas \processador|FD|BancoReg|registrador~793 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~793 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~793 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~697feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~697feeder_combout  = \processador|FD|muxULAram|saida_MUX[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~697feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~697feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \processador|FD|BancoReg|registrador~697 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~697 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1512 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1512_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2113_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2113_combout  & (((\processador|FD|BancoReg|registrador~697_q )))) # (\processador|FD|BancoReg|registrador~2113_combout  & 
// (\processador|FD|BancoReg|registrador~729_q )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2113_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2113_combout  & (\processador|FD|BancoReg|registrador~761_q )) # (\processador|FD|BancoReg|registrador~2113_combout  & 
// ((\processador|FD|BancoReg|registrador~793_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~729_q ),
	.datac(!\processador|FD|BancoReg|registrador~761_q ),
	.datad(!\processador|FD|BancoReg|registrador~2113_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~793_q ),
	.datag(!\processador|FD|BancoReg|registrador~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1512 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1512 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \processador|FD|BancoReg|registrador~1512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2105 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2105_combout  = ( \processador|FD|BancoReg|registrador~57_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~89_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( 
// !\processador|FD|BancoReg|registrador~57_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~89_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~89_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~57_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2105 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2105 .lut_mask = 64'h0545054585C585C5;
defparam \processador|FD|BancoReg|registrador~2105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1504 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1504_combout  = ( \processador|FD|BancoReg|registrador~217_q  & ( \processador|FD|BancoReg|registrador~185_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~2105_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~217_q  & ( 
// \processador|FD|BancoReg|registrador~185_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((\processador|FD|BancoReg|registrador~2105_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|BancoReg|registrador~2105_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~217_q  & ( !\processador|FD|BancoReg|registrador~185_q  & ( 
// (\processador|FD|BancoReg|registrador~2105_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~217_q  & ( 
// !\processador|FD|BancoReg|registrador~185_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~2105_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2105_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~217_q ),
	.dataf(!\processador|FD|BancoReg|registrador~185_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1504 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1504 .lut_mask = 64'h0A0A0E0E4A4A4E4E;
defparam \processador|FD|BancoReg|registrador~1504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1520 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1520_combout  = ( \processador|FD|BancoReg|registrador~1512_combout  & ( \processador|FD|BancoReg|registrador~1504_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1508_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1516_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1512_combout  & ( \processador|FD|BancoReg|registrador~1504_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout )) # 
// (\processador|FD|BancoReg|registrador~1508_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~8_combout  & \processador|FD|BancoReg|registrador~1516_combout )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~1512_combout  & ( !\processador|FD|BancoReg|registrador~1504_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1508_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1516_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1512_combout  & ( !\processador|FD|BancoReg|registrador~1504_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1508_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1516_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1508_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1516_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1512_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1504_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1520 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1520 .lut_mask = 64'h04073437C4C7F4F7;
defparam \processador|FD|BancoReg|registrador~1520 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[19]~23 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[19]~23_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1520_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1520_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[19]~23 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[19]~23 .lut_mask = 64'h3333333300000000;
defparam \processador|FD|BancoReg|saidaA[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~97_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~97_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|SOMA_JAL|Add0~97_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .lut_mask = 64'h0000F0F000000088;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout  = ( \processador|FD|BancoReg|saidaA[19]~23_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )) # (\processador|FD|SOMA_JAL|Add0~97_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~31_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[19]~23_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )) # (\processador|FD|SOMA_JAL|Add0~97_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~31_combout )))) ) ) ) # ( \processador|FD|BancoReg|saidaA[19]~23_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|SOMA_JAL|Add0~97_sumout  & (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~31_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[19]~23_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|SOMA_JAL|Add0~97_sumout  & (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~31_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datab(!\processador|FD|SOMA_JAL|Add0~97_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[19]~23_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .lut_mask = 64'h02520757A2F2A7F7;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[19] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[20]~25 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[20]~25_combout  = ( \processador|FD|BancoReg|registrador~1571_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[20]~25 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[20]~25 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|BancoReg|saidaA[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( \processador|FD|BancoReg|saidaA[20]~25_combout  & ( ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|SOMA_JAL|Add0~109_sumout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( \processador|FD|BancoReg|saidaA[20]~25_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|SOMA_JAL|Add0~109_sumout ))))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( !\processador|FD|BancoReg|saidaA[20]~25_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|SOMA_JAL|Add0~109_sumout ))))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( !\processador|FD|BancoReg|saidaA[20]~25_combout  & ( 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~109_sumout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~109_sumout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[20]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34 .lut_mask = 64'h202A707A252F757F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[20] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \processador|FD|memRAM|memRAM~59 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[20]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~59 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|saidaA[20]~25_combout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|BancoReg|saidaA[20]~25_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[20]~25_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0 .lut_mask = 64'h0347034747CF47CF;
defparam \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[20]~31 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  = ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (\processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|Equal0~0_combout ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|UC|Equal0~0_combout  & 
// \processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[20]~31 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[20]~31 .lut_mask = 64'h0A0A00005F5F0000;
defparam \processador|FD|ULA_32bits|mSaidaULA[20]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~30 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~30_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|memRAM|memRAM~59_q ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|SOMA_JAL|Add0~109_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// !\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( (\processador|FD|memRAM|memRAM~59_q  & \processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// !\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~109_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~109_sumout ),
	.datab(!\processador|FD|memRAM|memRAM~59_q ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .lut_mask = 64'h505F0303505FF3F3;
defparam \processador|FD|muxULAram|saida_MUX[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \processador|FD|BancoReg|registrador~186 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~186 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~186 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2161 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2161_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~218_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~186_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~186_q ),
	.datad(!\processador|FD|BancoReg|registrador~218_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2161 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2161 .lut_mask = 64'h05AF05AF00000000;
defparam \processador|FD|BancoReg|registrador~2161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2160 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2160_combout  = ( \processador|FD|BancoReg|registrador~346_q  & ( \processador|FD|BancoReg|registrador~314_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~346_q  & ( \processador|FD|BancoReg|registrador~314_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~346_q  & ( !\processador|FD|BancoReg|registrador~314_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~346_q ),
	.dataf(!\processador|FD|BancoReg|registrador~314_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2160 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2160 .lut_mask = 64'h0000AA0000AAAAAA;
defparam \processador|FD|BancoReg|registrador~2160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2162 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2162_combout  = ( \processador|FD|BancoReg|registrador~474_q  & ( \processador|FD|BancoReg|registrador~442_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~474_q  & ( \processador|FD|BancoReg|registrador~442_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~474_q  & ( !\processador|FD|BancoReg|registrador~442_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~474_q ),
	.dataf(!\processador|FD|BancoReg|registrador~442_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2162 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2162 .lut_mask = 64'h0000C0C03030F0F0;
defparam \processador|FD|BancoReg|registrador~2162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2159 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2159_combout  = ( \processador|FD|BancoReg|registrador~90_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # 
// (\processador|FD|BancoReg|registrador~58_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~90_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (\processador|FD|BancoReg|registrador~58_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~58_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~90_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2159 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2159 .lut_mask = 64'h0505F5F500000000;
defparam \processador|FD|BancoReg|registrador~2159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[20]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[20]~8_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~2160_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~2159_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~2162_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~2161_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~2161_combout ),
	.datad(!\processador|FD|BancoReg|registrador~2160_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2162_combout ),
	.datag(!\processador|FD|BancoReg|registrador~2159_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[20]~8 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[20]~8 .lut_mask = 64'h028A0202028A8A8A;
defparam \processador|FD|BancoReg|saidaB[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~125 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[21]~0_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~118  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~126  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[21]~0_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~118  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[21]~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~125 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~125 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|saidaA[21]~27_combout )) # (\processador|UC|UC_ULA|ULActrl 
// [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// (\processador|FD|BancoReg|saidaA[21]~27_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|BancoReg|saidaA[21]~27_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0 .lut_mask = 64'h043704374C7F4C7F;
defparam \processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[21]~33 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[21]~33_combout  = (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout  & (\processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0_combout )) # (\processador|UC|Equal0~0_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~26_combout )))))

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[21]~33 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[21]~33 .lut_mask = 64'h084C084C084C084C;
defparam \processador|FD|ULA_32bits|mSaidaULA[21]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \processador|FD|memRAM|memRAM~60 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[21]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~60 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~32 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~32_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|SOMA_JAL|Add0~117_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # 
// ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|memRAM|memRAM~60_q )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|SOMA_JAL|Add0~117_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|memRAM|memRAM~60_q ))))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|SOMA_JAL|Add0~117_sumout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout )) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|memRAM|memRAM~60_q ))))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|SOMA_JAL|Add0~117_sumout  & ( 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout )) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|memRAM|memRAM~60_q ))))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datad(!\processador|FD|memRAM|memRAM~60_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|SOMA_JAL|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \processador|FD|muxULAram|saida_MUX[21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \processador|FD|BancoReg|registrador~91 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~91 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2198 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2198_combout  = ( \processador|FD|BancoReg|registrador~475_q  & ( \processador|FD|BancoReg|registrador~219_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~347_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~91_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~475_q  & ( \processador|FD|BancoReg|registrador~219_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~347_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~91_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~475_q  & ( !\processador|FD|BancoReg|registrador~219_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~347_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~91_q )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~475_q  & ( !\processador|FD|BancoReg|registrador~219_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~347_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~91_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~91_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~347_q ),
	.datae(!\processador|FD|BancoReg|registrador~475_q ),
	.dataf(!\processador|FD|BancoReg|registrador~219_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2198 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2198 .lut_mask = 64'h04C434F407C737F7;
defparam \processador|FD|BancoReg|registrador~2198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2197 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2197_combout  = ( \processador|FD|BancoReg|registrador~443_q  & ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// (\processador|FD|BancoReg|registrador~187_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~443_q  & ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (\processador|FD|BancoReg|registrador~187_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~32_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~443_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~315_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~59_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~443_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~315_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~59_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~187_q ),
	.datab(!\processador|FD|BancoReg|registrador~59_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~315_q ),
	.datae(!\processador|FD|BancoReg|registrador~443_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2197 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2197 .lut_mask = 64'h03F303F30505F5F5;
defparam \processador|FD|BancoReg|registrador~2197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[21]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[21]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~2197_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// !\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( \processador|FD|BancoReg|registrador~2197_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// (\processador|FD|BancoReg|registrador~2198_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|BancoReg|registrador~2197_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~2198_combout  & !\processador|FD|BancoReg|Equal0~0_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2198_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[21]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[21]~0 .lut_mask = 64'h202000002020A0A0;
defparam \processador|FD|BancoReg|saidaB[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N57
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout  = ( !\processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|BancoReg|registrador~1554_combout  & (\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  & (!\processador|UC|UC_ULA|ULActrl [0] 
// & !\processador|FD|BancoReg|Equal1~0_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1 .lut_mask = 64'h1000100000000000;
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout  = ( !\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout  & ( (!\processador|FD|BancoReg|registrador~1554_combout ) # (\processador|FD|BancoReg|Equal1~0_combout ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0 .lut_mask = 64'hAFAFAFAF00000000;
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout  & ((!\processador|UC|UC_ULA|ULActrl [1]) # 
// (!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ))) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|UC|UC_ULA|ULActrl [0])) # (\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2 .lut_mask = 64'hD080D080F0A0F0A0;
defparam \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[22]~30 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[22]~30_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// \processador|UC|Equal0~0_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( !\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~22_combout  & ( !\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & !\processador|UC|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|UC|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[22]~30 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[22]~30 .lut_mask = 64'hC0C0CCCC00000C0C;
defparam \processador|FD|ULA_32bits|mSaidaULA[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~29 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~29_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// ((\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|memRAM|memRAM~61_q )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (\processador|FD|memRAM|memRAM~61_q )) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|SOMA_JAL|Add0~105_sumout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|SOMA_JAL|Add0~105_sumout  & 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~61_q ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~105_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .lut_mask = 64'h0F000FFF33553355;
defparam \processador|FD|muxULAram|saida_MUX[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \processador|FD|BancoReg|registrador~1052 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1052 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N10
dffeas \processador|FD|BancoReg|registrador~1020 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1020 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \processador|FD|BancoReg|registrador~988 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~988 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \processador|FD|BancoReg|registrador~892 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~892 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \processador|FD|BancoReg|registrador~924 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~924 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N32
dffeas \processador|FD|BancoReg|registrador~860 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~860 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \processador|FD|BancoReg|registrador~828 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~828 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2155 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2155_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~828_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~860_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~892_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~924_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~892_q ),
	.datad(!\processador|FD|BancoReg|registrador~924_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~860_q ),
	.datag(!\processador|FD|BancoReg|registrador~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2155 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2155 .lut_mask = 64'h1919195D5D5D195D;
defparam \processador|FD|BancoReg|registrador~2155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \processador|FD|BancoReg|registrador~956 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~956 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~956 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1550 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1550_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~2155_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~2155_combout  & (\processador|FD|BancoReg|registrador~956_q )) # (\processador|FD|BancoReg|registrador~2155_combout  & 
// ((\processador|FD|BancoReg|registrador~988_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2155_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2155_combout  & ((\processador|FD|BancoReg|registrador~1020_q ))) # (\processador|FD|BancoReg|registrador~2155_combout  & 
// (\processador|FD|BancoReg|registrador~1052_q ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1052_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1020_q ),
	.datad(!\processador|FD|BancoReg|registrador~988_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2155_combout ),
	.datag(!\processador|FD|BancoReg|registrador~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1550 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1550 .lut_mask = 64'h03030303CCFFDDDD;
defparam \processador|FD|BancoReg|registrador~1550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2143 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2143_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~60_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~92_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~92_q ),
	.datad(!\processador|FD|BancoReg|registrador~60_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2143 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2143 .lut_mask = 64'h028A028A33333333;
defparam \processador|FD|BancoReg|registrador~2143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1538 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1538_combout  = ( \processador|FD|BancoReg|registrador~188_q  & ( \processador|FD|BancoReg|registrador~2143_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((\processador|FD|BancoReg|registrador~220_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~188_q  & ( \processador|FD|BancoReg|registrador~2143_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~220_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~188_q  & ( 
// !\processador|FD|BancoReg|registrador~2143_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~220_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~188_q ),
	.dataf(!\processador|FD|BancoReg|registrador~2143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1538 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1538 .lut_mask = 64'h00005050BABABABA;
defparam \processador|FD|BancoReg|registrador~1538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2147 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2147_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|BancoReg|registrador~348_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~316_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~348_q ),
	.datad(!\processador|FD|BancoReg|registrador~316_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2147 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2147 .lut_mask = 64'h008800883B3B3B3B;
defparam \processador|FD|BancoReg|registrador~2147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1542 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1542_combout  = ( \processador|FD|BancoReg|registrador~2147_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~476_q )) ) ) # ( !\processador|FD|BancoReg|registrador~2147_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~444_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~476_q ),
	.datad(!\processador|FD|BancoReg|registrador~444_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~2147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1542 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1542 .lut_mask = 64'h00220022CECECECE;
defparam \processador|FD|BancoReg|registrador~1542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \processador|FD|BancoReg|registrador~732 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~732 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N43
dffeas \processador|FD|BancoReg|registrador~764 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~764 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \processador|FD|BancoReg|registrador~796 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~796 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N16
dffeas \processador|FD|BancoReg|registrador~604 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~604 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \processador|FD|BancoReg|registrador~636 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~636 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~636 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~668feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~668feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~668feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~668feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N29
dffeas \processador|FD|BancoReg|registrador~668 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~668 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \processador|FD|BancoReg|registrador~572 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~572 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~572 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2151 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2151_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~572_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~604_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~636_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~668_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~604_q ),
	.datac(!\processador|FD|BancoReg|registrador~636_q ),
	.datad(!\processador|FD|BancoReg|registrador~668_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2151 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~2151 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \processador|FD|BancoReg|registrador~2151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~700feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~700feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~700feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~700feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N28
dffeas \processador|FD|BancoReg|registrador~700 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~700 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1546 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1546_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2151_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2151_combout  & ((\processador|FD|BancoReg|registrador~700_q ))) # (\processador|FD|BancoReg|registrador~2151_combout  & 
// (\processador|FD|BancoReg|registrador~732_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~2151_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~2151_combout  & (\processador|FD|BancoReg|registrador~764_q )) # (\processador|FD|BancoReg|registrador~2151_combout  & 
// ((\processador|FD|BancoReg|registrador~796_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~732_q ),
	.datac(!\processador|FD|BancoReg|registrador~764_q ),
	.datad(!\processador|FD|BancoReg|registrador~796_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2151_combout ),
	.datag(!\processador|FD|BancoReg|registrador~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1546 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1546 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1554 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1554_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1546_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~1550_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1546_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1538_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1542_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1546_combout  & ( (\processador|FD|BancoReg|registrador~1550_combout  & \processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1546_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1538_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1542_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1550_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1538_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1542_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1554 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1554 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \processador|FD|BancoReg|registrador~1554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~105_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  = CARRY(( \processador|FD|SOMA_JAL|Add0~105_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~118  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|SOMA_JAL|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout  = ( \processador|UC|Equal1~0_combout  & ( \processador|UC|palavraControle[12]~1_combout  & ( (!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout  & 
// ((!\processador|FD|SOMA_JAL|Add0~105_sumout ) # ((\processador|FD|ULA_32bits|Equal0~27_combout  & !\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|UC|Equal1~0_combout  & ( 
// \processador|UC|palavraControle[12]~1_combout  & ( (!\processador|FD|ULA_32bits|Equal0~27_combout  & (((!\processador|FD|SOMA_JAL|Add0~105_sumout )))) # (\processador|FD|ULA_32bits|Equal0~27_combout  & 
// ((!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  & (!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout )) # (\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  & ((!\processador|FD|SOMA_JAL|Add0~105_sumout ))))) ) 
// ) ) # ( \processador|UC|Equal1~0_combout  & ( !\processador|UC|palavraControle[12]~1_combout  & ( (!\processador|FD|ULA_32bits|Equal0~27_combout  & (!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout )) # 
// (\processador|FD|ULA_32bits|Equal0~27_combout  & ((!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  & ((!\processador|FD|SOMA_JAL|Add0~105_sumout ))) # (\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  & 
// (!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout )))) ) ) ) # ( !\processador|UC|Equal1~0_combout  & ( !\processador|UC|palavraControle[12]~1_combout  & ( !\processador|FD|SOMA_JAL|Add0~105_sumout  ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~27_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~105_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|UC|Equal1~0_combout ),
	.dataf(!\processador|UC|palavraControle[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .lut_mask = 64'hF0F0D8CCE4F0C4C0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33_combout  = ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout  & ( (\processador|FD|BancoReg|registrador~1554_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & 
// (\processador|UC|palavraControle[12]~1_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ))) ) ) # ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((\processador|FD|BancoReg|registrador~1554_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|UC|palavraControle[12]~1_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1554_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|UC|palavraControle[12]~1_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33 .lut_mask = 64'hFF04FF0400040004;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[22] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~113_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  = CARRY(( \processador|FD|SOMA_JAL|Add0~113_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|SOMA_JAL|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[23]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[23]~26_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1588_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~1588_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[23]~26 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[23]~26 .lut_mask = 64'h3333333300000000;
defparam \processador|FD|BancoReg|saidaA[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # 
// (\processador|FD|BancoReg|saidaA[23]~26_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|SOMA_JAL|Add0~113_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & \processador|FD|BancoReg|saidaA[23]~26_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~113_sumout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[23]~26_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~113_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35 .lut_mask = 64'h447703034477CFCF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[23] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  & ( ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  & 
// \processador|FD|BancoReg|saidaA[23]~26_combout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[23]~26_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) # ( 
// !\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout  & \processador|FD|BancoReg|saidaA[23]~26_combout )) # 
// (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[23]~26_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[23]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0 .lut_mask = 64'h022A022A577F577F;
defparam \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[23]~32 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[23]~32_combout  = ( \processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~22_combout ))) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal0~0_combout  & (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~22_combout )) ) )

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[23]~32 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[23]~32 .lut_mask = 64'h040404048C8C8C8C;
defparam \processador|FD|ULA_32bits|mSaidaULA[23]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \processador|FD|memRAM|memRAM~62 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[23]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~62 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~31 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~31_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|memRAM|memRAM~62_q  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~113_sumout )) 
// # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// \processador|FD|memRAM|memRAM~62_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~113_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ))))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|memRAM|memRAM~62_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~113_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ))))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|memRAM|memRAM~62_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|SOMA_JAL|Add0~113_sumout )) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// ((\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ))))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~113_sumout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .lut_mask = 64'h404C707C434F737F;
defparam \processador|FD|muxULAram|saida_MUX[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N46
dffeas \processador|FD|BancoReg|registrador~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~61 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2179 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2179_combout  = ( \processador|FD|BancoReg|registrador~445_q  & ( \processador|FD|BancoReg|registrador~189_q  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~317_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~61_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~445_q  & ( \processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~317_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~61_q ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~445_q  & ( !\processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~317_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~61_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~445_q  & ( !\processador|FD|BancoReg|registrador~189_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~317_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~61_q )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~61_q ),
	.datab(!\processador|FD|BancoReg|registrador~317_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~445_q ),
	.dataf(!\processador|FD|BancoReg|registrador~189_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2179 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2179 .lut_mask = 64'h350035F0350F35FF;
defparam \processador|FD|BancoReg|registrador~2179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~2180 (
// Equation(s):
// \processador|FD|BancoReg|registrador~2180_combout  = ( \processador|FD|BancoReg|registrador~477_q  & ( \processador|FD|BancoReg|registrador~349_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~93_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~221_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~477_q  & ( \processador|FD|BancoReg|registrador~349_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )) # 
// (\processador|FD|BancoReg|registrador~93_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout  & \processador|FD|BancoReg|registrador~221_q )))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~477_q  & ( !\processador|FD|BancoReg|registrador~349_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~93_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # (\processador|FD|BancoReg|registrador~221_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~477_q  & ( !\processador|FD|BancoReg|registrador~349_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~93_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~221_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~93_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~221_q ),
	.datae(!\processador|FD|BancoReg|registrador~477_q ),
	.dataf(!\processador|FD|BancoReg|registrador~349_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~2180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~2180 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~2180 .lut_mask = 64'h04073437C4C7F4F7;
defparam \processador|FD|BancoReg|registrador~2180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[23]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[23]~4_combout  = ( !\processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~2180_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout ) # (\processador|FD|BancoReg|registrador~2179_combout ))) ) ) ) # ( !\processador|FD|BancoReg|Equal0~0_combout  & ( !\processador|FD|BancoReg|registrador~2180_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & (\processador|FD|BancoReg|registrador~2179_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|BancoReg|registrador~2179_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~2180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[23]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[23]~4 .lut_mask = 64'h00220000AA220000;
defparam \processador|FD|BancoReg|saidaB[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~1 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  = SUM(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[24]~124_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~122  ))
// \processador|FD|ULA_32bits|inverte_B|Add0~2  = CARRY(( GND ) + ( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[24]~124_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~122  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[24]~124_combout ),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ),
	.cout(\processador|FD|ULA_32bits|inverte_B|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~1 .lut_mask = 64'h0000E14B00000000;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~0_combout  = (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1078_combout )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1078_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \processador|FD|BancoReg|saidaA[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N45
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|saidaA[24]~0_combout )) # (\processador|UC|UC_ULA|ULActrl [0]))) 
// # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|BancoReg|saidaA[24]~0_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0 .lut_mask = 64'h0527052727AF27AF;
defparam \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[24]~1 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[24]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|Equal0~0_combout  & !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal0~0_combout  & !\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ) ) ) )

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~1 .lut_mask = 64'h00005050A0A0F0F0;
defparam \processador|FD|ULA_32bits|mSaidaULA[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N43
dffeas \processador|FD|memRAM|memRAM~63 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[24]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~63 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~1 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|memRAM|memRAM~63_q  & ( ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~1_sumout ))) 
// # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// \processador|FD|memRAM|memRAM~63_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|SOMA_JAL|Add0~1_sumout  & !\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~33_combout )) # (\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|memRAM|memRAM~63_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # (\processador|FD|SOMA_JAL|Add0~1_sumout )))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~33_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|memRAM|memRAM~63_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~1_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & 
// (\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~1_sumout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \processador|FD|muxULAram|saida_MUX[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \processador|FD|BancoReg|registrador~222 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~222 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1624 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1624_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~222_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~190_q )))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(!\processador|FD|BancoReg|registrador~222_q ),
	.datad(!\processador|FD|BancoReg|registrador~190_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1624 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1624 .lut_mask = 64'h084C084C084C084C;
defparam \processador|FD|BancoReg|registrador~1624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1625 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1625_combout  = (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~478_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ((\processador|FD|BancoReg|registrador~446_q )))))

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datac(!\processador|FD|BancoReg|registrador~478_q ),
	.datad(!\processador|FD|BancoReg|registrador~446_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1625 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1625 .lut_mask = 64'h082A082A082A082A;
defparam \processador|FD|BancoReg|registrador~1625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1623 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1623_combout  = ( \processador|FD|BancoReg|registrador~350_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~318_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~350_q  & ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( (\processador|FD|BancoReg|registrador~318_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~31_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~350_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~318_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~350_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1623 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1623 .lut_mask = 64'h0000CCCC44444444;
defparam \processador|FD|BancoReg|registrador~1623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1622 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1622_combout  = ( \processador|FD|BancoReg|registrador~94_q  & ( \processador|FD|BancoReg|registrador~62_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~94_q  & ( \processador|FD|BancoReg|registrador~62_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & \processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~94_q  & ( !\processador|FD|BancoReg|registrador~62_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & !\processador|FD|fetchInstruction|ROM|memROM~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datae(!\processador|FD|BancoReg|registrador~94_q ),
	.dataf(!\processador|FD|BancoReg|registrador~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1622 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1622 .lut_mask = 64'h0000CC0000CCCCCC;
defparam \processador|FD|BancoReg|registrador~1622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[24]~124 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[24]~124_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((\processador|FD|BancoReg|registrador~1623_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~1622_combout )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~33_combout  & ( 
// (!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~1625_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~1624_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1624_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1625_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1623_combout ),
	.datag(!\processador|FD|BancoReg|registrador~1622_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[24]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[24]~124 .extended_lut = "on";
defparam \processador|FD|BancoReg|saidaB[24]~124 .lut_mask = 64'h0404048C8C8C048C;
defparam \processador|FD|BancoReg|saidaB[24]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|saidaA[25]~1_combout )) # (\processador|UC|UC_ULA|ULActrl [0]))) 
// # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout )))) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & 
// ((\processador|FD|BancoReg|saidaA[25]~1_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[25]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0 .lut_mask = 64'h0527052727AF27AF;
defparam \processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[25]~2 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[25]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & (\processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout 
//  & !\processador|UC|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[25]~2 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[25]~2 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \processador|FD|ULA_32bits|mSaidaULA[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N49
dffeas \processador|FD|memRAM|memRAM~64 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[25]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~64 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~2 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~2_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|memRAM|memRAM~64_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[11]~0_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|memRAM|memRAM~64_q  & ( (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~5_sumout 
// ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout )) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|memRAM|memRAM~64_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|memRAM|memRAM~64_q  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ((\processador|FD|SOMA_JAL|Add0~5_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~0_combout  & (\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~5_sumout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.dataf(!\processador|FD|memRAM|memRAM~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \processador|FD|muxULAram|saida_MUX[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N53
dffeas \processador|FD|BancoReg|registrador~223 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~223 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1626 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1626_combout  = ( \processador|FD|BancoReg|registrador~95_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~95_q  & ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) ) # ( \processador|FD|BancoReg|registrador~95_q  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~11_combout ) # (\processador|FD|BancoReg|registrador~63_q ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~95_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( (\processador|FD|BancoReg|registrador~63_q  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~63_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|BancoReg|registrador~95_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1626 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1626 .lut_mask = 64'h500050F000FF00FF;
defparam \processador|FD|BancoReg|registrador~1626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1079 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1079_combout  = ( \processador|FD|BancoReg|registrador~191_q  & ( \processador|FD|BancoReg|registrador~1626_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((\processador|FD|BancoReg|registrador~223_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~191_q  & ( \processador|FD|BancoReg|registrador~1626_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~223_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~191_q  & ( 
// !\processador|FD|BancoReg|registrador~1626_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~223_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~191_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1079 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1079 .lut_mask = 64'h00000C0CF4F4F4F4;
defparam \processador|FD|BancoReg|registrador~1079 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1630 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1630_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~319_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~351_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~351_q ),
	.datab(!\processador|FD|BancoReg|registrador~319_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1630 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1630 .lut_mask = 64'h350035000F0F0F0F;
defparam \processador|FD|BancoReg|registrador~1630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1083 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1083_combout  = ( \processador|FD|BancoReg|registrador~447_q  & ( \processador|FD|BancoReg|registrador~479_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((\processador|FD|BancoReg|registrador~1630_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~447_q  & ( 
// \processador|FD|BancoReg|registrador~479_q  & ( (\processador|FD|BancoReg|registrador~1630_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~447_q  & ( !\processador|FD|BancoReg|registrador~479_q  & ( (!\processador|FD|BancoReg|registrador~1630_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~1630_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~447_q  & ( 
// !\processador|FD|BancoReg|registrador~479_q  & ( (\processador|FD|BancoReg|registrador~1630_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1630_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~447_q ),
	.dataf(!\processador|FD|BancoReg|registrador~479_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1083 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1083 .lut_mask = 64'h3030383832323A3A;
defparam \processador|FD|BancoReg|registrador~1083 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~735feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~735feeder_combout  = \processador|FD|muxULAram|saida_MUX[25]~2_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~735feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~735feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~735feeder .lut_mask = 64'h5555555555555555;
defparam \processador|FD|BancoReg|registrador~735feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \processador|FD|BancoReg|registrador~735 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~735 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \processador|FD|BancoReg|registrador~767 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~767 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \processador|FD|BancoReg|registrador~799 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~799 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~799 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~671feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~671feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~671feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~671feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N34
dffeas \processador|FD|BancoReg|registrador~671 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~671 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N43
dffeas \processador|FD|BancoReg|registrador~639 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~639 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~639 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~607feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~607feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~607feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \processador|FD|BancoReg|registrador~607 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~607 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~575feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~575feeder_combout  = \processador|FD|muxULAram|saida_MUX[25]~2_combout 

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~575feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~575feeder .lut_mask = 64'h5555555555555555;
defparam \processador|FD|BancoReg|registrador~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N59
dffeas \processador|FD|BancoReg|registrador~575 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~575 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1634 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1634_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~575_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~607_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// ((\processador|FD|BancoReg|registrador~639_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~671_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~671_q ),
	.datac(!\processador|FD|BancoReg|registrador~639_q ),
	.datad(!\processador|FD|BancoReg|registrador~607_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datag(!\processador|FD|BancoReg|registrador~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1634 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1634 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \processador|FD|BancoReg|registrador~1634 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~703feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~703feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~703feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N47
dffeas \processador|FD|BancoReg|registrador~703 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~703 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~703 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1087 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1087_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1634_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1634_combout  & ((\processador|FD|BancoReg|registrador~703_q ))) # (\processador|FD|BancoReg|registrador~1634_combout  & 
// (\processador|FD|BancoReg|registrador~735_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1634_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1634_combout  & (\processador|FD|BancoReg|registrador~767_q )) # (\processador|FD|BancoReg|registrador~1634_combout  & 
// ((\processador|FD|BancoReg|registrador~799_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~735_q ),
	.datac(!\processador|FD|BancoReg|registrador~767_q ),
	.datad(!\processador|FD|BancoReg|registrador~799_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1634_combout ),
	.datag(!\processador|FD|BancoReg|registrador~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1087 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1087 .lut_mask = 64'h05050505BBBBAAFF;
defparam \processador|FD|BancoReg|registrador~1087 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~895feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~895feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~895feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~895feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~895feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~895feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \processador|FD|BancoReg|registrador~895 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~895 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~895 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~863feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~863feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~863feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~863feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~863feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~863feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N28
dffeas \processador|FD|BancoReg|registrador~863 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~863 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N46
dffeas \processador|FD|BancoReg|registrador~927 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~927 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \processador|FD|BancoReg|registrador~831 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~831 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~831 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1638 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1638_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~831_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~863_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~895_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~927_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~895_q ),
	.datad(!\processador|FD|BancoReg|registrador~863_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~927_q ),
	.datag(!\processador|FD|BancoReg|registrador~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1638 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1638 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~1638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \processador|FD|BancoReg|registrador~1023 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1023 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1023 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1055feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1055feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1055feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1055feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1055feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1055feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \processador|FD|BancoReg|registrador~1055 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1055feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1055 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1055 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~991feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~991feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[25]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~991feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~991feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~991feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~991feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \processador|FD|BancoReg|registrador~991 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~991 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N47
dffeas \processador|FD|BancoReg|registrador~959 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~959 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~959 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1091 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1091_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1638_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1638_combout  & (\processador|FD|BancoReg|registrador~959_q )) # (\processador|FD|BancoReg|registrador~1638_combout  & 
// (((\processador|FD|BancoReg|registrador~991_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1638_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1638_combout  & (\processador|FD|BancoReg|registrador~1023_q )) # (\processador|FD|BancoReg|registrador~1638_combout  & 
// (((\processador|FD|BancoReg|registrador~1055_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1638_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1023_q ),
	.datad(!\processador|FD|BancoReg|registrador~1055_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~991_q ),
	.datag(!\processador|FD|BancoReg|registrador~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1091 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1091 .lut_mask = 64'h2626263737372637;
defparam \processador|FD|BancoReg|registrador~1091 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1095 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1095_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1091_combout  & ( (\processador|FD|BancoReg|registrador~1087_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1091_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1079_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1083_combout ))) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1091_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & \processador|FD|BancoReg|registrador~1087_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1091_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1079_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1083_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1079_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1083_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1087_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1095 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1095 .lut_mask = 64'h535300F053530FFF;
defparam \processador|FD|BancoReg|registrador~1095 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[25]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[25]~1_combout  = ( \processador|FD|BancoReg|registrador~1095_combout  & ( !\processador|FD|BancoReg|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1095_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[25]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[25]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|BancoReg|saidaA[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~1_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~1_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~1_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  = CARRY(( \processador|FD|SOMA_JAL|Add0~5_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|SOMA_JAL|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .lut_mask = 64'h0000FF7700000F0F;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout  = ( \processador|FD|SOMA_JAL|Add0~5_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[25]~1_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~5_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|BancoReg|saidaA[25]~1_combout )))) ) ) ) # ( 
// \processador|FD|SOMA_JAL|Add0~5_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # ((\processador|FD|BancoReg|saidaA[25]~1_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~5_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[25]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[25]~1_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~5_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \processador|FD|fetchInstruction|PC|DOUT[25] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~9_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  = CARRY(( \processador|FD|SOMA_JAL|Add0~9_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .lut_mask = 64'h0000F7F7000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|BancoReg|saidaA[26]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|BancoReg|saidaA[26]~2_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~9_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|BancoReg|saidaA[26]~2_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & \processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|BancoReg|saidaA[26]~2_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|SOMA_JAL|Add0~9_sumout )) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~9_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[26] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~13_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  = CARRY(( \processador|FD|SOMA_JAL|Add0~13_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(gnd),
	.datad(!\processador|FD|SOMA_JAL|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .lut_mask = 64'h0000FF77000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~13_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|BancoReg|saidaA[27]~3_combout ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~13_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~3_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~13_sumout ))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|BancoReg|saidaA[27]~3_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~13_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~3_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[27]~3_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|SOMA_JAL|Add0~13_sumout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[27] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N46
dffeas \processador|FD|memRAM|memRAM~66 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[27]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|palavraControle[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|memRAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|memRAM~66 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|memRAM~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & 
// \processador|FD|BancoReg|saidaA[27]~3_combout )) # (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[27]~3_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) # ( 
// !\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0] & (\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & \processador|FD|BancoReg|saidaA[27]~3_combout )) # 
// (\processador|UC|UC_ULA|ULActrl [0] & ((\processador|FD|BancoReg|saidaA[27]~3_combout ) # (\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[27]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0 .lut_mask = 64'h022A022A577F577F;
defparam \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[27]~4 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[27]~4_combout  = ( \processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal0~0_combout  & (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[27]~4 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[27]~4 .lut_mask = 64'h0044004488CC88CC;
defparam \processador|FD|ULA_32bits|mSaidaULA[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~4 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[27]~4_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # (\processador|FD|SOMA_JAL|Add0~13_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # (\processador|FD|memRAM|memRAM~66_q 
// )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[27]~4_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout )) # 
// (\processador|FD|SOMA_JAL|Add0~13_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|memRAM|memRAM~66_q )))) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~13_sumout  & 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((!\processador|FD|muxULAram|saida_MUX[11]~0_combout ) # (\processador|FD|memRAM|memRAM~66_q )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|SOMA_JAL|Add0~13_sumout  & 
// (!\processador|FD|muxULAram|saida_MUX[11]~0_combout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (((\processador|FD|muxULAram|saida_MUX[11]~0_combout  & \processador|FD|memRAM|memRAM~66_q )))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~13_sumout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datad(!\processador|FD|memRAM|memRAM~66_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .lut_mask = 64'h404370734C4F7C7F;
defparam \processador|FD|muxULAram|saida_MUX[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \processador|FD|BancoReg|registrador~193 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~193 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1680 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1680_combout  = ( \processador|FD|BancoReg|registrador~321_q  & ( \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~65_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~193_q )) ) ) ) # ( !\processador|FD|BancoReg|registrador~321_q  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~65_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (\processador|FD|BancoReg|registrador~193_q )) ) ) ) # ( \processador|FD|BancoReg|registrador~321_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~449_q ) ) ) ) # ( !\processador|FD|BancoReg|registrador~321_q  & ( !\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ( (\processador|FD|BancoReg|registrador~449_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~33_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~193_q ),
	.datab(!\processador|FD|BancoReg|registrador~449_q ),
	.datac(!\processador|FD|BancoReg|registrador~65_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~321_q ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1680 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1680 .lut_mask = 64'h0033FF330F550F55;
defparam \processador|FD|BancoReg|registrador~1680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1681 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1681_combout  = ( \processador|FD|BancoReg|registrador~353_q  & ( \processador|FD|BancoReg|registrador~97_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~481_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~225_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~353_q  & ( \processador|FD|BancoReg|registrador~97_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~481_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~225_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~353_q  & ( !\processador|FD|BancoReg|registrador~97_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~32_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~481_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((\processador|FD|BancoReg|registrador~225_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~353_q  & ( !\processador|FD|BancoReg|registrador~97_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (\processador|FD|BancoReg|registrador~481_q )) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// ((\processador|FD|BancoReg|registrador~225_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~481_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datad(!\processador|FD|BancoReg|registrador~225_q ),
	.datae(!\processador|FD|BancoReg|registrador~353_q ),
	.dataf(!\processador|FD|BancoReg|registrador~97_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1681 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1681 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \processador|FD|BancoReg|registrador~1681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[27]~112 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[27]~112_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// \processador|FD|BancoReg|registrador~1680_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~29_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~31_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & 
// \processador|FD|BancoReg|registrador~1681_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1680_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1681_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[27]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[27]~112 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[27]~112 .lut_mask = 64'h00AA0A0A00000000;
defparam \processador|FD|BancoReg|saidaB[27]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1]) # 
// (\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & 
// (((\processador|FD|BancoReg|registrador~1146_combout  & !\processador|FD|BancoReg|Equal1~0_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout )) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((\processador|FD|BancoReg|registrador~1146_combout  & !\processador|FD|BancoReg|Equal1~0_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout )) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout  & ( (\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout  & 
// \processador|UC|UC_ULA|ULActrl [1]) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit28|soma|Add1~1_sumout ),
	.datab(!\processador|FD|BancoReg|registrador~1146_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0 .lut_mask = 64'h050535053505F5F5;
defparam \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[28]~5 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[28]~5_combout  = ( \processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((!\processador|UC|Equal0~0_combout ) # 
// (\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) # ( !\processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout  & ( (\processador|UC|Equal0~0_combout  & (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) )

	.dataa(!\processador|UC|Equal0~0_combout ),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[28]~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[28]~5 .lut_mask = 64'h040404048C8C8C8C;
defparam \processador|FD|ULA_32bits|mSaidaULA[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~5 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~5_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|memRAM|memRAM~67_q  ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[28]~5_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// \processador|FD|SOMA_JAL|Add0~17_sumout  ) ) )

	.dataa(!\processador|FD|memRAM|memRAM~67_q ),
	.datab(!\processador|FD|SOMA_JAL|Add0~17_sumout ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[28]~5_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .lut_mask = 64'h333300FF0F0F5555;
defparam \processador|FD|muxULAram|saida_MUX[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N22
dffeas \processador|FD|BancoReg|registrador~194 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~194 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1682 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1682_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~66_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~98_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~98_q ),
	.datad(!\processador|FD|BancoReg|registrador~66_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1682 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1682 .lut_mask = 64'h028A028A33333333;
defparam \processador|FD|BancoReg|registrador~1682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1130 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1130_combout  = ( \processador|FD|BancoReg|registrador~1682_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~226_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1682_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~194_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~194_q ),
	.datad(!\processador|FD|BancoReg|registrador~226_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1682_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1130 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1130 .lut_mask = 64'h02020202CCEECCEE;
defparam \processador|FD|BancoReg|registrador~1130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~994feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~994feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~994feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~994feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~994feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~994feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N34
dffeas \processador|FD|BancoReg|registrador~994 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~994 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \processador|FD|BancoReg|registrador~1026 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1026 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \processador|FD|BancoReg|registrador~1058 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1058 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1058 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \processador|FD|BancoReg|registrador~930 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~930 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N31
dffeas \processador|FD|BancoReg|registrador~898 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~898 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N10
dffeas \processador|FD|BancoReg|registrador~866 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~866 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N2
dffeas \processador|FD|BancoReg|registrador~834 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~834 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1694 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1694_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~834_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~866_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~898_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~930_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~930_q ),
	.datac(!\processador|FD|BancoReg|registrador~898_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~866_q ),
	.datag(!\processador|FD|BancoReg|registrador~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1694 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1694 .lut_mask = 64'h0A550A770AFF0A77;
defparam \processador|FD|BancoReg|registrador~1694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~962feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~962feeder_combout  = \processador|FD|muxULAram|saida_MUX[28]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~962feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~962feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~962feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processador|FD|BancoReg|registrador~962feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \processador|FD|BancoReg|registrador~962 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~962 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~962 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1142 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1142_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1694_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((!\processador|FD|BancoReg|registrador~1694_combout  & ((\processador|FD|BancoReg|registrador~962_q ))) # (\processador|FD|BancoReg|registrador~1694_combout  & 
// (\processador|FD|BancoReg|registrador~994_q ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1694_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1694_combout  & (\processador|FD|BancoReg|registrador~1026_q )) # (\processador|FD|BancoReg|registrador~1694_combout  & 
// ((\processador|FD|BancoReg|registrador~1058_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~994_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1026_q ),
	.datad(!\processador|FD|BancoReg|registrador~1058_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1694_combout ),
	.datag(!\processador|FD|BancoReg|registrador~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1142 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1142 .lut_mask = 64'h03030303DDDDCCFF;
defparam \processador|FD|BancoReg|registrador~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1686 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1686_combout  = ( \processador|FD|BancoReg|registrador~322_q  & ( \processador|FD|BancoReg|registrador~354_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~322_q  & ( 
// \processador|FD|BancoReg|registrador~354_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~322_q  & ( !\processador|FD|BancoReg|registrador~354_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~322_q  & ( 
// !\processador|FD|BancoReg|registrador~354_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~322_q ),
	.dataf(!\processador|FD|BancoReg|registrador~354_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1686 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1686 .lut_mask = 64'h111191915151D1D1;
defparam \processador|FD|BancoReg|registrador~1686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1134 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1134_combout  = ( \processador|FD|BancoReg|registrador~450_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1686_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|registrador~1686_combout ) # (\processador|FD|BancoReg|registrador~482_q )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~450_q  & ( (\processador|FD|BancoReg|registrador~1686_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~482_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1686_combout ),
	.datad(!\processador|FD|BancoReg|registrador~482_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~450_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1134 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1134 .lut_mask = 64'h0C0E0C0E2C2E2C2E;
defparam \processador|FD|BancoReg|registrador~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~610feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~610feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~610feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N1
dffeas \processador|FD|BancoReg|registrador~610 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~610 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \processador|FD|BancoReg|registrador~642 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~642 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~674feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~674feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~674feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~674feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \processador|FD|BancoReg|registrador~674 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~674 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~674 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~578feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~578feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[28]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~578feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~578feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~578feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~578feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \processador|FD|BancoReg|registrador~578 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~578 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~578 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1690 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1690_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (((\processador|FD|BancoReg|registrador~578_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~610_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~642_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~674_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~11_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~610_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~642_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~674_q ),
	.datag(!\processador|FD|BancoReg|registrador~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1690 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1690 .lut_mask = 64'h0C770C330C770CFF;
defparam \processador|FD|BancoReg|registrador~1690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \processador|FD|BancoReg|registrador~770 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~770 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N52
dffeas \processador|FD|BancoReg|registrador~802 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~802 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N58
dffeas \processador|FD|BancoReg|registrador~738 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~738 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N58
dffeas \processador|FD|BancoReg|registrador~706 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~706 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~706 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1138 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1138_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1690_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1690_combout  & (\processador|FD|BancoReg|registrador~706_q )) # (\processador|FD|BancoReg|registrador~1690_combout  & 
// (((\processador|FD|BancoReg|registrador~738_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1690_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1690_combout  & (\processador|FD|BancoReg|registrador~770_q )) # (\processador|FD|BancoReg|registrador~1690_combout  & 
// (((\processador|FD|BancoReg|registrador~802_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1690_combout ),
	.datac(!\processador|FD|BancoReg|registrador~770_q ),
	.datad(!\processador|FD|BancoReg|registrador~802_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~738_q ),
	.datag(!\processador|FD|BancoReg|registrador~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1138 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1138 .lut_mask = 64'h2626263737372637;
defparam \processador|FD|BancoReg|registrador~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1146 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1146_combout  = ( \processador|FD|BancoReg|registrador~1134_combout  & ( \processador|FD|BancoReg|registrador~1138_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|BancoReg|registrador~1130_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1142_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1134_combout  & ( \processador|FD|BancoReg|registrador~1138_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~9_combout )) # (\processador|FD|BancoReg|registrador~1130_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1142_combout )))) ) ) ) # ( \processador|FD|BancoReg|registrador~1134_combout  & ( !\processador|FD|BancoReg|registrador~1138_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1130_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1142_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1134_combout  & ( !\processador|FD|BancoReg|registrador~1138_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1130_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1142_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1130_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1142_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1134_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1146 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1146 .lut_mask = 64'h404370734C4F7C7F;
defparam \processador|FD|BancoReg|registrador~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~17_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( 
// \processador|FD|SOMA_JAL|Add0~17_sumout  ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|SOMA_JAL|Add0~17_sumout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .lut_mask = 64'h0000FF0000000808;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  & ( (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ) # ((!\processador|FD|BancoReg|Equal1~0_combout  & 
// \processador|FD|BancoReg|registrador~1146_combout )) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout  & ( (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & (!\processador|FD|BancoReg|Equal1~0_combout  & 
// \processador|FD|BancoReg|registrador~1146_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1146_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .lut_mask = 64'h00440044AAEEAAEE;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout  = ( \processador|FD|SOMA_JAL|Add0~17_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  ) ) # ( !\processador|FD|SOMA_JAL|Add0~17_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & (\processador|UC|Equal1~0_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~17_sumout  & ( 
// !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (((!\processador|UC|Equal1~0_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[12]~1_combout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~28_combout ),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~17_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .lut_mask = 64'h0000E6A2195DFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N4
dffeas \processador|FD|fetchInstruction|PC|DOUT[28] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  = ( \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ( (!\processador|FD|BancoReg|Equal1~0_combout  & \processador|FD|BancoReg|registrador~1163_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1163_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .lut_mask = 64'h00FF00FF0C0C0C0C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout  = ( \processador|FD|SOMA_JAL|Add0~21_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  ) ) # ( !\processador|FD|SOMA_JAL|Add0~21_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & (\processador|UC|Equal1~0_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~21_sumout  & ( 
// !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (((!\processador|UC|Equal1~0_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[12]~1_combout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~28_combout ),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~21_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .lut_mask = 64'h0000E6A2195DFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N23
dffeas \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N27
cyclonev_lcell_comb \processador|FD|ULA_32bits|mSaidaULA[29]~6 (
// Equation(s):
// \processador|FD|ULA_32bits|mSaidaULA[29]~6_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & ((\processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|Equal0~0_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|UC|Equal0~0_combout  & (!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout  & 
// \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal0~0_combout ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[24]~0_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|mSaidaULA[29]~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|mSaidaULA[29]~6 .lut_mask = 64'h00C000C030F030F0;
defparam \processador|FD|ULA_32bits|mSaidaULA[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~6 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~6_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[29]~6_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout ) # 
// (\processador|FD|memRAM|memRAM~68_q ) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & \processador|FD|memRAM|memRAM~68_q ) ) ) 
// ) # ( \processador|FD|ULA_32bits|mSaidaULA[29]~6_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~21_sumout ))) # 
// (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// (!\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ((\processador|FD|SOMA_JAL|Add0~21_sumout ))) # (\processador|FD|muxULAram|saida_MUX[11]~33_combout  & (\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.datab(!\processador|FD|memRAM|memRAM~68_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~21_sumout ),
	.datae(!\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \processador|FD|muxULAram|saida_MUX[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \processador|FD|BancoReg|registrador~99 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~99 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1702 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1702_combout  = ( \processador|FD|BancoReg|registrador~99_q  & ( \processador|FD|BancoReg|registrador~67_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~99_q  & ( 
// \processador|FD|BancoReg|registrador~67_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & !\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~99_q  & ( !\processador|FD|BancoReg|registrador~67_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~99_q  & ( 
// !\processador|FD|BancoReg|registrador~67_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & \processador|FD|fetchInstruction|ROM|memROM~27_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~99_q ),
	.dataf(!\processador|FD|BancoReg|registrador~67_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1702 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1702 .lut_mask = 64'h050545458585C5C5;
defparam \processador|FD|BancoReg|registrador~1702 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1147 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1147_combout  = ( \processador|FD|BancoReg|registrador~195_q  & ( \processador|FD|BancoReg|registrador~227_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~1702_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~195_q  & ( 
// \processador|FD|BancoReg|registrador~227_q  & ( (\processador|FD|BancoReg|registrador~1702_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~195_q  & ( !\processador|FD|BancoReg|registrador~227_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1702_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|BancoReg|registrador~1702_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~195_q  & ( 
// !\processador|FD|BancoReg|registrador~227_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|BancoReg|registrador~1702_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1702_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~195_q ),
	.dataf(!\processador|FD|BancoReg|registrador~227_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1147 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1147 .lut_mask = 64'h0A0A5A0A0F0A5F0A;
defparam \processador|FD|BancoReg|registrador~1147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \processador|FD|BancoReg|registrador~643 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~643 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \processador|FD|BancoReg|registrador~611 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~611 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N37
dffeas \processador|FD|BancoReg|registrador~675 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~675 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~675 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~579feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~579feeder_combout  = \processador|FD|muxULAram|saida_MUX[29]~6_combout 

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~579feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~579feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~579feeder .lut_mask = 64'h3333333333333333;
defparam \processador|FD|BancoReg|registrador~579feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N55
dffeas \processador|FD|BancoReg|registrador~579 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~579 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1710 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1710_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|BancoReg|registrador~579_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~611_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~643_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|BancoReg|registrador~675_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~643_q ),
	.datad(!\processador|FD|BancoReg|registrador~611_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~675_q ),
	.datag(!\processador|FD|BancoReg|registrador~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1710 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1710 .lut_mask = 64'h195D1919195D5D5D;
defparam \processador|FD|BancoReg|registrador~1710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \processador|FD|BancoReg|registrador~771 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~771 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N16
dffeas \processador|FD|BancoReg|registrador~739 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~739 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~739 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~803feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~803feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~803feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~803feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~803feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~803feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N26
dffeas \processador|FD|BancoReg|registrador~803 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~803 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~803 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~707feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~707feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~707feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~707feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~707feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~707feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N53
dffeas \processador|FD|BancoReg|registrador~707 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~707 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~707 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1155 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1155_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1710_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1710_combout  & (\processador|FD|BancoReg|registrador~707_q )) # (\processador|FD|BancoReg|registrador~1710_combout  & 
// (((\processador|FD|BancoReg|registrador~739_q )))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|BancoReg|registrador~1710_combout )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1710_combout  & (\processador|FD|BancoReg|registrador~771_q )) # (\processador|FD|BancoReg|registrador~1710_combout  & 
// (((\processador|FD|BancoReg|registrador~803_q )))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1710_combout ),
	.datac(!\processador|FD|BancoReg|registrador~771_q ),
	.datad(!\processador|FD|BancoReg|registrador~739_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~803_q ),
	.datag(!\processador|FD|BancoReg|registrador~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1155 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1155 .lut_mask = 64'h2637262626373737;
defparam \processador|FD|BancoReg|registrador~1155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~995feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~995feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~995feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~995feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \processador|FD|BancoReg|registrador~995 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~995 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \processador|FD|BancoReg|registrador~1027 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1027 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1027 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~867feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~867feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~867feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~867feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N46
dffeas \processador|FD|BancoReg|registrador~867 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~867 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas \processador|FD|BancoReg|registrador~899 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~899 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~899 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~931feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~931feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~931feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~931feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~931feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~931feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \processador|FD|BancoReg|registrador~931 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~931 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \processador|FD|BancoReg|registrador~835 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~835 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1714 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1714_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~835_q  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~867_q ))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~899_q  & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((((\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~931_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datab(!\processador|FD|BancoReg|registrador~867_q ),
	.datac(!\processador|FD|BancoReg|registrador~899_q ),
	.datad(!\processador|FD|BancoReg|registrador~931_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1714 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1714 .lut_mask = 64'h1B1B0A5F55555555;
defparam \processador|FD|BancoReg|registrador~1714 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1059feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~1059feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1059feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1059feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1059feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~1059feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \processador|FD|BancoReg|registrador~1059 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~1059feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1059 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1059 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~963feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~963feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[29]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~963feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~963feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~963feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~963feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N52
dffeas \processador|FD|BancoReg|registrador~963 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~963 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~963 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1159 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1159_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((((\processador|FD|BancoReg|registrador~1714_combout ))))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1714_combout  & (((\processador|FD|BancoReg|registrador~963_q )))) # (\processador|FD|BancoReg|registrador~1714_combout  & 
// (\processador|FD|BancoReg|registrador~995_q )))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1714_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|BancoReg|registrador~1714_combout  & (\processador|FD|BancoReg|registrador~1027_q )) # (\processador|FD|BancoReg|registrador~1714_combout  & 
// ((\processador|FD|BancoReg|registrador~1059_q )))))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~995_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1027_q ),
	.datad(!\processador|FD|BancoReg|registrador~1714_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1059_q ),
	.datag(!\processador|FD|BancoReg|registrador~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1159 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1159 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \processador|FD|BancoReg|registrador~1159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N41
dffeas \processador|FD|BancoReg|registrador~483 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~483 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~483 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1706 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1706_combout  = ( \processador|FD|BancoReg|registrador~355_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~323_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~355_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~323_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~27_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datad(!\processador|FD|BancoReg|registrador~323_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~355_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1706 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1706 .lut_mask = 64'h0383038323A323A3;
defparam \processador|FD|BancoReg|registrador~1706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1151 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1151_combout  = ( \processador|FD|BancoReg|registrador~1706_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~483_q )) ) ) # ( !\processador|FD|BancoReg|registrador~1706_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// \processador|FD|BancoReg|registrador~451_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~483_q ),
	.datad(!\processador|FD|BancoReg|registrador~451_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1706_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1151 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1151 .lut_mask = 64'h00220022CECECECE;
defparam \processador|FD|BancoReg|registrador~1151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1163 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1163_combout  = ( \processador|FD|BancoReg|registrador~1151_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout ) # 
// (\processador|FD|BancoReg|registrador~1159_combout ) ) ) ) # ( !\processador|FD|BancoReg|registrador~1151_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// \processador|FD|BancoReg|registrador~1159_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~1151_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// (\processador|FD|BancoReg|registrador~1147_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~1155_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1151_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (\processador|FD|BancoReg|registrador~1147_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~1155_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1147_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1155_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1159_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1151_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1163 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1163 .lut_mask = 64'h272727270055AAFF;
defparam \processador|FD|BancoReg|registrador~1163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  & ( ((\processador|UC|UC_ULA|ULActrl [0] & 
// \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout )) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  & ( 
// ((!\processador|FD|BancoReg|registrador~1163_combout  & (\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout )) # (\processador|FD|BancoReg|registrador~1163_combout  & 
// ((\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ) # (\processador|UC|UC_ULA|ULActrl [0])))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) ) # ( \processador|FD|BancoReg|Equal1~0_combout  & ( !\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  & ( 
// (!\processador|UC|UC_ULA|ULActrl [1] & (\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout )) ) ) ) # ( !\processador|FD|BancoReg|Equal1~0_combout  & ( !\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout  & ( 
// (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|registrador~1163_combout  & (\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|inverte_B|Add0~21_sumout )) # (\processador|FD|BancoReg|registrador~1163_combout  & 
// ((\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ) # (\processador|UC|UC_ULA|ULActrl [0]))))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|BancoReg|registrador~1163_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~21_sumout ),
	.datae(!\processador|FD|BancoReg|Equal1~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit29|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0 .lut_mask = 64'h022A000A577F555F;
defparam \processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~0 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~0_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( (!\processador|FD|BancoReg|saidaA[1]~6_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|BancoReg|saidaA[0]~7_combout  & !\processador|UC|UC_ULA|ULActrl [0])) # (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|BancoReg|saidaA[0]~7_combout )))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( 
// \processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[1]~6_combout  & ((!\processador|UC|UC_ULA|ULActrl [0])))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (\processador|FD|BancoReg|saidaA[1]~6_combout  & (!\processador|FD|BancoReg|saidaA[0]~7_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( !\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( 
// (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|BancoReg|saidaA[0]~7_combout  & !\processador|UC|UC_ULA|ULActrl [0])))) # (\processador|UC|UC_ULA|ULActrl [1] & (\processador|FD|BancoReg|saidaA[1]~6_combout  & 
// (\processador|FD|BancoReg|saidaA[0]~7_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout  & ( !\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0]) # 
// ((!\processador|FD|BancoReg|saidaA[1]~6_combout  & !\processador|FD|BancoReg|saidaA[0]~7_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[1]~6_combout  & (!\processador|FD|BancoReg|saidaA[0]~7_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|BancoReg|saidaA[1]~6_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~7_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl [0]),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~41_sumout ),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~0 .lut_mask = 64'hEAC0A10198108404;
defparam \processador|FD|ULA_32bits|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~1 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~1_combout  = ( \processador|FD|ULA_32bits|Equal0~0_combout  & ( \processador|UC|UC_ULA|ULActrl [0] & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[2]~5_combout  & 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout )))) ) ) ) # ( \processador|FD|ULA_32bits|Equal0~0_combout  & ( !\processador|UC|UC_ULA|ULActrl [0] & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[2]~5_combout ) # 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[2]~5_combout  $ (!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout  $ 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit0|soma|Add0~0_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~33_sumout ),
	.datae(!\processador|FD|ULA_32bits|Equal0~0_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~1 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~1 .lut_mask = 64'h0000EB9C0000C914;
defparam \processador|FD|ULA_32bits|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~2 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~2_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|Equal0~1_combout  & (!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout  $ 
// (!\processador|FD|BancoReg|saidaA[3]~8_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|Equal0~1_combout  & 
// (!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout  $ (\processador|FD|BancoReg|saidaA[3]~8_combout ))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// (\processador|FD|ULA_32bits|Equal0~1_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|BancoReg|saidaA[3]~8_combout )) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout  & ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// (\processador|FD|ULA_32bits|Equal0~1_combout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[3]~8_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~1_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit2|soma|Add1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~45_sumout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~2 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~2 .lut_mask = 64'h5550500044111144;
defparam \processador|FD|ULA_32bits|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~3 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~3_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~2_combout  & (!\processador|FD|BancoReg|saidaA[4]~10_combout  & 
// (!\processador|UC|UC_ULA|ULActrl [1] & !\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~2_combout  & 
// (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[4]~10_combout ) # (!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout )))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout 
//  & ( (\processador|FD|ULA_32bits|Equal0~2_combout  & (((!\processador|FD|BancoReg|saidaA[4]~10_combout  & !\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout )) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~2_combout  & ((!\processador|FD|BancoReg|saidaA[4]~10_combout ) # ((!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ) # (\processador|UC|UC_ULA|ULActrl 
// [1])))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[4]~10_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~53_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit4|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~3 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~3 .lut_mask = 64'h5545450550404000;
defparam \processador|FD|ULA_32bits|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~4 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~4_combout  = ( \processador|FD|BancoReg|saidaA[5]~12_combout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|Equal0~3_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[5]~12_combout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( (!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|Equal0~3_combout ) ) ) ) # ( \processador|FD|BancoReg|saidaA[5]~12_combout  & 
// ( !\processador|UC|UC_ULA|ULActrl [1] & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout  & (\processador|FD|ULA_32bits|Equal0~3_combout  & !\processador|UC|UC_ULA|ULActrl [0])) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~12_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl [1] & ( (\processador|FD|ULA_32bits|Equal0~3_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ) # (!\processador|UC|UC_ULA|ULActrl [0]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit5|soma|Add1~1_sumout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~61_sumout ),
	.datac(!\processador|FD|ULA_32bits|Equal0~3_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl [0]),
	.datae(!\processador|FD|BancoReg|saidaA[5]~12_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~4 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~4 .lut_mask = 64'h0F0C0C000A0A0A0A;
defparam \processador|FD|ULA_32bits|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~5 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~5_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  & ( (!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout  & (\processador|FD|ULA_32bits|Equal0~4_combout  & 
// \processador|UC|UC_ULA|ULActrl [1])) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  & ( (\processador|FD|ULA_32bits|Equal0~4_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// ((!\processador|FD|BancoReg|saidaA[6]~9_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout )))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout 
//  & ( (\processador|FD|ULA_32bits|Equal0~4_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[6]~9_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout )))) ) ) ) # 
// ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout  & ( (\processador|FD|ULA_32bits|Equal0~4_combout  & ((!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ) # (!\processador|UC|UC_ULA|ULActrl [1]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit6|soma|Add1~1_sumout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~4_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[6]~9_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~5 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~5 .lut_mask = 64'h3232320232020202;
defparam \processador|FD|ULA_32bits|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~6 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~6_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( \processador|FD|ULA_32bits|Equal0~5_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|UC|UC_ULA|ULActrl [0] & 
// !\processador|FD|BancoReg|saidaA[7]~11_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout )) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout  & ( 
// \processador|FD|ULA_32bits|Equal0~5_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[7]~11_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit7|soma|Add1~1_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[7]~11_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~57_sumout ),
	.dataf(!\processador|FD|ULA_32bits|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~6 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~6 .lut_mask = 64'h00000000FACACA0A;
defparam \processador|FD|ULA_32bits|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~7 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~7_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~6_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[8]~14_combout  & 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// \processador|FD|ULA_32bits|Equal0~6_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[8]~14_combout ) # ((!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (((!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[8]~14_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit8|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~69_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~7 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~7 .lut_mask = 64'h00000000FCACAC0C;
defparam \processador|FD|ULA_32bits|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~8 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~8_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & ( (!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout  & (\processador|FD|ULA_32bits|Equal0~7_combout  & 
// \processador|UC|UC_ULA|ULActrl [1])) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & ( (\processador|FD|ULA_32bits|Equal0~7_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// ((!\processador|FD|BancoReg|saidaA[9]~16_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout )))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & ( (\processador|FD|ULA_32bits|Equal0~7_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[9]~16_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout  & ( (\processador|FD|ULA_32bits|Equal0~7_combout  & 
// ((!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ) # (!\processador|UC|UC_ULA|ULActrl [1]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit9|soma|Add1~1_sumout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~8 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~8 .lut_mask = 64'h3232320232020202;
defparam \processador|FD|ULA_32bits|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~9 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~9_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|Equal0~8_combout  & (\processador|UC|UC_ULA|ULActrl [1] & 
// !\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout )) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|Equal0~8_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|BancoReg|saidaA[10]~13_combout )) # (\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|Equal0~8_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[10]~13_combout )) # (\processador|UC|UC_ULA|ULActrl [1] & 
// ((!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout  & ( (\processador|FD|ULA_32bits|Equal0~8_combout  & ((!\processador|UC|UC_ULA|ULActrl 
// [1]) # (!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[10]~13_combout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~8_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|ULA_bit10|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~9 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~9 .lut_mask = 64'h3330232023200300;
defparam \processador|FD|ULA_32bits|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~10 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~10_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|BancoReg|saidaA[11]~15_combout  & ( (\processador|FD|ULA_32bits|Equal0~9_combout  & !\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ) ) ) ) # 
// ( !\processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|BancoReg|saidaA[11]~15_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout  & (!\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|Equal0~9_combout )) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|BancoReg|saidaA[11]~15_combout  & ( (\processador|FD|ULA_32bits|Equal0~9_combout  & !\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// !\processador|FD|BancoReg|saidaA[11]~15_combout  & ( (\processador|FD|ULA_32bits|Equal0~9_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ) # (!\processador|UC|UC_ULA|ULActrl [0]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~73_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|Equal0~9_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit11|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|BancoReg|saidaA[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~10 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~10 .lut_mask = 64'h0E0E0F0008080F00;
defparam \processador|FD|ULA_32bits|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~11 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~11_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~10_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|BancoReg|saidaA[12]~18_combout  & 
// !\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout )) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~10_combout  
// & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|BancoReg|saidaA[12]~18_combout ) # (!\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout 
// )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|ULA_32bits|ULA_bit12|soma|Add1~1_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[12]~18_combout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~85_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~11 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~11 .lut_mask = 64'h00000000EEE4E444;
defparam \processador|FD|ULA_32bits|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~12 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~12_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~11_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout  & 
// (!\processador|FD|BancoReg|saidaA[13]~20_combout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~11_combout  & 
// ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ) # ((!\processador|FD|BancoReg|saidaA[13]~20_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout 
// )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~93_sumout ),
	.datac(!\processador|FD|BancoReg|saidaA[13]~20_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit13|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~12 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~12 .lut_mask = 64'h00000000FDA8D580;
defparam \processador|FD|ULA_32bits|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~13 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~13_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  & ( \processador|FD|ULA_32bits|Equal0~12_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|UC|UC_ULA|ULActrl [0] & 
// !\processador|FD|BancoReg|saidaA[14]~17_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout )) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout  & ( 
// \processador|FD|ULA_32bits|Equal0~12_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[14]~17_combout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|ULA_32bits|ULA_bit14|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|BancoReg|saidaA[14]~17_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~81_sumout ),
	.dataf(!\processador|FD|ULA_32bits|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~13 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~13 .lut_mask = 64'h00000000EEE4E444;
defparam \processador|FD|ULA_32bits|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~14 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~14_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|Equal0~13_combout ) ) 
// ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (!\processador|FD|BancoReg|saidaA[15]~19_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & \processador|FD|ULA_32bits|Equal0~13_combout )) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout  & \processador|FD|ULA_32bits|Equal0~13_combout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout  & ( (\processador|FD|ULA_32bits|Equal0~13_combout  & ((!\processador|FD|BancoReg|saidaA[15]~19_combout ) # (!\processador|UC|UC_ULA|ULActrl [0]))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[15]~19_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit15|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|Equal0~13_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|inverte_B|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~14 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~14 .lut_mask = 64'h00EE00F0008800F0;
defparam \processador|FD|ULA_32bits|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~15 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~15_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|Equal0~14_combout  & ( !\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout  ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// \processador|FD|ULA_32bits|Equal0~14_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[16]~22_combout ))) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|BancoReg|saidaA[16]~22_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~101_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|BancoReg|saidaA[16]~22_combout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit16|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~15 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~15 .lut_mask = 64'h00000000E8E8FF00;
defparam \processador|FD|ULA_32bits|Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~16 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~16_combout  = ( \processador|FD|ULA_32bits|Equal0~15_combout  & ( \processador|UC|UC_ULA|ULActrl [1] & ( !\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout  ) ) ) # ( \processador|FD|ULA_32bits|Equal0~15_combout  & 
// ( !\processador|UC|UC_ULA|ULActrl [1] & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[17]~24_combout ))) # (\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|BancoReg|saidaA[17]~24_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~109_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit17|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[17]~24_combout ),
	.datae(!\processador|FD|ULA_32bits|Equal0~15_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~16 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~16 .lut_mask = 64'h0000EE880000F0F0;
defparam \processador|FD|ULA_32bits|Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~17 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~17_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|Equal0~16_combout  & ( !\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout  ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// \processador|FD|ULA_32bits|Equal0~16_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~21_combout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ))) # (\processador|FD|BancoReg|saidaA[18]~21_combout  & 
// (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout )) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~21_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit18|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~97_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~17 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~17 .lut_mask = 64'h00000000EE88F0F0;
defparam \processador|FD|ULA_32bits|Equal0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~18 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~18_combout  = ( \processador|UC|UC_ULA|ULActrl [1] & ( \processador|FD|ULA_32bits|Equal0~17_combout  & ( !\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout  ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [1] & ( 
// \processador|FD|ULA_32bits|Equal0~17_combout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[19]~23_combout ))) # 
// (\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|BancoReg|saidaA[19]~23_combout )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~105_sumout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit19|soma|Add1~1_sumout ),
	.datad(!\processador|FD|BancoReg|saidaA[19]~23_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [1]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~18 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~18 .lut_mask = 64'h00000000EE88F0F0;
defparam \processador|FD|ULA_32bits|Equal0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~19 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~19_combout  = ( \processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|Equal0~18_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[20]~25_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ))) # (\processador|FD|BancoReg|saidaA[20]~25_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout )))) ) ) 
// ) # ( !\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|Equal0~18_combout  & ( ((!\processador|FD|BancoReg|saidaA[20]~25_combout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ))) # (\processador|FD|BancoReg|saidaA[20]~25_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~25_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~117_sumout ),
	.datae(!\processador|FD|ULA_32bits|ULA_bit20|soma|Add1~1_sumout ),
	.dataf(!\processador|FD|ULA_32bits|Equal0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~19 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~19 .lut_mask = 64'h00000000FBB3C880;
defparam \processador|FD|ULA_32bits|Equal0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~20 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~20_combout  = ( \processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|Equal0~19_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[21]~27_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ))) # (\processador|FD|BancoReg|saidaA[21]~27_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout )))) ) ) 
// ) # ( !\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout  & ( \processador|FD|ULA_32bits|Equal0~19_combout  & ( ((!\processador|FD|BancoReg|saidaA[21]~27_combout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ))) # (\processador|FD|BancoReg|saidaA[21]~27_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ))) # (\processador|UC|UC_ULA|ULActrl [1]) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[21]~27_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|UC|UC_ULA|ULActrl [0]),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~125_sumout ),
	.datae(!\processador|FD|ULA_32bits|ULA_bit21|soma|Add1~1_sumout ),
	.dataf(!\processador|FD|ULA_32bits|Equal0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~20 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~20 .lut_mask = 64'h00000000FBB3C880;
defparam \processador|FD|ULA_32bits|Equal0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~21 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~21_combout  = ( \processador|FD|ULA_32bits|Equal0~20_combout  & ( \processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout  & 
// ((!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ) # (!\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( \processador|FD|ULA_32bits|Equal0~20_combout  & ( !\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout  & ( 
// (!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0]))) # (\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout )))) ) ) 
// )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit22|soma|Add1~1_sumout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|UC|UC_ULA|ULActrl [0]),
	.datae(!\processador|FD|ULA_32bits|Equal0~20_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~21 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~21 .lut_mask = 64'h0000C8080000C8C8;
defparam \processador|FD|ULA_32bits|Equal0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~22 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~22_combout  = ( \processador|FD|BancoReg|saidaA[23]~26_combout  & ( \processador|UC|UC_ULA|ULActrl [0] & ( (!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout  & (\processador|UC|UC_ULA|ULActrl [1] & 
// \processador|FD|ULA_32bits|Equal0~21_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[23]~26_combout  & ( \processador|UC|UC_ULA|ULActrl [0] & ( (\processador|FD|ULA_32bits|Equal0~21_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout )) # (\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ))))) ) ) ) # ( \processador|FD|BancoReg|saidaA[23]~26_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl [0] & ( (\processador|FD|ULA_32bits|Equal0~21_combout  & ((!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout )) # (\processador|UC|UC_ULA|ULActrl [1] & 
// ((!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ))))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[23]~26_combout  & ( !\processador|UC|UC_ULA|ULActrl [0] & ( (\processador|FD|ULA_32bits|Equal0~21_combout  & 
// ((!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ) # (!\processador|UC|UC_ULA|ULActrl [1]))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|inverte_B|Add0~121_sumout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit23|soma|Add1~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|Equal0~21_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[23]~26_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~22 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~22 .lut_mask = 64'h00FC00AC00AC000C;
defparam \processador|FD|ULA_32bits|Equal0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~23 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~23_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~22_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[24]~0_combout  & 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ))) # (\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// \processador|FD|ULA_32bits|Equal0~22_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[24]~0_combout ) # ((!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (((!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~1_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|ULA_32bits|ULA_bit24|soma|Add1~1_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~23 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~23 .lut_mask = 64'h00000000EFE08F80;
defparam \processador|FD|ULA_32bits|Equal0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~24 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~24_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|Equal0~23_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & (!\processador|FD|BancoReg|saidaA[25]~1_combout  & 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & (((!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// \processador|FD|ULA_32bits|Equal0~23_combout  & ( (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|BancoReg|saidaA[25]~1_combout ) # ((!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout )))) # (\processador|UC|UC_ULA|ULActrl [1] & 
// (((!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl [1]),
	.datab(!\processador|FD|BancoReg|saidaA[25]~1_combout ),
	.datac(!\processador|FD|ULA_32bits|ULA_bit25|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|inverte_B|Add0~5_sumout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|Equal0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~24 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~24 .lut_mask = 64'h00000000FAD8D850;
defparam \processador|FD|ULA_32bits|Equal0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~25 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~25_combout  = ( \processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~24_combout  & (!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  & 
// (!\processador|UC|UC_ULA|ULActrl [1] & !\processador|FD|BancoReg|saidaA[26]~2_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( \processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~24_combout  & 
// (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ) # (!\processador|FD|BancoReg|saidaA[26]~2_combout )))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl [0] & ( !\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout 
//  & ( (\processador|FD|ULA_32bits|Equal0~24_combout  & (((!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout  & !\processador|FD|BancoReg|saidaA[26]~2_combout )) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl [0] & ( 
// !\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~24_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ) # ((!\processador|FD|BancoReg|saidaA[26]~2_combout ) # (\processador|UC|UC_ULA|ULActrl 
// [1])))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~24_combout ),
	.datab(!\processador|FD|ULA_32bits|inverte_B|Add0~9_sumout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[26]~2_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl [0]),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit26|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~25 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~25 .lut_mask = 64'h5545450550404000;
defparam \processador|FD|ULA_32bits|Equal0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~26 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~26_combout  = ( \processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~25_combout  & (!\processador|UC|UC_ULA|ULActrl [0] & 
// (!\processador|UC|UC_ULA|ULActrl [1] & !\processador|FD|BancoReg|saidaA[27]~3_combout ))) ) ) ) # ( !\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & ( \processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( 
// (\processador|FD|ULA_32bits|Equal0~25_combout  & (!\processador|UC|UC_ULA|ULActrl [1] & ((!\processador|UC|UC_ULA|ULActrl [0]) # (!\processador|FD|BancoReg|saidaA[27]~3_combout )))) ) ) ) # ( \processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~25_combout  & (((!\processador|UC|UC_ULA|ULActrl [0] & !\processador|FD|BancoReg|saidaA[27]~3_combout )) # (\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( 
// !\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout  & ( !\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout  & ( (\processador|FD|ULA_32bits|Equal0~25_combout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # 
// ((!\processador|FD|BancoReg|saidaA[27]~3_combout ) # (\processador|UC|UC_ULA|ULActrl [1])))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~25_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|UC|UC_ULA|ULActrl [1]),
	.datad(!\processador|FD|BancoReg|saidaA[27]~3_combout ),
	.datae(!\processador|FD|ULA_32bits|inverte_B|Add0~13_sumout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit27|soma|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~26 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~26 .lut_mask = 64'h5545450550404000;
defparam \processador|FD|ULA_32bits|Equal0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~27 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~27_combout  = ( !\processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_32bits|Equal0~26_combout  & ( (!\processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl [1]) # (!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout )))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [1]),
	.datac(!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~1_sumout ),
	.datad(!\processador|FD|ULA_32bits|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_32bits|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_32bits|Equal0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~27 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~27 .lut_mask = 64'h00000000A8000000;
defparam \processador|FD|ULA_32bits|Equal0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_32bits|Equal0~28 (
// Equation(s):
// \processador|FD|ULA_32bits|Equal0~28_combout  = ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (\processador|FD|ULA_32bits|Equal0~27_combout  & 
// (!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # (\processador|UC|UC_ULA|ULActrl [1])))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout 
//  & ( (\processador|FD|ULA_32bits|Equal0~27_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((!\processador|UC|UC_ULA|ULActrl [1]))) # (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((!\processador|UC|UC_ULA|ULActrl [0]) # 
// (\processador|UC|UC_ULA|ULActrl [1]))))) ) ) ) # ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (\processador|FD|ULA_32bits|Equal0~27_combout  & 
// ((!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & (!\processador|UC|UC_ULA|ULActrl [0] & !\processador|UC|UC_ULA|ULActrl [1])) # (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((\processador|UC|UC_ULA|ULActrl [1]))))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (\processador|FD|ULA_32bits|Equal0~27_combout  & ((!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ) # ((!\processador|UC|UC_ULA|ULActrl 
// [0] & !\processador|UC|UC_ULA|ULActrl [1])))) ) ) )

	.dataa(!\processador|FD|ULA_32bits|Equal0~27_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl [1]),
	.datae(!\processador|FD|BancoReg|saidaA[31]~4_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|Equal0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|Equal0~28 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|Equal0~28 .lut_mask = 64'h5450400554054050;
defparam \processador|FD|ULA_32bits|Equal0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout  = SUM(( \processador|FD|SOMA_JAL|Add0~29_sumout  ) + ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|SOMA_JAL|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .lut_mask = 64'h0000FF5F000000FF;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  = (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ))) # 
// (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout  & (\processador|FD|BancoReg|saidaA[31]~4_combout ))

	.dataa(!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[31]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout  = ( \processador|FD|SOMA_JAL|Add0~29_sumout  & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  ) ) # ( !\processador|FD|SOMA_JAL|Add0~29_sumout  & ( 
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & ((\processador|UC|Equal1~0_combout )))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~29_sumout  & ( 
// !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout  & ( (!\processador|UC|palavraControle[12]~1_combout  & (((!\processador|UC|Equal1~0_combout )) # (\processador|FD|ULA_32bits|Equal0~28_combout ))) # 
// (\processador|UC|palavraControle[12]~1_combout  & (!\processador|FD|ULA_32bits|Equal0~28_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ))) ) ) )

	.dataa(!\processador|UC|palavraControle[12]~1_combout ),
	.datab(!\processador|FD|ULA_32bits|Equal0~28_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datad(!\processador|UC|Equal1~0_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~29_sumout ),
	.dataf(!\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .lut_mask = 64'h0000EA62159DFFFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \processador|FD|fetchInstruction|PC|DOUT[31] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \processador|FD|SOMA_JAL|Add0~29 (
// Equation(s):
// \processador|FD|SOMA_JAL|Add0~29_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [31] ) + ( GND ) + ( \processador|FD|SOMA_JAL|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|SOMA_JAL|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|SOMA_JAL|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|SOMA_JAL|Add0~29 .extended_lut = "off";
defparam \processador|FD|SOMA_JAL|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|SOMA_JAL|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~8 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~8_combout  = ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|memRAM|memRAM~70_q  ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( \processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[31]~8_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( 
// !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout  ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[11]~33_combout  & ( !\processador|FD|muxULAram|saida_MUX[11]~0_combout  & ( 
// \processador|FD|SOMA_JAL|Add0~29_sumout  ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[31]~8_combout ),
	.datab(!\processador|FD|memRAM|memRAM~70_q ),
	.datac(!\processador|FD|SOMA_JAL|Add0~29_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[11]~33_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \processador|FD|muxULAram|saida_MUX[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \processador|FD|BancoReg|registrador~101 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~101 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1757 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1757_combout  = ( \processador|FD|BancoReg|registrador~357_q  & ( \processador|FD|BancoReg|registrador~485_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout ) # 
// ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~101_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~229_q )))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~357_q  & ( \processador|FD|BancoReg|registrador~485_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~101_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~229_q ))))) ) ) ) # ( \processador|FD|BancoReg|registrador~357_q  & ( !\processador|FD|BancoReg|registrador~485_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~101_q )) # 
// (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & ((\processador|FD|BancoReg|registrador~229_q ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~357_q  & ( !\processador|FD|BancoReg|registrador~485_q  & ( 
// (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~33_combout  & (\processador|FD|BancoReg|registrador~101_q )) # (\processador|FD|fetchInstruction|ROM|memROM~33_combout  & 
// ((\processador|FD|BancoReg|registrador~229_q ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~101_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~229_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~357_q ),
	.dataf(!\processador|FD|BancoReg|registrador~485_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1757 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1757 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \processador|FD|BancoReg|registrador~1757 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N21
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1756 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1756_combout  = ( \processador|FD|BancoReg|registrador~325_q  & ( \processador|FD|BancoReg|registrador~197_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~453_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~69_q )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~325_q  & ( \processador|FD|BancoReg|registrador~197_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~453_q  & ((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~33_combout ) # 
// (\processador|FD|BancoReg|registrador~69_q )))) ) ) ) # ( \processador|FD|BancoReg|registrador~325_q  & ( !\processador|FD|BancoReg|registrador~197_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (((!\processador|FD|fetchInstruction|ROM|memROM~33_combout )) # (\processador|FD|BancoReg|registrador~453_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~69_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) ) # ( !\processador|FD|BancoReg|registrador~325_q  & ( !\processador|FD|BancoReg|registrador~197_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~32_combout  & 
// (\processador|FD|BancoReg|registrador~453_q  & ((\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~32_combout  & (((\processador|FD|BancoReg|registrador~69_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~33_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~453_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~32_combout ),
	.datac(!\processador|FD|BancoReg|registrador~69_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~33_combout ),
	.datae(!\processador|FD|BancoReg|registrador~325_q ),
	.dataf(!\processador|FD|BancoReg|registrador~197_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1756 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1756 .lut_mask = 64'h0344CF440377CF77;
defparam \processador|FD|BancoReg|registrador~1756 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[31]~96 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[31]~96_combout  = ( !\processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1756_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~31_combout  & 
// ((\processador|FD|BancoReg|registrador~1757_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~29_combout ))) ) ) ) # ( !\processador|FD|BancoReg|Equal0~0_combout  & ( !\processador|FD|BancoReg|registrador~1756_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~29_combout  & (\processador|FD|BancoReg|registrador~1757_combout  & !\processador|FD|fetchInstruction|ROM|memROM~31_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~29_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1757_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~31_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1756_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[31]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[31]~96 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[31]~96 .lut_mask = 64'h2020000070700000;
defparam \processador|FD|BancoReg|saidaB[31]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \processador|FD|ULA_32bits|inverte_B|Add0~29 (
// Equation(s):
// \processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  = SUM(( !\processador|UC|UC_ULA|ULActrl [2] $ (((!\processador|UC|palavraControle [8] & ((!\processador|FD|BancoReg|saidaB[31]~96_combout ))) # (\processador|UC|palavraControle [8] & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout )))) ) + ( GND ) + ( \processador|FD|ULA_32bits|inverte_B|Add0~26  ))

	.dataa(!\processador|UC|palavraControle [8]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl [2]),
	.datad(!\processador|FD|BancoReg|saidaB[31]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|ULA_32bits|inverte_B|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|inverte_B|Add0~29 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|inverte_B|Add0~29 .lut_mask = 64'h0000FFFF00001EB4;
defparam \processador|FD|ULA_32bits|inverte_B|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( ((\processador|UC|UC_ULA|ULActrl [0] & !\processador|UC|UC_ULA|ULActrl 
// [1])) # (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( \processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & 
// ((\processador|UC|UC_ULA|ULActrl [1]))) # (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & (\processador|UC|UC_ULA|ULActrl [0] & !\processador|UC|UC_ULA|ULActrl [1])) ) ) ) # ( \processador|FD|BancoReg|saidaA[31]~4_combout  & ( 
// !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((\processador|UC|UC_ULA|ULActrl [1]) # (\processador|UC|UC_ULA|ULActrl [0]))) # (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & 
// ((!\processador|UC|UC_ULA|ULActrl [1]))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~4_combout  & ( !\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout  & ( (\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout  & ((\processador|UC|UC_ULA|ULActrl 
// [1]) # (\processador|UC|UC_ULA|ULActrl [0]))) ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl [0]),
	.datac(!\processador|FD|ULA_32bits|inverte_B|Add0~29_sumout ),
	.datad(!\processador|UC|UC_ULA|ULActrl [1]),
	.datae(!\processador|FD|BancoReg|saidaA[31]~4_combout ),
	.dataf(!\processador|FD|ULA_32bits|ULA_bit30|soma|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0 .lut_mask = 64'h030F3FF003F03F0F;
defparam \processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~4 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout  & ( (!\processador|UC|Equal1~0_combout  $ (((!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout  & 
// \processador|FD|ULA_32bits|Equal0~27_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~3_combout ),
	.datab(!\processador|FD|ULA_32bits|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(!\processador|FD|ULA_32bits|Equal0~27_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~4 .lut_mask = 64'hF57DF57D00000000;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~20_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|BancoReg|saidaA[3]~8_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # (\processador|FD|SOMA_JAL|Add0~37_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~20_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|BancoReg|saidaA[3]~8_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// \processador|FD|SOMA_JAL|Add0~37_sumout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[3]~8_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~20_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~37_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[3] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~16 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~16_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & ((!\processador|FD|fetchInstruction|PC|DOUT [5]))) # (\processador|FD|fetchInstruction|PC|DOUT 
// [3] & (\processador|FD|fetchInstruction|PC|DOUT [2])) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [3]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .lut_mask = 64'h33003300CC55CC55;
defparam \processador|FD|fetchInstruction|ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # 
// (\processador|FD|BancoReg|saidaA[2]~5_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~33_sumout )) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~17_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & \processador|FD|BancoReg|saidaA[2]~5_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~17_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|SOMA_JAL|Add0~33_sumout )) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~33_sumout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[2]~5_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .lut_mask = 64'h3535000F3535F0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[2] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~23 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~23_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (\processador|FD|fetchInstruction|PC|DOUT [2])) # (\processador|FD|fetchInstruction|PC|DOUT [5] & 
// ((\processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & \processador|FD|fetchInstruction|PC|DOUT [5]) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .lut_mask = 64'h1111111144774477;
defparam \processador|FD|fetchInstruction|ROM|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~24 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~24_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|fetchInstruction|ROM|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PC|DOUT[6]~5 (
// Equation(s):
// \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~0_combout  ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~24_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~2_combout  & (\processador|FD|fetchInstruction|PC|DOUT[6]~1_combout  & \processador|UC|Equal2~0_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~2_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~1_combout ),
	.datad(!\processador|UC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~5 .lut_mask = 64'h00080008FFFFFFFF;
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout  = ( \processador|FD|SOMA_JAL|Add0~45_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[4]~10_combout )))) ) ) ) # ( 
// !\processador|FD|SOMA_JAL|Add0~45_sumout  & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|BancoReg|saidaA[4]~10_combout ))))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~45_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|BancoReg|saidaA[4]~10_combout ))))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~45_sumout  & ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout  & ( 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|ROM|memROM~15_combout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|BancoReg|saidaA[4]~10_combout ))))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~10_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~45_sumout ),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[4] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout  = ( \processador|FD|SOMA_JAL|Add0~53_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// (\processador|FD|BancoReg|saidaA[5]~12_combout )))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~53_sumout  & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|BancoReg|saidaA[5]~12_combout  & 
// \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) ) # ( \processador|FD|SOMA_JAL|Add0~53_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # 
// (\processador|FD|BancoReg|saidaA[5]~12_combout )))) ) ) ) # ( !\processador|FD|SOMA_JAL|Add0~53_sumout  & ( !\processador|FD|fetchInstruction|ROM|memROM~18_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|BancoReg|saidaA[5]~12_combout  & 
// \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout ),
	.datab(!\processador|FD|BancoReg|saidaA[5]~12_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datae(!\processador|FD|SOMA_JAL|Add0~53_sumout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[5] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~27 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~27_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [5] ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .lut_mask = 64'h0000000033330000;
defparam \processador|FD|fetchInstruction|ROM|memROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1843 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1843_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & \processador|FD|fetchInstruction|ROM|memROM~11_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & ((\processador|FD|BancoReg|registrador~300_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (\processador|FD|BancoReg|registrador~332_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~332_q ),
	.datad(!\processador|FD|BancoReg|registrador~300_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1843_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1843 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1843 .lut_mask = 64'h139B139B11111111;
defparam \processador|FD|BancoReg|registrador~1843 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1270 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1270_combout  = ( \processador|FD|BancoReg|registrador~428_q  & ( \processador|FD|BancoReg|registrador~1843_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # 
// ((\processador|FD|BancoReg|registrador~460_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~428_q  & ( \processador|FD|BancoReg|registrador~1843_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # ((\processador|FD|BancoReg|registrador~460_q  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout )) ) ) ) # ( \processador|FD|BancoReg|registrador~428_q  & ( 
// !\processador|FD|BancoReg|registrador~1843_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & !\processador|FD|fetchInstruction|ROM|memROM~9_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|BancoReg|registrador~460_q ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datae(!\processador|FD|BancoReg|registrador~428_q ),
	.dataf(!\processador|FD|BancoReg|registrador~1843_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1270 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1270 .lut_mask = 64'h00005500BBAABBAA;
defparam \processador|FD|BancoReg|registrador~1270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N4
dffeas \processador|FD|BancoReg|registrador~780 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~780 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N16
dffeas \processador|FD|BancoReg|registrador~716 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~716 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \processador|FD|BancoReg|registrador~748 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~748 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N20
dffeas \processador|FD|BancoReg|registrador~620 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~620 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N37
dffeas \processador|FD|BancoReg|registrador~588 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~588 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \processador|FD|BancoReg|registrador~652 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~652 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \processador|FD|BancoReg|registrador~556 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~556 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1847 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1847_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~556_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~588_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~620_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~652_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~620_q ),
	.datad(!\processador|FD|BancoReg|registrador~588_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~652_q ),
	.datag(!\processador|FD|BancoReg|registrador~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1847_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1847 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1847 .lut_mask = 64'h193B1919193B3B3B;
defparam \processador|FD|BancoReg|registrador~1847 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~684feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~684feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~684feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~684feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~684feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~684feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N38
dffeas \processador|FD|BancoReg|registrador~684 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~684 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1274 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1274_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1847_combout  & (((\processador|FD|BancoReg|registrador~684_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # (\processador|FD|BancoReg|registrador~1847_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~716_q )))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( ((!\processador|FD|BancoReg|registrador~1847_combout  & (((\processador|FD|BancoReg|registrador~748_q  & \processador|FD|fetchInstruction|ROM|memROM~27_combout )))) # 
// (\processador|FD|BancoReg|registrador~1847_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~27_combout )) # (\processador|FD|BancoReg|registrador~780_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~780_q ),
	.datab(!\processador|FD|BancoReg|registrador~716_q ),
	.datac(!\processador|FD|BancoReg|registrador~748_q ),
	.datad(!\processador|FD|BancoReg|registrador~1847_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datag(!\processador|FD|BancoReg|registrador~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1274 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1274 .lut_mask = 64'h00FF00FF0F330F55;
defparam \processador|FD|BancoReg|registrador~1274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N13
dffeas \processador|FD|BancoReg|registrador~876 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2243_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~876 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~876 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~908feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~908feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~908feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~908feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~908feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~908feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \processador|FD|BancoReg|registrador~908 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2241_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~908 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~908 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~844feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~844feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~844feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~844feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~844feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~844feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N43
dffeas \processador|FD|BancoReg|registrador~844 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~844 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N38
dffeas \processador|FD|BancoReg|registrador~812 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~812 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~812 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1851 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1851_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~812_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~844_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// (\processador|FD|BancoReg|registrador~876_q )) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout  & (((\processador|FD|BancoReg|registrador~908_q )))))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datac(!\processador|FD|BancoReg|registrador~876_q ),
	.datad(!\processador|FD|BancoReg|registrador~908_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~844_q ),
	.datag(!\processador|FD|BancoReg|registrador~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1851_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1851 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1851 .lut_mask = 64'h1919193B3B3B193B;
defparam \processador|FD|BancoReg|registrador~1851 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N58
dffeas \processador|FD|BancoReg|registrador~1036 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1036 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \processador|FD|BancoReg|registrador~1004 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1004 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \processador|FD|BancoReg|registrador~972 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~2227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~972 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~972 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~940feeder (
// Equation(s):
// \processador|FD|BancoReg|registrador~940feeder_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~940feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~940feeder .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~940feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processador|FD|BancoReg|registrador~940feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \processador|FD|BancoReg|registrador~940 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|registrador~940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~2229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~940 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~940 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1278 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1278_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1851_combout  & (((\processador|FD|BancoReg|registrador~940_q  & 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # (\processador|FD|BancoReg|registrador~1851_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ) # (\processador|FD|BancoReg|registrador~972_q ))))) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|BancoReg|registrador~1851_combout  & (((\processador|FD|BancoReg|registrador~1004_q  & (\processador|FD|fetchInstruction|ROM|memROM~27_combout ))))) # 
// (\processador|FD|BancoReg|registrador~1851_combout  & ((((!\processador|FD|fetchInstruction|ROM|memROM~27_combout ))) # (\processador|FD|BancoReg|registrador~1036_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1851_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1036_q ),
	.datac(!\processador|FD|BancoReg|registrador~1004_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~972_q ),
	.datag(!\processador|FD|BancoReg|registrador~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1278 .extended_lut = "on";
defparam \processador|FD|BancoReg|registrador~1278 .lut_mask = 64'h550A551B555F551B;
defparam \processador|FD|BancoReg|registrador~1278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1839 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1839_combout  = ( \processador|FD|BancoReg|registrador~76_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & 
// ((\processador|FD|BancoReg|registrador~44_q ) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~76_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~11_combout  & 
// \processador|FD|BancoReg|registrador~44_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~11_combout )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datad(!\processador|FD|BancoReg|registrador~44_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1839 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1839 .lut_mask = 64'h038303830B8B0B8B;
defparam \processador|FD|BancoReg|registrador~1839 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1266 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1266_combout  = ( \processador|FD|BancoReg|registrador~204_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1839_combout )))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((\processador|FD|BancoReg|registrador~172_q ) # (\processador|FD|BancoReg|registrador~1839_combout )))) ) ) # ( 
// !\processador|FD|BancoReg|registrador~204_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout  & (((\processador|FD|BancoReg|registrador~1839_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~9_combout  & (!\processador|FD|BancoReg|registrador~1839_combout  & \processador|FD|BancoReg|registrador~172_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~27_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1839_combout ),
	.datad(!\processador|FD|BancoReg|registrador~172_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~204_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1266 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1266 .lut_mask = 64'h0C2C0C2C0E2E0E2E;
defparam \processador|FD|BancoReg|registrador~1266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1282 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1282_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|FD|BancoReg|registrador~1266_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// (\processador|FD|BancoReg|registrador~1274_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ((\processador|FD|BancoReg|registrador~1278_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// \processador|FD|BancoReg|registrador~1266_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # (\processador|FD|BancoReg|registrador~1270_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( 
// !\processador|FD|BancoReg|registrador~1266_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (\processador|FD|BancoReg|registrador~1274_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// ((\processador|FD|BancoReg|registrador~1278_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( !\processador|FD|BancoReg|registrador~1266_combout  & ( (\processador|FD|BancoReg|registrador~1270_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1270_combout ),
	.datab(!\processador|FD|BancoReg|registrador~1274_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1278_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1282 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1282 .lut_mask = 64'h0505303FF5F5303F;
defparam \processador|FD|BancoReg|registrador~1282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[6]~9 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[6]~9_combout  = ( !\processador|FD|BancoReg|Equal1~0_combout  & ( \processador|FD|BancoReg|registrador~1282_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1282_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[6]~9 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[6]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|FD|BancoReg|saidaA[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) # 
// (\processador|FD|BancoReg|saidaA[6]~9_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ((\processador|FD|SOMA_JAL|Add0~41_sumout ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (\processador|FD|BancoReg|saidaA[6]~9_combout  & \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~24_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout )) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~41_sumout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[6]~9_combout ),
	.datab(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~41_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .lut_mask = 64'h303F0505303FF5F5;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[6] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout  = ( \processador|FD|BancoReg|saidaA[7]~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~49_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[7]~11_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~49_sumout  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[7]~11_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout )))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (((\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout )) # (\processador|FD|SOMA_JAL|Add0~49_sumout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[7]~11_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & 
// ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & (\processador|FD|SOMA_JAL|Add0~49_sumout )))) ) ) )

	.dataa(!\processador|FD|SOMA_JAL|Add0~49_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout ),
	.datae(!\processador|FD|BancoReg|saidaA[7]~11_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[7] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// ((\processador|FD|SOMA_JAL|Add0~1_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & (\processador|FD|BancoReg|saidaA[24]~0_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) # (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( 
// !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & ((\processador|FD|SOMA_JAL|Add0~1_sumout ))) # (\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout  & 
// (\processador|FD|BancoReg|saidaA[24]~0_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( (\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~5_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(!\processador|FD|SOMA_JAL|Add0~1_sumout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~4_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .lut_mask = 64'h444403CF777703CF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N1
dffeas \processador|FD|fetchInstruction|PC|DOUT[24] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \MUX|saida_MUX[24]~0 (
// Equation(s):
// \MUX|saida_MUX[24]~0_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[24]~1_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [24])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[24]~1_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [24]))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[24]~1_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datad(!\processador|FD|muxULAram|saida_MUX[24]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[24]~0 .extended_lut = "off";
defparam \MUX|saida_MUX[24]~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \MUX|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \MUX|saida_MUX[25]~1 (
// Equation(s):
// \MUX|saida_MUX[25]~1_combout  = ( \SW[0]~input_o  & ( \processador|FD|ULA_32bits|mSaidaULA[25]~2_combout  & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[25]~2_combout ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|ULA_32bits|mSaidaULA[25]~2_combout  & ( (!\SW[1]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [25]))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[25]~2_combout )) ) ) ) # ( \SW[0]~input_o  & ( 
// !\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout  & ( (\SW[1]~input_o  & \processador|FD|muxULAram|saida_MUX[25]~2_combout ) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout  & ( (!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [25]))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[25]~2_combout )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[25]~2_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[25]~1 .extended_lut = "off";
defparam \MUX|saida_MUX[25]~1 .lut_mask = 64'h05AF050505AFAFAF;
defparam \MUX|saida_MUX[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \MUX|saida_MUX[26]~2 (
// Equation(s):
// \MUX|saida_MUX[26]~2_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [26] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[26]~3_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[26]~3_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [26] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[26]~3_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[26]~3_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[26]~3_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[26]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[26]~2 .extended_lut = "off";
defparam \MUX|saida_MUX[26]~2 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX|saida_MUX[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \MUX|saida_MUX[27]~3 (
// Equation(s):
// \MUX|saida_MUX[27]~3_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [27] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[27]~4_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [27] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[27]~4_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[27]~4_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[27]~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[27]~3 .extended_lut = "off";
defparam \MUX|saida_MUX[27]~3 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX|saida_MUX[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N45
cyclonev_lcell_comb \MUX|saida_MUX[28]~4 (
// Equation(s):
// \MUX|saida_MUX[28]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [28] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[28]~5_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[28]~5_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [28] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[28]~5_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[28]~5_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[28]~5_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[28]~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[28]~4 .extended_lut = "off";
defparam \MUX|saida_MUX[28]~4 .lut_mask = 64'h043704378CBF8CBF;
defparam \MUX|saida_MUX[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N22
dffeas \processador|FD|fetchInstruction|PC|DOUT[29] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \MUX|saida_MUX[29]~5 (
// Equation(s):
// \MUX|saida_MUX[29]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [29] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[29]~6_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [29] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[29]~6_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[29]~6_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[29]~6_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[29]~5 .extended_lut = "off";
defparam \MUX|saida_MUX[29]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \MUX|saida_MUX[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \MUX|saida_MUX[30]~6 (
// Equation(s):
// \MUX|saida_MUX[30]~6_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[30]~7_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [30])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[30]~7_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[30]~7_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [30])))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[30]~7_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[30]~7_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[30]~6 .extended_lut = "off";
defparam \MUX|saida_MUX[30]~6 .lut_mask = 64'h038B038B47CF47CF;
defparam \MUX|saida_MUX[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \MUX|saida_MUX[31]~7 (
// Equation(s):
// \MUX|saida_MUX[31]~7_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[31]~8_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[31]~8_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\processador|FD|ULA_32bits|mSaidaULA[31]~8_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[31]~8_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[31]~8_combout ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[31]~8_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[31]~7 .extended_lut = "off";
defparam \MUX|saida_MUX[31]~7 .lut_mask = 64'h05330533AF33AF33;
defparam \MUX|saida_MUX[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \MUX|saida_MUX[3]~10 (
// Equation(s):
// \MUX|saida_MUX[3]~10_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[3]~11_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout  & (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[3]~11_combout )))) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~10 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~10 .lut_mask = 64'h04370437C4F7C4F7;
defparam \MUX|saida_MUX[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N33
cyclonev_lcell_comb \MUX|Equal2~0 (
// Equation(s):
// \MUX|Equal2~0_combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|Equal2~0 .extended_lut = "off";
defparam \MUX|Equal2~0 .lut_mask = 64'hFFFF000000000000;
defparam \MUX|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \MUX|saida_MUX[1]~11 (
// Equation(s):
// \MUX|saida_MUX[1]~11_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [1])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[1]~12_combout 
// )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [1])))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[1]~12_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[1]~12_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~11 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~11 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \MUX|saida_MUX[0]~9 (
// Equation(s):
// \MUX|saida_MUX[0]~9_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [0])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[0]~10_combout 
// )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [0])))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[0]~10_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~9 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \MUX|saida_MUX[2]~8 (
// Equation(s):
// \MUX|saida_MUX[2]~8_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[2]~9_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[2]~9_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~8 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~8 .lut_mask = 64'h515151515D5D5D5D;
defparam \MUX|saida_MUX[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[2]~8_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [2] & (\MUX|Equal2~0_combout  & !\MUX|saida_MUX[1]~11_combout ))) # 
// (\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [2] & \MUX|Equal2~0_combout ))))) ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[2]~8_combout  & ( (!\MUX|saida_MUX[3]~10_combout  
// & (!\MUX|saida_MUX[1]~11_combout  & ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [2])))) ) ) ) # ( \MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[2]~8_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & 
// (!\MUX|saida_MUX[1]~11_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT [2]) # (!\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [2]) # 
// (!\MUX|Equal2~0_combout ))))) ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[2]~8_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (\processador|FD|fetchInstruction|PC|DOUT [2] & (\MUX|Equal2~0_combout  & !\MUX|saida_MUX[1]~11_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[3]~10_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[1]~11_combout ),
	.datae(!\MUX|saida_MUX[0]~9_combout ),
	.dataf(!\MUX|saida_MUX[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h0200A954A2005904;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \MUX|saida_MUX[2]~12 (
// Equation(s):
// \MUX|saida_MUX[2]~12_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( (!\SW[1]~input_o  & (((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [2])))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[2]~9_combout )) 
// ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [2] & !\SW[0]~input_o )))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[2]~9_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[2]~9_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~12 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~12 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \MUX|saida_MUX[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (!\MUX|saida_MUX[0]~9_combout ))) # (\MUX|saida_MUX[3]~10_combout  & ((!\MUX|saida_MUX[0]~9_combout ) # 
// (\MUX|saida_MUX[1]~11_combout ))) ) ) # ( !\MUX|saida_MUX[2]~12_combout  & ( (\MUX|saida_MUX[3]~10_combout  & (\MUX|saida_MUX[1]~11_combout  & \MUX|saida_MUX[0]~9_combout )) ) )

	.dataa(!\MUX|saida_MUX[3]~10_combout ),
	.datab(!\MUX|saida_MUX[1]~11_combout ),
	.datac(!\MUX|saida_MUX[0]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h0101010179797979;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[1]~11_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[2]~12_combout  & !\MUX|saida_MUX[0]~9_combout )) # (\MUX|saida_MUX[3]~10_combout  & (\MUX|saida_MUX[2]~12_combout )) ) ) # ( 
// !\MUX|saida_MUX[1]~11_combout  & ( (\MUX|saida_MUX[3]~10_combout  & (\MUX|saida_MUX[2]~12_combout  & !\MUX|saida_MUX[0]~9_combout )) ) )

	.dataa(!\MUX|saida_MUX[3]~10_combout ),
	.datab(!\MUX|saida_MUX[2]~12_combout ),
	.datac(!\MUX|saida_MUX[0]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h1010101091919191;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[2]~12_combout  & (!\MUX|saida_MUX[3]~10_combout  & !\MUX|saida_MUX[1]~11_combout )) # (\MUX|saida_MUX[2]~12_combout  & ((\MUX|saida_MUX[1]~11_combout ))) ) ) # ( 
// !\MUX|saida_MUX[0]~9_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & (\MUX|saida_MUX[2]~12_combout  & !\MUX|saida_MUX[1]~11_combout )) # (\MUX|saida_MUX[3]~10_combout  & (!\MUX|saida_MUX[2]~12_combout  & \MUX|saida_MUX[1]~11_combout )) ) )

	.dataa(!\MUX|saida_MUX[3]~10_combout ),
	.datab(!\MUX|saida_MUX[2]~12_combout ),
	.datac(!\MUX|saida_MUX[1]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h2424242483838383;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[0]~13 (
// Equation(s):
// \MUX|saida_MUX[0]~13_combout  = ( \SW[0]~input_o  & ( \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[0]~10_combout ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  ) ) ) # ( \SW[0]~input_o  & ( !\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( (\processador|FD|muxULAram|saida_MUX[0]~10_combout  & 
// \SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout  & ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~13 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~13 .lut_mask = 64'h333303033333F3F3;
defparam \MUX|saida_MUX[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[0]~13_combout  & ( \MUX|saida_MUX[3]~10_combout  & ( (!\MUX|saida_MUX[2]~12_combout  & (!\MUX|saida_MUX[1]~11_combout  & ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [0])))) ) 
// ) ) # ( !\MUX|saida_MUX[0]~13_combout  & ( \MUX|saida_MUX[3]~10_combout  & ( (\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[2]~12_combout  & (\processador|FD|fetchInstruction|PC|DOUT [0] & !\MUX|saida_MUX[1]~11_combout ))) ) ) ) # ( 
// \MUX|saida_MUX[0]~13_combout  & ( !\MUX|saida_MUX[3]~10_combout  & ( (!\MUX|Equal2~0_combout ) # (((\MUX|saida_MUX[2]~12_combout  & !\MUX|saida_MUX[1]~11_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [0])) ) ) ) # ( !\MUX|saida_MUX[0]~13_combout  
// & ( !\MUX|saida_MUX[3]~10_combout  & ( (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[2]~12_combout  & ((!\MUX|saida_MUX[1]~11_combout )))) # (\MUX|Equal2~0_combout  & (((\MUX|saida_MUX[2]~12_combout  & !\MUX|saida_MUX[1]~11_combout )) # 
// (\processador|FD|fetchInstruction|PC|DOUT [0]))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\MUX|saida_MUX[2]~12_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datad(!\MUX|saida_MUX[1]~11_combout ),
	.datae(!\MUX|saida_MUX[0]~13_combout ),
	.dataf(!\MUX|saida_MUX[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h3705BFAF04008C00;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \MUX|saida_MUX[3]~14 (
// Equation(s):
// \MUX|saida_MUX[3]~14_combout  = (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|muxULAram|saida_MUX[3]~11_combout ))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[3]~11_combout ))))

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[3]~12_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~14 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~14 .lut_mask = 64'h0F470F470F470F47;
defparam \MUX|saida_MUX[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[3]~14_combout  & ( \MUX|saida_MUX[2]~12_combout  & ( (\MUX|saida_MUX[0]~9_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [3] & \MUX|Equal2~0_combout ))))) ) ) 
// ) # ( !\MUX|saida_MUX[3]~14_combout  & ( \MUX|saida_MUX[2]~12_combout  & ( (\MUX|saida_MUX[0]~9_combout  & (!\MUX|saida_MUX[1]~11_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [3]) # (!\MUX|Equal2~0_combout ))))) ) ) ) # ( 
// \MUX|saida_MUX[3]~14_combout  & ( !\MUX|saida_MUX[2]~12_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[1]~11_combout ) # (\MUX|saida_MUX[0]~9_combout )))) ) ) ) # ( !\MUX|saida_MUX[3]~14_combout  & 
// ( !\MUX|saida_MUX[2]~12_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (((\MUX|saida_MUX[1]~11_combout )) # (\MUX|saida_MUX[0]~9_combout ))) # (\processador|FD|fetchInstruction|PC|DOUT [3] & (!\MUX|Equal2~0_combout  & 
// ((\MUX|saida_MUX[1]~11_combout ) # (\MUX|saida_MUX[0]~9_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\MUX|saida_MUX[0]~9_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[1]~11_combout ),
	.datae(!\MUX|saida_MUX[3]~14_combout ),
	.dataf(!\MUX|saida_MUX[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h32FA020A01323102;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[0]~9_combout  & (\MUX|saida_MUX[3]~10_combout  & !\MUX|saida_MUX[1]~11_combout )) # (\MUX|saida_MUX[0]~9_combout  & (!\MUX|saida_MUX[3]~10_combout  & 
// \MUX|saida_MUX[1]~11_combout )) ) ) # ( !\MUX|saida_MUX[2]~12_combout  & ( (!\MUX|saida_MUX[3]~10_combout  & !\MUX|saida_MUX[1]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[0]~9_combout ),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(!\MUX|saida_MUX[1]~11_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'hF000F0000C300C30;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \MUX|saida_MUX[6]~15 (
// Equation(s):
// \MUX|saida_MUX[6]~15_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( ((\SW[0]~input_o  & !\SW[1]~input_o )) # (\processador|FD|muxULAram|saida_MUX[6]~13_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[6]~13_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~15 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~15 .lut_mask = 64'h505550555F555F55;
defparam \MUX|saida_MUX[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \MUX|saida_MUX[4]~16 (
// Equation(s):
// \MUX|saida_MUX[4]~16_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[4]~14_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout  & ((\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[4]~14_combout )))) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~16 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~16 .lut_mask = 64'h03470347CF47CF47;
defparam \MUX|saida_MUX[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \MUX|saida_MUX[5]~18 (
// Equation(s):
// \MUX|saida_MUX[5]~18_combout  = ( \processador|FD|muxULAram|saida_MUX[5]~16_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[5]~17_combout  & ( ((\SW[1]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [5])) # (\SW[0]~input_o ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[5]~16_combout  & ( \processador|FD|ULA_32bits|mSaidaULA[5]~17_combout  & ( (!\SW[1]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [5]) # (\SW[0]~input_o ))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[5]~16_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout  & ( ((!\SW[0]~input_o  & \processador|FD|fetchInstruction|PC|DOUT [5])) # (\SW[1]~input_o ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[5]~16_combout  & ( !\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [5] & !\SW[1]~input_o )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[5]~16_combout ),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~18 .extended_lut = "off";
defparam \MUX|saida_MUX[5]~18 .lut_mask = 64'h20202F2F70707F7F;
defparam \MUX|saida_MUX[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \MUX|saida_MUX[7]~17 (
// Equation(s):
// \MUX|saida_MUX[7]~17_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[7]~15_combout ))) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [7]))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[7]~15_combout )) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~17 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~17 .lut_mask = 64'h0F330F3355335533;
defparam \MUX|saida_MUX[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \showHEX1|saida7seg[0]~0 (
// Equation(s):
// \showHEX1|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( \MUX|saida_MUX[7]~17_combout  & ( (\MUX|saida_MUX[4]~16_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( \MUX|saida_MUX[7]~17_combout  & ( (\MUX|saida_MUX[4]~16_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( !\MUX|saida_MUX[7]~17_combout  & ( !\MUX|saida_MUX[4]~16_combout  $ (((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[6]~15_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [6])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\MUX|saida_MUX[6]~15_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[4]~16_combout ),
	.datae(!\MUX|saida_MUX[5]~18_combout ),
	.dataf(!\MUX|saida_MUX[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX1|saida7seg[0]~0 .lut_mask = 64'h35CA0000003500CA;
defparam \showHEX1|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \MUX|saida_MUX[6]~19 (
// Equation(s):
// \MUX|saida_MUX[6]~19_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o ) # (\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout )))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[6]~13_combout 
// )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\SW[1]~input_o  & (((\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout  & \SW[0]~input_o )))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[6]~13_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[6]~13_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[6]~14_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~19 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~19 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \MUX|saida_MUX[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \showHEX1|saida7seg[1]~1 (
// Equation(s):
// \showHEX1|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & (!\MUX|saida_MUX[4]~16_combout  $ (!\MUX|saida_MUX[5]~18_combout ))) # (\MUX|saida_MUX[7]~17_combout  & ((!\MUX|saida_MUX[4]~16_combout ) # 
// (\MUX|saida_MUX[5]~18_combout ))) ) ) # ( !\MUX|saida_MUX[6]~19_combout  & ( (\MUX|saida_MUX[7]~17_combout  & (\MUX|saida_MUX[4]~16_combout  & \MUX|saida_MUX[5]~18_combout )) ) )

	.dataa(!\MUX|saida_MUX[7]~17_combout ),
	.datab(!\MUX|saida_MUX[4]~16_combout ),
	.datac(!\MUX|saida_MUX[5]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX1|saida7seg[1]~1 .lut_mask = 64'h010101016D6D6D6D;
defparam \showHEX1|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \showHEX1|saida7seg[2]~2 (
// Equation(s):
// \showHEX1|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[6]~19_combout  & ( (\MUX|saida_MUX[7]~17_combout  & ((!\MUX|saida_MUX[4]~16_combout ) # (\MUX|saida_MUX[5]~18_combout ))) ) ) # ( !\MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & 
// (!\MUX|saida_MUX[4]~16_combout  & \MUX|saida_MUX[5]~18_combout )) ) )

	.dataa(!\MUX|saida_MUX[7]~17_combout ),
	.datab(!\MUX|saida_MUX[4]~16_combout ),
	.datac(!\MUX|saida_MUX[5]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX1|saida7seg[2]~2 .lut_mask = 64'h0808080845454545;
defparam \showHEX1|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \showHEX1|saida7seg[3]~3 (
// Equation(s):
// \showHEX1|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[5]~18_combout )) # (\MUX|saida_MUX[4]~16_combout  & ((\MUX|saida_MUX[5]~18_combout ))) ) ) # ( 
// !\MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[4]~16_combout  & (\MUX|saida_MUX[7]~17_combout  & \MUX|saida_MUX[5]~18_combout )) # (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[5]~18_combout )) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[4]~16_combout ),
	.datac(!\MUX|saida_MUX[7]~17_combout ),
	.datad(!\MUX|saida_MUX[5]~18_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX1|saida7seg[3]~3 .lut_mask = 64'h300C300CC033C033;
defparam \showHEX1|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \MUX|saida_MUX[4]~20 (
// Equation(s):
// \MUX|saida_MUX[4]~20_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( ((!\SW[0]~input_o ) # (\SW[1]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( 
// (\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout  & (!\SW[1]~input_o  & \SW[0]~input_o )) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[4]~15_combout ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~20 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~20 .lut_mask = 64'h00500050FF5FFF5F;
defparam \MUX|saida_MUX[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \showHEX1|saida7seg[4]~4 (
// Equation(s):
// \showHEX1|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[5]~18_combout  & ( \MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( \MUX|saida_MUX[6]~19_combout  & ( !\MUX|saida_MUX[7]~17_combout  ) ) ) # ( \MUX|saida_MUX[5]~18_combout  & ( !\MUX|saida_MUX[6]~19_combout  & ( 
// (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) ) # ( !\MUX|saida_MUX[5]~18_combout  & ( !\MUX|saida_MUX[6]~19_combout  & ( 
// (!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [4])) ) ) )

	.dataa(!\MUX|saida_MUX[7]~17_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[4]~20_combout ),
	.datae(!\MUX|saida_MUX[5]~18_combout ),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX1|saida7seg[4]~4 .lut_mask = 64'h03F302A2AAAA02A2;
defparam \showHEX1|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \MUX|saida_MUX[7]~21 (
// Equation(s):
// \MUX|saida_MUX[7]~21_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[7]~15_combout ))) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[7]~15_combout  ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[7]~16_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~21 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~21 .lut_mask = 64'h3333333353535353;
defparam \MUX|saida_MUX[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \showHEX1|saida7seg[5]~5 (
// Equation(s):
// \showHEX1|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[7]~21_combout  & ( \MUX|saida_MUX[5]~18_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[6]~19_combout ) # (\MUX|saida_MUX[4]~16_combout )))) ) ) 
// ) # ( !\MUX|saida_MUX[7]~21_combout  & ( \MUX|saida_MUX[5]~18_combout  & ( (!\MUX|saida_MUX[6]~19_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT [7]) # ((!\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[6]~19_combout  & (\MUX|saida_MUX[4]~16_combout  
// & ((!\processador|FD|fetchInstruction|PC|DOUT [7]) # (!\MUX|Equal2~0_combout )))) ) ) ) # ( \MUX|saida_MUX[7]~21_combout  & ( !\MUX|saida_MUX[5]~18_combout  & ( (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[6]~19_combout  $ (((!\MUX|Equal2~0_combout ) 
// # (\processador|FD|fetchInstruction|PC|DOUT [7]))))) ) ) ) # ( !\MUX|saida_MUX[7]~21_combout  & ( !\MUX|saida_MUX[5]~18_combout  & ( (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[6]~19_combout  $ (((\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \MUX|Equal2~0_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[6]~19_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[4]~16_combout ),
	.datae(!\MUX|saida_MUX[7]~21_combout ),
	.dataf(!\MUX|saida_MUX[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX1|saida7seg[5]~5 .lut_mask = 64'h00A90059A8FC080C;
defparam \showHEX1|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \showHEX1|saida7seg[6]~6 (
// Equation(s):
// \showHEX1|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & (\MUX|saida_MUX[4]~16_combout  & \MUX|saida_MUX[5]~18_combout )) # (\MUX|saida_MUX[7]~17_combout  & (!\MUX|saida_MUX[4]~16_combout  & 
// !\MUX|saida_MUX[5]~18_combout )) ) ) # ( !\MUX|saida_MUX[6]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[5]~18_combout ) ) )

	.dataa(!\MUX|saida_MUX[7]~17_combout ),
	.datab(!\MUX|saida_MUX[4]~16_combout ),
	.datac(!\MUX|saida_MUX[5]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX1|saida7seg[6]~6 .lut_mask = 64'hA0A0A0A042424242;
defparam \showHEX1|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \MUX|saida_MUX[9]~25 (
// Equation(s):
// \MUX|saida_MUX[9]~25_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[9]~21_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [9])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[9]~20_combout 
// )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [9])))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[9]~20_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[9]~20_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~25 .extended_lut = "off";
defparam \MUX|saida_MUX[9]~25 .lut_mask = 64'h038B038B47CF47CF;
defparam \MUX|saida_MUX[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[11]~24 (
// Equation(s):
// \MUX|saida_MUX[11]~24_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~24 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~24 .lut_mask = 64'h034703478BCF8BCF;
defparam \MUX|saida_MUX[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \MUX|saida_MUX[8]~23 (
// Equation(s):
// \MUX|saida_MUX[8]~23_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [8]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ))) # (\SW[1]~input_o 
// ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [8]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~23 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~23 .lut_mask = 64'h048C048C37BF37BF;
defparam \MUX|saida_MUX[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \MUX|saida_MUX[10]~22 (
// Equation(s):
// \MUX|saida_MUX[10]~22_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[10]~17_combout ))) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[10]~17_combout  ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~22 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~22 .lut_mask = 64'h3333333355335533;
defparam \MUX|saida_MUX[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \showHEX2|saida7seg[0]~0 (
// Equation(s):
// \showHEX2|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[10]~22_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [10] & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  $ (\MUX|saida_MUX[8]~23_combout ))) ) ) ) # ( 
// !\MUX|saida_MUX[10]~22_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [10] & ( (!\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|Equal2~0_combout  $ (!\MUX|saida_MUX[8]~23_combout )))) # (\MUX|saida_MUX[11]~24_combout  & 
// (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[9]~25_combout  $ (!\MUX|Equal2~0_combout )))) ) ) ) # ( \MUX|saida_MUX[10]~22_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [10] & ( (!\MUX|saida_MUX[11]~24_combout  & 
// (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|Equal2~0_combout  $ (\MUX|saida_MUX[8]~23_combout )))) # (\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[9]~25_combout  $ (\MUX|Equal2~0_combout )))) ) ) ) # ( 
// !\MUX|saida_MUX[10]~22_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [10] & ( (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[9]~25_combout  $ (\MUX|saida_MUX[11]~24_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(!\MUX|saida_MUX[11]~24_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(!\MUX|saida_MUX[10]~22_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX2|saida7seg[0]~0 .lut_mask = 64'h0099802908928822;
defparam \showHEX2|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \MUX|saida_MUX[10]~26 (
// Equation(s):
// \MUX|saida_MUX[10]~26_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [10] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[10]~17_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [10] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout  & ((\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[10]~17_combout )))) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[10]~18_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[10]~17_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~26 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~26 .lut_mask = 64'h03530353F353F353;
defparam \MUX|saida_MUX[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \showHEX2|saida7seg[1]~1 (
// Equation(s):
// \showHEX2|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  $ (!\MUX|saida_MUX[8]~23_combout ))) # (\MUX|saida_MUX[9]~25_combout  & ((!\MUX|saida_MUX[8]~23_combout ) # 
// (\MUX|saida_MUX[11]~24_combout ))) ) ) # ( !\MUX|saida_MUX[10]~26_combout  & ( (\MUX|saida_MUX[9]~25_combout  & (\MUX|saida_MUX[11]~24_combout  & \MUX|saida_MUX[8]~23_combout )) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(!\MUX|saida_MUX[11]~24_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX2|saida7seg[1]~1 .lut_mask = 64'h0011001177997799;
defparam \showHEX2|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \showHEX2|saida7seg[2]~2 (
// Equation(s):
// \showHEX2|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[10]~26_combout  & ( (\MUX|saida_MUX[11]~24_combout  & ((!\MUX|saida_MUX[8]~23_combout ) # (\MUX|saida_MUX[9]~25_combout ))) ) ) # ( !\MUX|saida_MUX[10]~26_combout  & ( (\MUX|saida_MUX[9]~25_combout  & 
// (!\MUX|saida_MUX[11]~24_combout  & !\MUX|saida_MUX[8]~23_combout )) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX2|saida7seg[2]~2 .lut_mask = 64'h500050000F050F05;
defparam \showHEX2|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \showHEX2|saida7seg[3]~3 (
// Equation(s):
// \showHEX2|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  & !\MUX|saida_MUX[8]~23_combout )) # (\MUX|saida_MUX[9]~25_combout  & ((\MUX|saida_MUX[8]~23_combout ))) ) ) # ( 
// !\MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  & \MUX|saida_MUX[8]~23_combout )) # (\MUX|saida_MUX[9]~25_combout  & (\MUX|saida_MUX[11]~24_combout  & !\MUX|saida_MUX[8]~23_combout )) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX2|saida7seg[3]~3 .lut_mask = 64'h05A005A0A055A055;
defparam \showHEX2|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \MUX|saida_MUX[8]~27 (
// Equation(s):
// \MUX|saida_MUX[8]~27_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( (!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ) # (\SW[1]~input_o )) ) ) # ( !\processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( 
// (\SW[0]~input_o  & (!\SW[1]~input_o  & \processador|FD|ULA_32bits|mSaidaULA[8]~19_combout )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[8]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~27 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~27 .lut_mask = 64'h04040404BFBFBFBF;
defparam \MUX|saida_MUX[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \showHEX2|saida7seg[4]~4 (
// Equation(s):
// \showHEX2|saida7seg[4]~4_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [8] & ( \MUX|saida_MUX[8]~27_combout  & ( (!\MUX|saida_MUX[11]~24_combout ) # ((!\MUX|saida_MUX[9]~25_combout  & !\MUX|saida_MUX[10]~26_combout )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [8] & ( \MUX|saida_MUX[8]~27_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & ((!\MUX|saida_MUX[10]~26_combout  & (!\MUX|Equal2~0_combout )) # (\MUX|saida_MUX[10]~26_combout  & ((!\MUX|saida_MUX[11]~24_combout ))))) 
// # (\MUX|saida_MUX[9]~25_combout  & (((!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[11]~24_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [8] & ( !\MUX|saida_MUX[8]~27_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & 
// ((!\MUX|saida_MUX[10]~26_combout  & (\MUX|Equal2~0_combout )) # (\MUX|saida_MUX[10]~26_combout  & ((!\MUX|saida_MUX[11]~24_combout ))))) # (\MUX|saida_MUX[9]~25_combout  & (((\MUX|Equal2~0_combout  & !\MUX|saida_MUX[11]~24_combout )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [8] & ( !\MUX|saida_MUX[8]~27_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (\MUX|saida_MUX[10]~26_combout  & !\MUX|saida_MUX[11]~24_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[11]~24_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.dataf(!\MUX|saida_MUX[8]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX2|saida7seg[4]~4 .lut_mask = 64'h22002F08F280FF88;
defparam \showHEX2|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \MUX|saida_MUX[11]~28 (
// Equation(s):
// \MUX|saida_MUX[11]~28_combout  = (!\SW[0]~input_o  & (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) # (\SW[0]~input_o  & ((!\SW[1]~input_o  & ((\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[11]~19_combout ))))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[11]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~28 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~28 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \MUX|saida_MUX[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \showHEX2|saida7seg[5]~5 (
// Equation(s):
// \showHEX2|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[8]~23_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( (!\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[10]~26_combout  $ (((\MUX|saida_MUX[11]~28_combout ) # (\MUX|Equal2~0_combout 
// ))))) # (\MUX|saida_MUX[9]~25_combout  & (((!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[11]~28_combout )))) ) ) ) # ( !\MUX|saida_MUX[8]~23_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( (\MUX|saida_MUX[9]~25_combout  & 
// (!\MUX|saida_MUX[10]~26_combout  & (!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[11]~28_combout ))) ) ) ) # ( \MUX|saida_MUX[8]~23_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( (!\MUX|saida_MUX[9]~25_combout  & 
// (!\MUX|saida_MUX[10]~26_combout  $ (((!\MUX|Equal2~0_combout  & \MUX|saida_MUX[11]~28_combout ))))) # (\MUX|saida_MUX[9]~25_combout  & (((!\MUX|saida_MUX[11]~28_combout ) # (\MUX|Equal2~0_combout )))) ) ) ) # ( !\MUX|saida_MUX[8]~23_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [11] & ( (\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[10]~26_combout  & ((!\MUX|saida_MUX[11]~28_combout ) # (\MUX|Equal2~0_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(!\MUX|saida_MUX[10]~26_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[11]~28_combout ),
	.datae(!\MUX|saida_MUX[8]~23_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX2|saida7seg[5]~5 .lut_mask = 64'h4404DD2D4000D222;
defparam \showHEX2|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \showHEX2|saida7seg[6]~6 (
// Equation(s):
// \showHEX2|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & (\MUX|saida_MUX[11]~24_combout  & !\MUX|saida_MUX[8]~23_combout )) # (\MUX|saida_MUX[9]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  & 
// \MUX|saida_MUX[8]~23_combout )) ) ) # ( !\MUX|saida_MUX[10]~26_combout  & ( (!\MUX|saida_MUX[9]~25_combout  & !\MUX|saida_MUX[11]~24_combout ) ) )

	.dataa(!\MUX|saida_MUX[9]~25_combout ),
	.datab(!\MUX|saida_MUX[11]~24_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[8]~23_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[10]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX2|saida7seg[6]~6 .lut_mask = 64'h8888888822442244;
defparam \showHEX2|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[13]~32 (
// Equation(s):
// \MUX|saida_MUX[13]~32_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [13] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[13]~24_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [13] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout  & ((\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[13]~24_combout )))) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[13]~25_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[13]~24_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~32 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~32 .lut_mask = 64'h03530353F353F353;
defparam \MUX|saida_MUX[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \MUX|saida_MUX[15]~31 (
// Equation(s):
// \MUX|saida_MUX[15]~31_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[15]~24_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [15])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[15]~23_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [15])))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[15]~23_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~31 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~31 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[14]~29 (
// Equation(s):
// \MUX|saida_MUX[14]~29_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( ((!\SW[0]~input_o ) # (\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & \processador|FD|ULA_32bits|mSaidaULA[14]~22_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~29 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~29 .lut_mask = 64'h02020202DFDFDFDF;
defparam \MUX|saida_MUX[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \MUX|saida_MUX[12]~30 (
// Equation(s):
// \MUX|saida_MUX[12]~30_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[12]~23_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [12])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[12]~22_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [12])))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[12]~22_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~30 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~30 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[12]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \showHEX3|saida7seg[0]~0 (
// Equation(s):
// \showHEX3|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[14]~29_combout  & ( \MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  $ (((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT 
// [14]))))) # (\MUX|saida_MUX[13]~32_combout  & (\MUX|saida_MUX[15]~31_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [14] & \MUX|Equal2~0_combout ))) ) ) ) # ( !\MUX|saida_MUX[14]~29_combout  & ( \MUX|saida_MUX[12]~30_combout  & ( 
// (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  $ (((\processador|FD|fetchInstruction|PC|DOUT [14] & \MUX|Equal2~0_combout ))))) # (\MUX|saida_MUX[13]~32_combout  & (\MUX|saida_MUX[15]~31_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [14]) # (!\MUX|Equal2~0_combout )))) ) ) ) # ( \MUX|saida_MUX[14]~29_combout  & ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  & 
// ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [14])))) ) ) ) # ( !\MUX|saida_MUX[14]~29_combout  & ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [14] & \MUX|Equal2~0_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(!\MUX|saida_MUX[15]~31_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[14]~29_combout ),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX3|saida7seg[0]~0 .lut_mask = 64'h0008880899922292;
defparam \showHEX3|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \MUX|saida_MUX[14]~33 (
// Equation(s):
// \MUX|saida_MUX[14]~33_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [14]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ))) # 
// (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~21_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [14]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout )))) ) 
// )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[14]~22_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[14]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~33 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~33 .lut_mask = 64'h028A028A57DF57DF;
defparam \MUX|saida_MUX[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \showHEX3|saida7seg[1]~1 (
// Equation(s):
// \showHEX3|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  & \MUX|saida_MUX[14]~33_combout )) # (\MUX|saida_MUX[13]~32_combout  & (\MUX|saida_MUX[15]~31_combout )) ) ) # ( 
// !\MUX|saida_MUX[12]~30_combout  & ( (\MUX|saida_MUX[14]~33_combout  & ((\MUX|saida_MUX[15]~31_combout ) # (\MUX|saida_MUX[13]~32_combout ))) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(!\MUX|saida_MUX[15]~31_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[14]~33_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX3|saida7seg[1]~1 .lut_mask = 64'h0077007711991199;
defparam \showHEX3|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \showHEX3|saida7seg[2]~2 (
// Equation(s):
// \showHEX3|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[12]~30_combout  & ( (\MUX|saida_MUX[13]~32_combout  & (\MUX|saida_MUX[15]~31_combout  & \MUX|saida_MUX[14]~33_combout )) ) ) # ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & 
// (\MUX|saida_MUX[13]~32_combout  & !\MUX|saida_MUX[14]~33_combout )) # (\MUX|saida_MUX[15]~31_combout  & ((\MUX|saida_MUX[14]~33_combout ))) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[15]~31_combout ),
	.datad(!\MUX|saida_MUX[14]~33_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX3|saida7seg[2]~2 .lut_mask = 64'h500F500F00050005;
defparam \showHEX3|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \showHEX3|saida7seg[3]~3 (
// Equation(s):
// \showHEX3|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  & !\MUX|saida_MUX[14]~33_combout )) # (\MUX|saida_MUX[13]~32_combout  & ((\MUX|saida_MUX[14]~33_combout ))) ) ) # 
// ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[15]~31_combout  & \MUX|saida_MUX[14]~33_combout )) # (\MUX|saida_MUX[13]~32_combout  & (\MUX|saida_MUX[15]~31_combout  & !\MUX|saida_MUX[14]~33_combout )) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(!\MUX|saida_MUX[15]~31_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[14]~33_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX3|saida7seg[3]~3 .lut_mask = 64'h1188118888558855;
defparam \showHEX3|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \MUX|saida_MUX[12]~34 (
// Equation(s):
// \MUX|saida_MUX[12]~34_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[12]~23_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[12]~22_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[12]~22_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[12]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~34 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~34 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \MUX|saida_MUX[12]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \showHEX3|saida7seg[4]~4 (
// Equation(s):
// \showHEX3|saida7seg[4]~4_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[15]~31_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [12] & (!\MUX|saida_MUX[14]~33_combout  & !\MUX|saida_MUX[13]~32_combout )) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \MUX|saida_MUX[15]~31_combout  & ( (!\MUX|saida_MUX[14]~33_combout  & (!\MUX|saida_MUX[13]~32_combout  & \MUX|saida_MUX[12]~34_combout )) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[15]~31_combout  & ( ((\MUX|saida_MUX[14]~33_combout  & 
// !\MUX|saida_MUX[13]~32_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [12]) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[15]~31_combout  & ( ((\MUX|saida_MUX[14]~33_combout  & !\MUX|saida_MUX[13]~32_combout )) # 
// (\MUX|saida_MUX[12]~34_combout ) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datab(!\MUX|saida_MUX[14]~33_combout ),
	.datac(!\MUX|saida_MUX[13]~32_combout ),
	.datad(!\MUX|saida_MUX[12]~34_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[15]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX3|saida7seg[4]~4 .lut_mask = 64'h30FF757500C04040;
defparam \showHEX3|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \MUX|saida_MUX[15]~35 (
// Equation(s):
// \MUX|saida_MUX[15]~35_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[15]~24_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[15]~23_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[15]~23_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[15]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~35 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~35 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \MUX|saida_MUX[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \showHEX3|saida7seg[5]~5 (
// Equation(s):
// \showHEX3|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[12]~30_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [15] $ (((!\MUX|saida_MUX[13]~32_combout  & \MUX|saida_MUX[14]~33_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & 
// ( \MUX|saida_MUX[12]~30_combout  & ( !\MUX|saida_MUX[15]~35_combout  $ (((!\MUX|saida_MUX[13]~32_combout  & \MUX|saida_MUX[14]~33_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[12]~30_combout  & ( (\MUX|saida_MUX[13]~32_combout  & 
// (!\MUX|saida_MUX[14]~33_combout  & !\processador|FD|fetchInstruction|PC|DOUT [15])) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[12]~30_combout  & ( (\MUX|saida_MUX[13]~32_combout  & (!\MUX|saida_MUX[14]~33_combout  & 
// !\MUX|saida_MUX[15]~35_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(!\MUX|saida_MUX[14]~33_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datad(!\MUX|saida_MUX[15]~35_combout ),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX3|saida7seg[5]~5 .lut_mask = 64'h44004040DD22D2D2;
defparam \showHEX3|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \showHEX3|saida7seg[6]~6 (
// Equation(s):
// \showHEX3|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[13]~32_combout  $ (\MUX|saida_MUX[14]~33_combout ))) ) ) # ( !\MUX|saida_MUX[12]~30_combout  & ( (!\MUX|saida_MUX[13]~32_combout  
// & (!\MUX|saida_MUX[15]~31_combout  $ (\MUX|saida_MUX[14]~33_combout ))) ) )

	.dataa(!\MUX|saida_MUX[13]~32_combout ),
	.datab(!\MUX|saida_MUX[15]~31_combout ),
	.datac(!\MUX|saida_MUX[14]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX3|saida7seg[6]~6 .lut_mask = 64'h8282828284848484;
defparam \showHEX3|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \MUX|saida_MUX[19]~38 (
// Equation(s):
// \MUX|saida_MUX[19]~38_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[19]~28_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [19])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[19]~27_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [19])))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[19]~27_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~38 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~38 .lut_mask = 64'h038B038B47CF47CF;
defparam \MUX|saida_MUX[19]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \MUX|saida_MUX[18]~36 (
// Equation(s):
// \MUX|saida_MUX[18]~36_combout  = ( \processador|FD|muxULAram|saida_MUX[18]~25_combout  & ( (!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ) # (\SW[1]~input_o )) ) ) # ( !\processador|FD|muxULAram|saida_MUX[18]~25_combout  & ( 
// (\SW[0]~input_o  & (!\SW[1]~input_o  & \processador|FD|ULA_32bits|mSaidaULA[18]~26_combout )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~36 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~36 .lut_mask = 64'h00500050AFFFAFFF;
defparam \MUX|saida_MUX[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[17]~39 (
// Equation(s):
// \MUX|saida_MUX[17]~39_combout  = ( \processador|FD|muxULAram|saida_MUX[17]~28_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( ((!\SW[0]~input_o ) # (\SW[1]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[17]~28_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # (\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[17]~28_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( ((\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout  & \SW[0]~input_o )) # (\SW[1]~input_o ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[17]~28_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( (\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[17]~29_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[17]~28_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~39 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~39 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \MUX|saida_MUX[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \MUX|saida_MUX[16]~37 (
// Equation(s):
// \MUX|saida_MUX[16]~37_combout  = ( \SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [16] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[16]~26_combout 
// ))) ) ) ) # ( !\SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [16] & ( (!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[16]~26_combout ) ) ) ) # ( \SW[0]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [16] & ( 
// (!\SW[1]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout )) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[16]~26_combout ))) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [16] & ( (\SW[1]~input_o  & 
// \processador|FD|muxULAram|saida_MUX[16]~26_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~37 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~37 .lut_mask = 64'h000F303FF0FF303F;
defparam \MUX|saida_MUX[16]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \showHEX4|saida7seg[0]~0 (
// Equation(s):
// \showHEX4|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~37_combout  & ( (\MUX|saida_MUX[19]~38_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[18]~36_combout ))) # (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) ) # ( !\MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~37_combout  & ( !\MUX|saida_MUX[19]~38_combout  $ (((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[18]~36_combout ))) # 
// (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) ) # ( !\MUX|saida_MUX[17]~39_combout  & ( !\MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[18]~36_combout 
// ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [18])))) ) ) )

	.dataa(!\MUX|saida_MUX[19]~38_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[18]~36_combout ),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(!\MUX|saida_MUX[16]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX4|saida7seg[0]~0 .lut_mask = 64'h02A20000A9595404;
defparam \showHEX4|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \MUX|saida_MUX[18]~40 (
// Equation(s):
// \MUX|saida_MUX[18]~40_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [18] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[18]~25_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [18] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[18]~25_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[18]~25_combout ),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[18]~26_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~40 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~40 .lut_mask = 64'h034703478BCF8BCF;
defparam \MUX|saida_MUX[18]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \showHEX4|saida7seg[1]~1 (
// Equation(s):
// \showHEX4|saida7seg[1]~1_combout  = (!\MUX|saida_MUX[17]~39_combout  & (\MUX|saida_MUX[18]~40_combout  & (!\MUX|saida_MUX[16]~37_combout  $ (!\MUX|saida_MUX[19]~38_combout )))) # (\MUX|saida_MUX[17]~39_combout  & ((!\MUX|saida_MUX[16]~37_combout  & 
// (\MUX|saida_MUX[18]~40_combout )) # (\MUX|saida_MUX[16]~37_combout  & ((\MUX|saida_MUX[19]~38_combout )))))

	.dataa(!\MUX|saida_MUX[18]~40_combout ),
	.datab(!\MUX|saida_MUX[16]~37_combout ),
	.datac(!\MUX|saida_MUX[17]~39_combout ),
	.datad(!\MUX|saida_MUX[19]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX4|saida7seg[1]~1 .lut_mask = 64'h1447144714471447;
defparam \showHEX4|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \showHEX4|saida7seg[2]~2 (
// Equation(s):
// \showHEX4|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[16]~37_combout  & ( (\MUX|saida_MUX[17]~39_combout  & (\MUX|saida_MUX[18]~40_combout  & \MUX|saida_MUX[19]~38_combout )) ) ) # ( !\MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & 
// (\MUX|saida_MUX[17]~39_combout  & !\MUX|saida_MUX[19]~38_combout )) # (\MUX|saida_MUX[18]~40_combout  & ((\MUX|saida_MUX[19]~38_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[17]~39_combout ),
	.datac(!\MUX|saida_MUX[18]~40_combout ),
	.datad(!\MUX|saida_MUX[19]~38_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[16]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX4|saida7seg[2]~2 .lut_mask = 64'h300F300F00030003;
defparam \showHEX4|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \showHEX4|saida7seg[3]~3 (
// Equation(s):
// \showHEX4|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (!\MUX|saida_MUX[17]~39_combout  & !\MUX|saida_MUX[19]~38_combout )) # (\MUX|saida_MUX[18]~40_combout  & (\MUX|saida_MUX[17]~39_combout )) ) ) # ( 
// !\MUX|saida_MUX[16]~37_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (\MUX|saida_MUX[17]~39_combout  & \MUX|saida_MUX[19]~38_combout )) # (\MUX|saida_MUX[18]~40_combout  & (!\MUX|saida_MUX[17]~39_combout  & !\MUX|saida_MUX[19]~38_combout )) ) )

	.dataa(!\MUX|saida_MUX[18]~40_combout ),
	.datab(!\MUX|saida_MUX[17]~39_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[19]~38_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[16]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX4|saida7seg[3]~3 .lut_mask = 64'h4422442299119911;
defparam \showHEX4|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \MUX|saida_MUX[16]~41 (
// Equation(s):
// \MUX|saida_MUX[16]~41_combout  = ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[16]~26_combout  & ( (\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[16]~26_combout  ) ) # ( \SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[16]~26_combout  & ( (!\SW[1]~input_o  & \processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\processador|FD|ULA_32bits|mSaidaULA[16]~27_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~41 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~41 .lut_mask = 64'h000000CCFFFF33FF;
defparam \MUX|saida_MUX[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \showHEX4|saida7seg[4]~4 (
// Equation(s):
// \showHEX4|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[19]~38_combout  & ((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [16]))) ) ) ) # ( 
// !\MUX|saida_MUX[17]~39_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & ((!\MUX|Equal2~0_combout ) # ((\processador|FD|fetchInstruction|PC|DOUT [16])))) # (\MUX|saida_MUX[18]~40_combout  & 
// (((!\MUX|saida_MUX[19]~38_combout )))) ) ) ) # ( \MUX|saida_MUX[17]~39_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [16] & !\MUX|saida_MUX[19]~38_combout )) ) ) ) # ( 
// !\MUX|saida_MUX[17]~39_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[18]~40_combout  & (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [16]))) # (\MUX|saida_MUX[18]~40_combout  & (((!\MUX|saida_MUX[19]~38_combout 
// )))) ) ) )

	.dataa(!\MUX|Equal2~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datac(!\MUX|saida_MUX[19]~38_combout ),
	.datad(!\MUX|saida_MUX[18]~40_combout ),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(!\MUX|saida_MUX[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX4|saida7seg[4]~4 .lut_mask = 64'h11F01010BBF0B0B0;
defparam \showHEX4|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \MUX|saida_MUX[19]~42 (
// Equation(s):
// \MUX|saida_MUX[19]~42_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~27_combout  & ( ((!\SW[0]~input_o ) # (\SW[1]~input_o )) # (\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[19]~27_combout  & ( 
// (\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout  & (\SW[0]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(!\processador|FD|ULA_32bits|mSaidaULA[19]~28_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~42 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~42 .lut_mask = 64'h10101010DFDFDFDF;
defparam \MUX|saida_MUX[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \showHEX4|saida7seg[5]~5 (
// Equation(s):
// \showHEX4|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[17]~39_combout  & ( \MUX|Equal2~0_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [19] & ((!\MUX|saida_MUX[18]~40_combout ) # (\MUX|saida_MUX[16]~37_combout ))) ) ) ) # ( 
// !\MUX|saida_MUX[17]~39_combout  & ( \MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[16]~37_combout  & (!\MUX|saida_MUX[18]~40_combout  $ (\processador|FD|fetchInstruction|PC|DOUT [19]))) ) ) ) # ( \MUX|saida_MUX[17]~39_combout  & ( !\MUX|Equal2~0_combout  & ( 
// (!\MUX|saida_MUX[19]~42_combout  & ((!\MUX|saida_MUX[18]~40_combout ) # (\MUX|saida_MUX[16]~37_combout ))) ) ) ) # ( !\MUX|saida_MUX[17]~39_combout  & ( !\MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[16]~37_combout  & (!\MUX|saida_MUX[18]~40_combout  $ 
// (\MUX|saida_MUX[19]~42_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[18]~40_combout ),
	.datab(!\MUX|saida_MUX[16]~37_combout ),
	.datac(!\MUX|saida_MUX[19]~42_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datae(!\MUX|saida_MUX[17]~39_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX4|saida7seg[5]~5 .lut_mask = 64'h2121B0B02211BB00;
defparam \showHEX4|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \showHEX4|saida7seg[6]~6 (
// Equation(s):
// \showHEX4|saida7seg[6]~6_combout  = (!\MUX|saida_MUX[16]~37_combout  & (!\MUX|saida_MUX[17]~39_combout  & (!\MUX|saida_MUX[18]~40_combout  $ (\MUX|saida_MUX[19]~38_combout )))) # (\MUX|saida_MUX[16]~37_combout  & (!\MUX|saida_MUX[19]~38_combout  & 
// (!\MUX|saida_MUX[18]~40_combout  $ (\MUX|saida_MUX[17]~39_combout ))))

	.dataa(!\MUX|saida_MUX[18]~40_combout ),
	.datab(!\MUX|saida_MUX[16]~37_combout ),
	.datac(!\MUX|saida_MUX[19]~38_combout ),
	.datad(!\MUX|saida_MUX[17]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX4|saida7seg[6]~6 .lut_mask = 64'hA410A410A410A410;
defparam \showHEX4|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \MUX|saida_MUX[23]~45 (
// Equation(s):
// \MUX|saida_MUX[23]~45_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[23]~32_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [23])) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[23]~31_combout )))) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [23])))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[23]~31_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~45 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~45 .lut_mask = 64'h058D058D27AF27AF;
defparam \MUX|saida_MUX[23]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \MUX|saida_MUX[20]~44 (
// Equation(s):
// \MUX|saida_MUX[20]~44_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [20] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout )))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[20]~30_combout )))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [20] & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[20]~30_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~44 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~44 .lut_mask = 64'h025702578ADF8ADF;
defparam \MUX|saida_MUX[20]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \MUX|saida_MUX[21]~46 (
// Equation(s):
// \MUX|saida_MUX[21]~46_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[21]~33_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [21]) # (\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[21]~32_combout )) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout  & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o  & \processador|FD|fetchInstruction|PC|DOUT [21])))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[21]~32_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[21]~32_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[21]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~46 .extended_lut = "off";
defparam \MUX|saida_MUX[21]~46 .lut_mask = 64'h05C505C535F535F5;
defparam \MUX|saida_MUX[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \MUX|saida_MUX[22]~43 (
// Equation(s):
// \MUX|saida_MUX[22]~43_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( ((!\SW[0]~input_o ) # (\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout )) # (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & \processador|FD|ULA_32bits|mSaidaULA[22]~30_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~43 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~43 .lut_mask = 64'h02020202DFDFDFDF;
defparam \MUX|saida_MUX[22]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \showHEX5|saida7seg[0]~0 (
// Equation(s):
// \showHEX5|saida7seg[0]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [22] & ( \MUX|saida_MUX[22]~43_combout  & ( (!\MUX|saida_MUX[21]~46_combout  & (!\MUX|saida_MUX[23]~45_combout  $ (\MUX|saida_MUX[20]~44_combout ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [22] & ( \MUX|saida_MUX[22]~43_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[21]~46_combout  & (!\MUX|saida_MUX[20]~44_combout  $ (\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[23]~45_combout  & 
// (\MUX|saida_MUX[20]~44_combout  & (!\MUX|Equal2~0_combout  $ (\MUX|saida_MUX[21]~46_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [22] & ( !\MUX|saida_MUX[22]~43_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & 
// (!\MUX|saida_MUX[21]~46_combout  & (!\MUX|saida_MUX[20]~44_combout  $ (!\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[23]~45_combout  & (\MUX|saida_MUX[20]~44_combout  & (!\MUX|Equal2~0_combout  $ (!\MUX|saida_MUX[21]~46_combout )))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [22] & ( !\MUX|saida_MUX[22]~43_combout  & ( (\MUX|saida_MUX[20]~44_combout  & (!\MUX|saida_MUX[23]~45_combout  $ (\MUX|saida_MUX[21]~46_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[23]~45_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[21]~46_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.dataf(!\MUX|saida_MUX[22]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX5|saida7seg[0]~0 .lut_mask = 64'h2211291092019900;
defparam \showHEX5|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \MUX|saida_MUX[22]~47 (
// Equation(s):
// \MUX|saida_MUX[22]~47_combout  = ( \processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [22]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ))) # 
// (\SW[1]~input_o ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[22]~29_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [22]))) # (\SW[0]~input_o  & (\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout )))) ) 
// )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_32bits|mSaidaULA[22]~30_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~47 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~47 .lut_mask = 64'h028A028A57DF57DF;
defparam \MUX|saida_MUX[22]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \showHEX5|saida7seg[1]~1 (
// Equation(s):
// \showHEX5|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[23]~45_combout  & ( (!\MUX|saida_MUX[20]~44_combout  & (\MUX|saida_MUX[22]~47_combout )) # (\MUX|saida_MUX[20]~44_combout  & ((\MUX|saida_MUX[21]~46_combout ))) ) ) # ( !\MUX|saida_MUX[23]~45_combout  & 
// ( (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[20]~44_combout  $ (!\MUX|saida_MUX[21]~46_combout ))) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[21]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX5|saida7seg[1]~1 .lut_mask = 64'h1414141447474747;
defparam \showHEX5|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \showHEX5|saida7seg[2]~2 (
// Equation(s):
// \showHEX5|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[21]~46_combout  & ( (!\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[20]~44_combout  & !\MUX|saida_MUX[23]~45_combout )) # (\MUX|saida_MUX[22]~47_combout  & ((\MUX|saida_MUX[23]~45_combout ))) ) ) # 
// ( !\MUX|saida_MUX[21]~46_combout  & ( (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[20]~44_combout  & \MUX|saida_MUX[23]~45_combout )) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[23]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[21]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX5|saida7seg[2]~2 .lut_mask = 64'h0404040485858585;
defparam \showHEX5|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \showHEX5|saida7seg[3]~3 (
// Equation(s):
// \showHEX5|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[21]~46_combout  & ( (!\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[20]~44_combout  & \MUX|saida_MUX[23]~45_combout )) # (\MUX|saida_MUX[22]~47_combout  & (\MUX|saida_MUX[20]~44_combout )) ) ) # ( 
// !\MUX|saida_MUX[21]~46_combout  & ( (!\MUX|saida_MUX[23]~45_combout  & (!\MUX|saida_MUX[22]~47_combout  $ (!\MUX|saida_MUX[20]~44_combout ))) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[23]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[21]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX5|saida7seg[3]~3 .lut_mask = 64'h6060606019191919;
defparam \showHEX5|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \MUX|saida_MUX[20]~48 (
// Equation(s):
// \MUX|saida_MUX[20]~48_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[20]~30_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[20]~30_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[20]~30_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[20]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~48 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~48 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \MUX|saida_MUX[20]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \showHEX5|saida7seg[4]~4 (
// Equation(s):
// \showHEX5|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[20]~48_combout  & ( \MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[21]~46_combout  & ((!\MUX|saida_MUX[22]~47_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [20]))) # (\MUX|saida_MUX[22]~47_combout  
// & (!\MUX|saida_MUX[23]~45_combout )))) # (\MUX|saida_MUX[21]~46_combout  & (((!\MUX|saida_MUX[23]~45_combout  & \processador|FD|fetchInstruction|PC|DOUT [20])))) ) ) ) # ( !\MUX|saida_MUX[20]~48_combout  & ( \MUX|Equal2~0_combout  & ( 
// (!\MUX|saida_MUX[21]~46_combout  & ((!\MUX|saida_MUX[22]~47_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [20]))) # (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[23]~45_combout )))) # (\MUX|saida_MUX[21]~46_combout  & 
// (((!\MUX|saida_MUX[23]~45_combout  & \processador|FD|fetchInstruction|PC|DOUT [20])))) ) ) ) # ( \MUX|saida_MUX[20]~48_combout  & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[23]~45_combout ) # ((!\MUX|saida_MUX[22]~47_combout  & 
// !\MUX|saida_MUX[21]~46_combout )) ) ) ) # ( !\MUX|saida_MUX[20]~48_combout  & ( !\MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[21]~46_combout  & !\MUX|saida_MUX[23]~45_combout )) ) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[21]~46_combout ),
	.datac(!\MUX|saida_MUX[23]~45_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datae(!\MUX|saida_MUX[20]~48_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX5|saida7seg[4]~4 .lut_mask = 64'h4040F8F840F840F8;
defparam \showHEX5|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \MUX|saida_MUX[23]~49 (
// Equation(s):
// \MUX|saida_MUX[23]~49_combout  = ( \processador|FD|ULA_32bits|mSaidaULA[23]~32_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[23]~31_combout ) ) ) # ( !\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[23]~31_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[23]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_32bits|mSaidaULA[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~49 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~49 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \MUX|saida_MUX[23]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \showHEX5|saida7seg[5]~5 (
// Equation(s):
// \showHEX5|saida7seg[5]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [23] & ( \MUX|saida_MUX[21]~46_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout  & ((!\MUX|saida_MUX[22]~47_combout ) # (\MUX|saida_MUX[20]~44_combout 
// )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [23] & ( \MUX|saida_MUX[21]~46_combout  & ( (!\MUX|saida_MUX[22]~47_combout  & (((!\MUX|saida_MUX[23]~49_combout ) # (\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[22]~47_combout  & 
// (\MUX|saida_MUX[20]~44_combout  & ((!\MUX|saida_MUX[23]~49_combout ) # (\MUX|Equal2~0_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [23] & ( !\MUX|saida_MUX[21]~46_combout  & ( (\MUX|saida_MUX[20]~44_combout  & 
// (!\MUX|saida_MUX[22]~47_combout  $ (((\MUX|saida_MUX[23]~49_combout ) # (\MUX|Equal2~0_combout ))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [23] & ( !\MUX|saida_MUX[21]~46_combout  & ( (\MUX|saida_MUX[20]~44_combout  & 
// (!\MUX|saida_MUX[22]~47_combout  $ (((!\MUX|Equal2~0_combout  & \MUX|saida_MUX[23]~49_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[23]~49_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.dataf(!\MUX|saida_MUX[21]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX5|saida7seg[5]~5 .lut_mask = 64'h22122111BB0BB000;
defparam \showHEX5|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \showHEX5|saida7seg[6]~6 (
// Equation(s):
// \showHEX5|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[23]~45_combout  & ( (\MUX|saida_MUX[22]~47_combout  & (!\MUX|saida_MUX[20]~44_combout  & !\MUX|saida_MUX[21]~46_combout )) ) ) # ( !\MUX|saida_MUX[23]~45_combout  & ( (!\MUX|saida_MUX[22]~47_combout  & 
// ((!\MUX|saida_MUX[21]~46_combout ))) # (\MUX|saida_MUX[22]~47_combout  & (\MUX|saida_MUX[20]~44_combout  & \MUX|saida_MUX[21]~46_combout )) ) )

	.dataa(!\MUX|saida_MUX[22]~47_combout ),
	.datab(!\MUX|saida_MUX[20]~44_combout ),
	.datac(!\MUX|saida_MUX[21]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[23]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX5|saida7seg[6]~6 .lut_mask = 64'hA1A1A1A140404040;
defparam \showHEX5|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y16_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
