assert_exec_stage/assert_assert_muxa_fw_alu
assert_exec_stage
exec_stage
decode_pipe
forward
mips_core
mips_sys
pipelinedregs
forward_node
muxa_ctl_reg_clr_cls
rf_stage
decoder
ctl_FSM
decoder/assign_1_inst_op
decoder/wire_inst_op
mips_sys/input_zz_ins_i
decoder/input_ins_i
mips_core/input_zz_ins_i
decode_pipe/input_ins_i
decode_pipe/input_id2ra_ctl_cls
decode_pipe/input_pause
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
mips_sys/input_pause
mips_core/input_pause
forward_node/reg_mux_fw
forward_node/always_1/if_1/stmt_1
forward_node/always_1/if_1
forward_node/always_1
forward/wire_alu_rs_fw
exec_stage/input_muxa_ctl_i
exec_stage/input_muxa_fw_ctl
forward/inst_fw_alu_rs
exec_stage/inst_chk_exec_stage
mips_core/inst_iexec_stage
mips_core/wire_NET1572
mips_core/wire_NET1640
mips_core/inst_iRF_stage
mips_core/wire_NET1606
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
pipelinedregs/input_pause
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
mips_sys/inst_i_mips_core
assert_exec_stage/input_muxa_fw_ctl
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/reg_id2ra_ctl_cls
muxa_ctl_reg_clr_cls/input_cls
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_cls
mips_core/inst_iforward
mips_core/wire_BUS1158
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
decode_pipe/wire_BUS2086
decoder/always_1/block_1/case_1/block_16/stmt_6
decoder/always_1/block_1/case_1/block_16
decoder/reg_muxa_ctl
pipelinedregs/input_muxa_ctl_i
decode_pipe/inst_idecoder
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_6
ctl_FSM/input_rst
mips_core/input_rst
mips_sys/input_rst
rf_stage/input_rst_i
rf_stage/inst_MAIN_FSM
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/wire_ra2ex_ctl_clr_o
assert_exec_stage/input_muxa_ctl_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
pipelinedregs/input_ra2ex_ctl_clr
pipelinedregs/input_id2ra_ctl_clr
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
muxa_ctl_reg_clr_cls/input_clr
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1
muxa_ctl_reg_clr_cls/always_1
mips_core/wire_BUS5832
mips_core/inst_decoder_pipe
decode_pipe/input_ra2ex_ctl_clr
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_id2ra_ctl_clr
decode_pipe/wire_muxa_ctl_o
decode_pipe/inst_pipereg
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/input_pause
rf_stage/input_pause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U7/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/cond
