INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/fetch_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/read_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
