$date
	Wed Jun 11 13:51:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! product [15:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$scope module multiplier $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 16 ' c [15:0] $end
$var wire 16 ( p0 [15:0] $end
$var wire 16 ) p1 [15:0] $end
$var wire 16 * p2 [15:0] $end
$var wire 16 + p3 [15:0] $end
$var wire 16 , p4 [15:0] $end
$var wire 16 - p5 [15:0] $end
$var wire 16 . p6 [15:0] $end
$var wire 16 / p7 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#5000
b1 !
b1 '
b1 (
b1 #
b1 &
b1 "
b1 %
1$
#10000
0$
#15000
b100 )
b100 !
b100 '
b0 (
b10 #
b10 &
b10 "
b10 %
1$
#20000
0$
#25000
b110 )
b1001 !
b1001 '
b11 (
b11 #
b11 &
b11 "
b11 %
1$
#30000
0$
#35000
b10000 *
b0 )
b10000 !
b10000 '
b0 (
b100 #
b100 &
b100 "
b100 %
1$
#40000
0$
#45000
b10100 *
b11001 !
b11001 '
b101 (
b101 #
b101 &
b101 "
b101 %
1$
#50000
0$
#55000
b1100 )
b11000 *
b100100 !
b100100 '
b0 (
b110 #
b110 &
b110 "
b110 %
1$
#60000
0$
#65000
b1110 )
b11100 *
b110001 !
b110001 '
b111 (
b111 #
b111 &
b111 "
b111 %
1$
#70000
0$
#75000
b1000000 +
b0 )
b0 *
b1000000 !
b1000000 '
b0 (
b1000 #
b1000 &
b1000 "
b1000 %
1$
#80000
0$
#85000
b1001000 +
b1010001 !
b1010001 '
b1001 (
b1001 #
b1001 &
b1001 "
b1001 %
1$
#90000
0$
#95000
b10100 )
b1010000 +
b1100100 !
b1100100 '
b0 (
b1010 #
b1010 &
b1010 "
b1010 %
1$
#100000
0$
