// Seed: 2536293476
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri id_3
);
  assign id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output tri1 id_5
);
  assign id_0 = id_0;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_0,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always
    if (1) begin : LABEL_0
      wait (id_17);
    end
endmodule
module module_3 #(
    parameter id_6 = 32'd4
) (
    output tri1 id_0,
    output supply0 id_1
    , id_12,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor _id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10
);
  logic [1 : -1] id_13;
  module_2 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12
  );
  logic [1 'b0 : id_6] id_14;
  ;
endmodule
