$date
	Wed Aug 26 00:44:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_PISO_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 8 # inp [8:1] $end
$var reg 1 $ reset $end
$var reg 1 % write $end
$scope module srPISO $end
$var wire 1 " clk $end
$var wire 8 & d [8:1] $end
$var wire 1 $ reset $end
$var wire 1 % write_check $end
$var wire 4 ' w [4:1] $end
$var wire 1 ! q $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 4 ( d [4:1] $end
$var wire 1 $ reset $end
$var wire 1 % write_check $end
$var wire 1 ) q $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 $ reset $end
$var reg 1 + q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 $ reset $end
$var reg 1 - q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 $ reset $end
$var reg 1 / q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 0 d $end
$var wire 1 $ reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 4 1 d [4:1] $end
$var wire 1 $ reset $end
$var wire 1 % write_check $end
$var wire 1 ! q $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 2 d $end
$var wire 1 $ reset $end
$var reg 1 3 q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 4 d $end
$var wire 1 $ reset $end
$var reg 1 5 q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 6 d $end
$var wire 1 $ reset $end
$var reg 1 7 q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 8 d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
x7
06
x5
04
x3
02
b0 1
00
x/
0.
x-
0,
x+
0*
x)
b0 (
b0 '
b0 &
1%
0$
b0 #
0"
x!
$end
#5
16
1.
b10 '
b10 1
b10 (
1"
b100010 #
b100010 &
#10
0!
17
05
03
0)
1/
0-
0+
14
06
12
10
b1 '
b1 1
b1110 (
0"
b11110 #
b11110 &
#15
04
16
02
1,
0.
00
b1010 '
b1010 1
1*
b1 (
1"
b10100001 #
b10100001 &
#20
1+
1-
0/
06
0,
1.
b0 '
b0 1
0*
b1010 (
0"
b1010 #
b1010 &
#25
16
18
1,
10
b110 '
b110 1
1*
b1111 (
1"
b1101111 #
b1101111 &
#30
1!
1)
1/
14
06
08
12
0,
0.
00
b1 '
b1 1
0*
b0 (
0"
b10000 #
b10000 &
#35
04
16
02
1.
10
b10 '
b10 1
b1110 (
1"
b101110 #
b101110 &
#40
0+
0-
0!
06
1,
00
b0 '
b0 1
1*
b11 (
0"
b11 #
b11 &
#45
16
0,
0.
10
b10 '
b10 1
0*
b100 (
1"
b100100 #
b100100 &
#50
0/
14
06
12
00
b1 '
b1 1
b1000 (
0"
b11000 #
b11000 &
#55
1"
#60
0)
13
15
07
0"
