INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:36]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:38]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:39]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:40]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:43]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:44]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:45]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:49]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:50]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:51]
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/add_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ext16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/CPU/CPU.srcs/sim_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
