
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.08 source latency tmp12299[15]$_SDFF_PP0_/CK ^
  -0.08 target latency tmp12300[3]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp12298$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12300[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
     9   13.44    0.01    0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12298$_SDFF_PP0_/CK (DFF_X1)
     1    0.96    0.01    0.08    0.17 v tmp12298$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12298 (net)
                  0.01    0.00    0.17 v _470_/A2 (AND2_X1)
     1    1.16    0.01    0.03    0.19 v _470_/ZN (AND2_X1)
                                         _056_ (net)
                  0.01    0.00    0.19 v tmp12300[15]$_SDFF_PP0_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
     9   13.44    0.01    0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12300[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.00    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp12297[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12299[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     8   11.60    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12297[1]$_SDFF_PP0_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.17 v tmp12297[1]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12297[1] (net)
                  0.01    0.00    0.17 v _492_/B (HA_X1)
     1    3.52    0.01    0.06    0.23 v _492_/S (HA_X1)
                                         _245_ (net)
                  0.01    0.00    0.23 v _518_/B (HA_X1)
     2    7.05    0.01    0.04    0.27 v _518_/CO (HA_X1)
                                         _238_ (net)
                  0.01    0.00    0.27 v _489_/A (FA_X1)
     2    5.47    0.02    0.08    0.35 v _489_/CO (FA_X1)
                                         _241_ (net)
                  0.02    0.00    0.35 v _380_/B1 (AOI21_X2)
     3    5.75    0.03    0.04    0.39 ^ _380_/ZN (AOI21_X2)
                                         _100_ (net)
                  0.03    0.00    0.39 ^ _381_/A3 (NOR3_X1)
     1    3.41    0.01    0.02    0.41 v _381_/ZN (NOR3_X1)
                                         _101_ (net)
                  0.01    0.00    0.41 v _383_/A2 (OR3_X4)
     4   13.72    0.01    0.07    0.48 v _383_/ZN (OR3_X4)
                                         _103_ (net)
                  0.01    0.00    0.48 v _401_/B1 (AOI221_X2)
     1    2.40    0.04    0.07    0.55 ^ _401_/ZN (AOI221_X2)
                                         _119_ (net)
                  0.04    0.00    0.55 ^ _402_/S (MUX2_X1)
     1    1.41    0.01    0.06    0.61 v _402_/Z (MUX2_X1)
                                         _037_ (net)
                  0.01    0.00    0.61 v tmp12299[13]$_SDFF_PP0_/D (DFF_X1)
                                  0.61   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    6.73    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     8   11.76    0.01    0.04    1.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.01    0.00    1.08 ^ tmp12299[13]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp12297[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12299[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     8   11.60    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12297[1]$_SDFF_PP0_/CK (DFF_X1)
     1    3.54    0.01    0.09    0.17 v tmp12297[1]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12297[1] (net)
                  0.01    0.00    0.17 v _492_/B (HA_X1)
     1    3.52    0.01    0.06    0.23 v _492_/S (HA_X1)
                                         _245_ (net)
                  0.01    0.00    0.23 v _518_/B (HA_X1)
     2    7.05    0.01    0.04    0.27 v _518_/CO (HA_X1)
                                         _238_ (net)
                  0.01    0.00    0.27 v _489_/A (FA_X1)
     2    5.47    0.02    0.08    0.35 v _489_/CO (FA_X1)
                                         _241_ (net)
                  0.02    0.00    0.35 v _380_/B1 (AOI21_X2)
     3    5.75    0.03    0.04    0.39 ^ _380_/ZN (AOI21_X2)
                                         _100_ (net)
                  0.03    0.00    0.39 ^ _381_/A3 (NOR3_X1)
     1    3.41    0.01    0.02    0.41 v _381_/ZN (NOR3_X1)
                                         _101_ (net)
                  0.01    0.00    0.41 v _383_/A2 (OR3_X4)
     4   13.72    0.01    0.07    0.48 v _383_/ZN (OR3_X4)
                                         _103_ (net)
                  0.01    0.00    0.48 v _401_/B1 (AOI221_X2)
     1    2.40    0.04    0.07    0.55 ^ _401_/ZN (AOI221_X2)
                                         _119_ (net)
                  0.04    0.00    0.55 ^ _402_/S (MUX2_X1)
     1    1.41    0.01    0.06    0.61 v _402_/Z (MUX2_X1)
                                         _037_ (net)
                  0.01    0.00    0.61 v tmp12299[13]$_SDFF_PP0_/D (DFF_X1)
                                  0.61   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    6.73    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.50    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     8   11.76    0.01    0.04    1.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.01    0.00    1.08 ^ tmp12299[13]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13682051002979279

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6892

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
12.207756996154785

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7620

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp12297[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12299[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12297[1]$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.17 v tmp12297[1]$_SDFF_PP0_/Q (DFF_X1)
   0.06    0.23 v _492_/S (HA_X1)
   0.04    0.27 v _518_/CO (HA_X1)
   0.08    0.35 v _489_/CO (FA_X1)
   0.04    0.39 ^ _380_/ZN (AOI21_X2)
   0.02    0.41 v _381_/ZN (NOR3_X1)
   0.07    0.48 v _383_/ZN (OR3_X4)
   0.07    0.55 ^ _401_/ZN (AOI221_X2)
   0.06    0.61 v _402_/Z (MUX2_X1)
   0.00    0.61 v tmp12299[13]$_SDFF_PP0_/D (DFF_X1)
           0.61   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ tmp12299[13]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.08   clock reconvergence pessimism
  -0.04    1.05   library setup time
           1.05   data required time
---------------------------------------------------------
           1.05   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp12298$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12300[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12298$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.17 v tmp12298$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.19 v _470_/ZN (AND2_X1)
   0.00    0.19 v tmp12300[15]$_SDFF_PP0_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12300[15]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.00    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6114

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4336

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
70.919202

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.06e-04   1.27e-05   5.16e-06   4.23e-04  47.3%
Combinational          1.12e-04   8.92e-05   8.25e-06   2.10e-04  23.4%
Clock                  1.14e-04   1.47e-04   4.47e-07   2.62e-04  29.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.32e-04   2.49e-04   1.39e-05   8.95e-04 100.0%
                          70.7%      27.8%       1.5%
