<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mv78xx0 › include › mach › mv78xx0.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mv78xx0.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-mv78xx0/include/mach/mv78xx0.h</span>
<span class="cm"> *</span>
<span class="cm"> * Generic definitions for Marvell MV78xx0 SoC flavors:</span>
<span class="cm"> *  MV781x0 and MV782x0.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_MV78XX0_H</span>
<span class="cp">#define __ASM_ARCH_MV78XX0_H</span>

<span class="cm">/*</span>
<span class="cm"> * Marvell MV78xx0 address maps.</span>
<span class="cm"> *</span>
<span class="cm"> * phys</span>
<span class="cm"> * c0000000	PCIe Memory space</span>
<span class="cm"> * f0800000	PCIe #0 I/O space</span>
<span class="cm"> * f0900000	PCIe #1 I/O space</span>
<span class="cm"> * f0a00000	PCIe #2 I/O space</span>
<span class="cm"> * f0b00000	PCIe #3 I/O space</span>
<span class="cm"> * f0c00000	PCIe #4 I/O space</span>
<span class="cm"> * f0d00000	PCIe #5 I/O space</span>
<span class="cm"> * f0e00000	PCIe #6 I/O space</span>
<span class="cm"> * f0f00000	PCIe #7 I/O space</span>
<span class="cm"> * f1000000	on-chip peripheral registers</span>
<span class="cm"> *</span>
<span class="cm"> * virt		phys		size</span>
<span class="cm"> * fe400000	f102x000	16K	core-specific peripheral registers</span>
<span class="cm"> * fe700000	f0800000	1M	PCIe #0 I/O space</span>
<span class="cm"> * fe800000	f0900000	1M	PCIe #1 I/O space</span>
<span class="cm"> * fe900000	f0a00000	1M	PCIe #2 I/O space</span>
<span class="cm"> * fea00000	f0b00000	1M	PCIe #3 I/O space</span>
<span class="cm"> * feb00000	f0c00000	1M	PCIe #4 I/O space</span>
<span class="cm"> * fec00000	f0d00000	1M	PCIe #5 I/O space</span>
<span class="cm"> * fed00000	f0e00000	1M	PCIe #6 I/O space</span>
<span class="cm"> * fee00000	f0f00000	1M	PCIe #7 I/O space</span>
<span class="cm"> * fef00000	f1000000	1M	on-chip peripheral registers</span>
<span class="cm"> */</span>
<span class="cp">#define MV78XX0_CORE0_REGS_PHYS_BASE	0xf1020000</span>
<span class="cp">#define MV78XX0_CORE1_REGS_PHYS_BASE	0xf1024000</span>
<span class="cp">#define MV78XX0_CORE_REGS_VIRT_BASE	0xfe400000</span>
<span class="cp">#define MV78XX0_CORE_REGS_SIZE		SZ_16K</span>

<span class="cp">#define MV78XX0_PCIE_IO_PHYS_BASE(i)	(0xf0800000 + ((i) &lt;&lt; 20))</span>
<span class="cp">#define MV78XX0_PCIE_IO_VIRT_BASE(i)	(0xfe700000 + ((i) &lt;&lt; 20))</span>
<span class="cp">#define MV78XX0_PCIE_IO_SIZE		SZ_1M</span>

<span class="cp">#define MV78XX0_REGS_PHYS_BASE		0xf1000000</span>
<span class="cp">#define MV78XX0_REGS_VIRT_BASE		0xfef00000</span>
<span class="cp">#define MV78XX0_REGS_SIZE		SZ_1M</span>

<span class="cp">#define MV78XX0_PCIE_MEM_PHYS_BASE	0xc0000000</span>
<span class="cp">#define MV78XX0_PCIE_MEM_SIZE		0x30000000</span>

<span class="cm">/*</span>
<span class="cm"> * Core-specific peripheral registers.</span>
<span class="cm"> */</span>
<span class="cp">#define BRIDGE_VIRT_BASE	(MV78XX0_CORE_REGS_VIRT_BASE)</span>

<span class="cm">/*</span>
<span class="cm"> * Register Map</span>
<span class="cm"> */</span>
<span class="cp">#define DDR_VIRT_BASE		(MV78XX0_REGS_VIRT_BASE | 0x00000)</span>
<span class="cp">#define  DDR_WINDOW_CPU0_BASE	(DDR_VIRT_BASE | 0x1500)</span>
<span class="cp">#define  DDR_WINDOW_CPU1_BASE	(DDR_VIRT_BASE | 0x1570)</span>

<span class="cp">#define DEV_BUS_PHYS_BASE	(MV78XX0_REGS_PHYS_BASE | 0x10000)</span>
<span class="cp">#define DEV_BUS_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x10000)</span>
<span class="cp">#define  SAMPLE_AT_RESET_LOW	(DEV_BUS_VIRT_BASE | 0x0030)</span>
<span class="cp">#define  SAMPLE_AT_RESET_HIGH	(DEV_BUS_VIRT_BASE | 0x0034)</span>
<span class="cp">#define  GPIO_VIRT_BASE		(DEV_BUS_VIRT_BASE | 0x0100)</span>
<span class="cp">#define  I2C_0_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x1000)</span>
<span class="cp">#define  I2C_1_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x1100)</span>
<span class="cp">#define  UART0_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2000)</span>
<span class="cp">#define  UART0_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2000)</span>
<span class="cp">#define  UART1_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2100)</span>
<span class="cp">#define  UART1_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2100)</span>
<span class="cp">#define  UART2_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2200)</span>
<span class="cp">#define  UART2_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2200)</span>
<span class="cp">#define  UART3_PHYS_BASE	(DEV_BUS_PHYS_BASE | 0x2300)</span>
<span class="cp">#define  UART3_VIRT_BASE	(DEV_BUS_VIRT_BASE | 0x2300)</span>

<span class="cp">#define GE10_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x30000)</span>
<span class="cp">#define GE11_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x34000)</span>

<span class="cp">#define PCIE00_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x40000)</span>
<span class="cp">#define PCIE01_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x44000)</span>
<span class="cp">#define PCIE02_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x48000)</span>
<span class="cp">#define PCIE03_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x4c000)</span>

<span class="cp">#define USB0_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x50000)</span>
<span class="cp">#define USB1_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x51000)</span>
<span class="cp">#define USB2_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x52000)</span>

<span class="cp">#define GE00_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x70000)</span>
<span class="cp">#define GE01_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0x74000)</span>

<span class="cp">#define PCIE10_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x80000)</span>
<span class="cp">#define PCIE11_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x84000)</span>
<span class="cp">#define PCIE12_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x88000)</span>
<span class="cp">#define PCIE13_VIRT_BASE	(MV78XX0_REGS_VIRT_BASE | 0x8c000)</span>

<span class="cp">#define SATA_PHYS_BASE		(MV78XX0_REGS_PHYS_BASE | 0xa0000)</span>

<span class="cm">/*</span>
<span class="cm"> * Supported devices and revisions.</span>
<span class="cm"> */</span>
<span class="cp">#define MV78X00_Z0_DEV_ID	0x6381</span>
<span class="cp">#define MV78X00_REV_Z0		1</span>

<span class="cp">#define MV78100_DEV_ID		0x7810</span>
<span class="cp">#define MV78100_REV_A0		1</span>
<span class="cp">#define MV78100_REV_A1		2</span>

<span class="cp">#define MV78200_DEV_ID		0x7820</span>
<span class="cp">#define MV78200_REV_A0		1</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
