{"vcs1":{"timestamp_begin":1681298001.730997503, "rt":0.69, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681298002.455617765, "rt":0.99, "ut":0.20, "st":0.16}}
{"link":{"timestamp_begin":1681298003.465983912, "rt":1.32, "ut":0.06, "st":0.86}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681298001.439144634}
{"VCS_COMP_START_TIME": 1681298001.439144634}
{"VCS_COMP_END_TIME": 1681298005.325641916}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
