{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574989919984 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574989919984 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574989920010 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574989920010 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574989920037 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574989920037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574989920495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 20:12:00 2019 " "Processing started: Thu Nov 28 20:12:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(90) " "Verilog HDL Declaration information at part2.v(90): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(91) " "Verilog HDL Declaration information at part2.v(91): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting an operand part2.v(296) " "Verilog HDL syntax error at part2.v(296) near text: \"or\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 296 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LeftScoreDetector part2.v(290) " "Ignored design unit \"LeftScoreDetector\" at part2.v(290) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 290 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(323) " "Verilog HDL information at part2.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RightScoreDetector part2.v(317) " "Ignored design unit \"RightScoreDetector\" at part2.v(317) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PixelCounter part2.v(339) " "Ignored design unit \"PixelCounter\" at part2.v(339) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 339 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathFSM part2.v(356) " "Ignored design unit \"datapathFSM\" at part2.v(356) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 356 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drawBorder part2.v(589) " "Ignored design unit \"drawBorder\" at part2.v(589) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 589 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "squareFSM part2.v(634) " "Ignored design unit \"squareFSM\" at part2.v(634) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 634 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddleFSM part2.v(649) " "Ignored design unit \"paddleFSM\" at part2.v(649) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 649 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XCounter part2.v(673) " "Ignored design unit \"XCounter\" at part2.v(673) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 673 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YCounter part2.v(719) " "Ignored design unit \"YCounter\" at part2.v(719) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 719 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YPaddle part2.v(752) " "Ignored design unit \"YPaddle\" at part2.v(752) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 752 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeCounter part2.v(787) " "Ignored design unit \"TimeCounter\" at part2.v(787) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 787 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder part2.v(833) " "Ignored design unit \"hex_decoder\" at part2.v(833) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 833 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989931061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 20:12:11 2019 " "Processing ended: Thu Nov 28 20:12:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989931097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989931678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1574989920495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 20:12:00 2019 " "Processing started: Thu Nov 28 20:12:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989930968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989930970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989930972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989930974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(90) " "Verilog HDL Declaration information at part2.v(90): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(91) " "Verilog HDL Declaration information at part2.v(91): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting an operand part2.v(296) " "Verilog HDL syntax error at part2.v(296) near text: \"or\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 296 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LeftScoreDetector part2.v(290) " "Ignored design unit \"LeftScoreDetector\" at part2.v(290) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 290 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(323) " "Verilog HDL information at part2.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RightScoreDetector part2.v(317) " "Ignored design unit \"RightScoreDetector\" at part2.v(317) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PixelCounter part2.v(339) " "Ignored design unit \"PixelCounter\" at part2.v(339) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 339 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathFSM part2.v(356) " "Ignored design unit \"datapathFSM\" at part2.v(356) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 356 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drawBorder part2.v(589) " "Ignored design unit \"drawBorder\" at part2.v(589) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 589 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "squareFSM part2.v(634) " "Ignored design unit \"squareFSM\" at part2.v(634) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 634 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddleFSM part2.v(649) " "Ignored design unit \"paddleFSM\" at part2.v(649) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 649 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XCounter part2.v(673) " "Ignored design unit \"XCounter\" at part2.v(673) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 673 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YCounter part2.v(719) " "Ignored design unit \"YCounter\" at part2.v(719) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 719 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YPaddle part2.v(752) " "Ignored design unit \"YPaddle\" at part2.v(752) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 752 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeCounter part2.v(787) " "Ignored design unit \"TimeCounter\" at part2.v(787) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 787 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder part2.v(833) " "Ignored design unit \"hex_decoder\" at part2.v(833) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 833 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989931061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 20:12:11 2019 " "Processing ended: Thu Nov 28 20:12:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1574989931097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574989920495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 20:12:00 2019 " "Processing started: Thu Nov 28 20:12:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574989920502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989920502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574989921264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574989930974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989930974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(90) " "Verilog HDL Declaration information at part2.v(90): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(91) " "Verilog HDL Declaration information at part2.v(91): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574989931044 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting an operand part2.v(296) " "Verilog HDL syntax error at part2.v(296) near text: \"or\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 296 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LeftScoreDetector part2.v(290) " "Ignored design unit \"LeftScoreDetector\" at part2.v(290) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 290 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(323) " "Verilog HDL information at part2.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RightScoreDetector part2.v(317) " "Ignored design unit \"RightScoreDetector\" at part2.v(317) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PixelCounter part2.v(339) " "Ignored design unit \"PixelCounter\" at part2.v(339) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 339 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathFSM part2.v(356) " "Ignored design unit \"datapathFSM\" at part2.v(356) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 356 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drawBorder part2.v(589) " "Ignored design unit \"drawBorder\" at part2.v(589) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 589 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "squareFSM part2.v(634) " "Ignored design unit \"squareFSM\" at part2.v(634) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 634 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddleFSM part2.v(649) " "Ignored design unit \"paddleFSM\" at part2.v(649) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 649 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XCounter part2.v(673) " "Ignored design unit \"XCounter\" at part2.v(673) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 673 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YCounter part2.v(719) " "Ignored design unit \"YCounter\" at part2.v(719) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 719 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YPaddle part2.v(752) " "Ignored design unit \"YPaddle\" at part2.v(752) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 752 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeCounter part2.v(787) " "Ignored design unit \"TimeCounter\" at part2.v(787) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 787 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder part2.v(833) " "Ignored design unit \"hex_decoder\" at part2.v(833) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 833 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574989931046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989931061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 20:12:11 2019 " "Processing ended: Thu Nov 28 20:12:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574989931097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574989931097 ""}
