C:\lscc\diamond\3.8_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1"   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synlog\report\Laboratorinis4VHDL_impl1_premap.xml  -top_level_module  work.spec_register  -oedif  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.edi"  -conchk_prepass  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1_cck.rpt"   -autoconstraint  -freq 1.000   "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\syntmp\Laboratorinis4VHDL_impl1.plg"  -osyn  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_prem.srd"  -prjdir  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\"  -prjname  proj_1  -log  "C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synlog\Laboratorinis4VHDL_impl1_premap.srr" 
rc:1 success:1 runtime:1
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1.edi|io:o|time:1496054751|size:41080|exec:0
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\Laboratorinis4VHDL_impl1_cck.rpt|io:o|time:1496055331|size:2319|exec:0
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_mult.srs|io:i|time:1496055330|size:2327|exec:0
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_prem.srd|io:o|time:1496055330|size:2696|exec:0
file:C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\xp2.v|io:i|time:1467759226|size:89401|exec:0
file:C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1467759226|size:40584|exec:0
file:"C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\syntmp\Laboratorinis4VHDL_impl1.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synwork\Laboratorinis4VHDL_impl1_prem.srd|io:o|time:1496055330|size:2696|exec:0
file:C:\Users\tadlau\Desktop\VHDL(Lab4)\impl1\synlog\Laboratorinis4VHDL_impl1_premap.srr|io:o|time:1496055331|size:3345|exec:0
file:C:\lscc\diamond\3.8_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1467760026|size:18704384|exec:1
file:C:\lscc\diamond\3.8_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1467761562|size:22412800|exec:1
