000	WR001	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
001			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
002			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
003	WR001_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
004			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
005			0xDFFE	BNZ	WR001_1			LOOP BACK IF STILL BUSY	
006			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
007			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
008			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
009	WR001_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
00a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
00b			0xDFFE	BNZ	WR001_2			LOOP BACK IF STILL BUSY	
00c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
00d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
00e			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
00f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
010	WR001_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
011			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
012			0xDFFE	BNZ	WR001_3			LOOP BACK IF STILL BUSY	
013	WR002	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
014			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
015			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
016	WR002_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
017			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
018			0xDFFE	BNZ	WR002_1			LOOP BACK IF STILL BUSY	
019			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
01a			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
01b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
01c	WR002_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
01d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
01e			0xDFFE	BNZ	WR002_2			LOOP BACK IF STILL BUSY	
01f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
020			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
021			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
022			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
023	WR002_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
024			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
025			0xDFFE	BNZ	WR002_3			LOOP BACK IF STILL BUSY	
026	WR003	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
027			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
028			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
029	WR003_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
02a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
02b			0xDFFE	BNZ	WR003_1			LOOP BACK IF STILL BUSY	
02c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
02d			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
02e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
02f	WR003_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
030			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
031			0xDFFE	BNZ	WR003_2			LOOP BACK IF STILL BUSY	
032			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
033			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
034			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
035			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
036	WR003_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
037			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
038			0xDFFE	BNZ	WR003_3			LOOP BACK IF STILL BUSY	
039	WR004	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
03a			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
03b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
03c	WR004_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
03d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
03e			0xDFFE	BNZ	WR004_1			LOOP BACK IF STILL BUSY	
03f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
040			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
041			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
042	WR004_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
043			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
044			0xDFFE	BNZ	WR004_2			LOOP BACK IF STILL BUSY	
045			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
046			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
047			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
048			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
049	WR004_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
04a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
04b			0xDFFE	BNZ	WR004_3			LOOP BACK IF STILL BUSY	
04c	WR005	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
04d			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
04e			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
04f	WR005_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
050			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
051			0xDFFE	BNZ	WR005_1			LOOP BACK IF STILL BUSY	
052			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
053			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
054			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
055	WR005_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
056			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
057			0xDFFE	BNZ	WR005_2			LOOP BACK IF STILL BUSY	
058			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
059			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
05a			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
05b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
05c	WR005_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
05d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
05e			0xDFFE	BNZ	WR005_3			LOOP BACK IF STILL BUSY	
05f	WR006	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
060			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
061			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
062	WR006_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
063			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
064			0xDFFE	BNZ	WR006_1			LOOP BACK IF STILL BUSY	
065			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
066			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
067			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
068	WR006_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
069			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
06a			0xDFFE	BNZ	WR006_2			LOOP BACK IF STILL BUSY	
06b			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
06c			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
06d			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
06e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
06f	WR006_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
070			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
071			0xDFFE	BNZ	WR006_3			LOOP BACK IF STILL BUSY	
072	WR007	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
073			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
074			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
075	WR007_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
076			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
077			0xDFFE	BNZ	WR007_1			LOOP BACK IF STILL BUSY	
078			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
079			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
07a			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
07b	WR007_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
07c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
07d			0xDFFE	BNZ	WR007_2			LOOP BACK IF STILL BUSY	
07e			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
07f			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
080			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
081			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
082	WR007_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
083			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
084			0xDFFE	BNZ	WR007_3			LOOP BACK IF STILL BUSY	
085	WR008	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
086			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
087			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
088	WR008_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
089			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
08a			0xDFFE	BNZ	WR008_1			LOOP BACK IF STILL BUSY	
08b			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
08c			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
08d			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
08e	WR008_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
08f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
090			0xDFFE	BNZ	WR008_2			LOOP BACK IF STILL BUSY	
091			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
092			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
093			0x2164	LRI	Reg1	0x64	WRITE DATA TO REG	
094			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
095	WR008_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
096			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
097			0xDFFE	BNZ	WR008_3			LOOP BACK IF STILL BUSY	
098	WR010	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
099			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
09a			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
09b	WR010_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
09c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
09d			0xDFFE	BNZ	WR010_1			LOOP BACK IF STILL BUSY	
09e			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
09f			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
0a0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0a1	WR010_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0a2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0a3			0xDFFE	BNZ	WR010_2			LOOP BACK IF STILL BUSY	
0a4			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0a5			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0a6			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
0a7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0a8	WR010_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0a9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0aa			0xDFFE	BNZ	WR010_3			LOOP BACK IF STILL BUSY	
0ab	WR011	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
0ac			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0ad			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0ae	WR011_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0af			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0b0			0xDFFE	BNZ	WR011_1			LOOP BACK IF STILL BUSY	
0b1			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0b2			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
0b3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0b4	WR011_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0b5			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0b6			0xDFFE	BNZ	WR011_2			LOOP BACK IF STILL BUSY	
0b7			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0b8			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0b9			0x2155	LRI	Reg1	0X55	WRITE DATA TO REG	
0ba			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0bb	WR011_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0bc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0bd			0xDFFE	BNZ	WR011_3			LOOP BACK IF STILL BUSY	
0be	WR022	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
0bf			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0c0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0c1	WR022_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0c2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0c3			0xDFFE	BNZ	WR022_1			LOOP BACK IF STILL BUSY	
0c4			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0c5			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
0c6			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0c7	WR022_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0c8			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0c9			0xDFFE	BNZ	WR022_2			LOOP BACK IF STILL BUSY	
0ca			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0cb			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0cc			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
0cd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0ce	WR022_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0cf			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0d0			0xDFFE	BNZ	WR022_3			LOOP BACK IF STILL BUSY	
0d1	WR023	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
0d2			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0d3			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0d4	WR023_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0d5			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0d6			0xDFFE	BNZ	WR023_1			LOOP BACK IF STILL BUSY	
0d7			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0d8			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
0d9			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0da	WR023_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0db			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0dc			0xDFFE	BNZ	WR023_2			LOOP BACK IF STILL BUSY	
0dd			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0de			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0df			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
0e0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0e1	WR023_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0e2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0e3			0xDFFE	BNZ	WR023_3			LOOP BACK IF STILL BUSY	
0e4	WR024	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
0e5			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0e6			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0e7	WR024_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0e8			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0e9			0xDFFE	BNZ	WR024_1			LOOP BACK IF STILL BUSY	
0ea			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0eb			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
0ec			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0ed	WR024_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0ee			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0ef			0xDFFE	BNZ	WR024_2			LOOP BACK IF STILL BUSY	
0f0			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0f1			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0f2			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
0f3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0f4	WR024_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0f5			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0f6			0xDFFE	BNZ	WR024_3			LOOP BACK IF STILL BUSY	
0f7	WR025	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
0f8			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0f9			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0fa	WR025_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0fb			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0fc			0xDFFE	BNZ	WR025_1			LOOP BACK IF STILL BUSY	
0fd			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0fe			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
0ff			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
100	WR025_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
101			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
102			0xDFFE	BNZ	WR025_2			LOOP BACK IF STILL BUSY	
103			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
104			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
105			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
106			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
107	WR025_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
108			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
109			0xDFFE	BNZ	WR025_3			LOOP BACK IF STILL BUSY	
10a	WR021	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
10b			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
10c			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
10d	WR021_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
10e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
10f			0xDFFE	BNZ	WR021_1			LOOP BACK IF STILL BUSY	
110			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
111			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
112			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
113	WR021_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
114			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
115			0xDFFE	BNZ	WR021_2			LOOP BACK IF STILL BUSY	
116			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
117			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
118			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
119			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
11a	WR021_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
11b			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
11c			0xDFFE	BNZ	WR021_3			LOOP BACK IF STILL BUSY	
11d	WR026	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
11e			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
11f			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
120	WR026_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
121			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
122			0xDFFE	BNZ	WR026_1			LOOP BACK IF STILL BUSY	
123			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
124			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
125			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
126	WR026_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
127			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
128			0xDFFE	BNZ	WR026_2			LOOP BACK IF STILL BUSY	
129			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
12a			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
12b			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
12c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
12d	WR026_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
12e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
12f			0xDFFE	BNZ	WR026_3			LOOP BACK IF STILL BUSY	
130	WR027	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
131			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
132			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
133	WR027_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
134			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
135			0xDFFE	BNZ	WR027_1			LOOP BACK IF STILL BUSY	
136			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
137			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
138			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
139	WR027_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
13a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
13b			0xDFFE	BNZ	WR027_2			LOOP BACK IF STILL BUSY	
13c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
13d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
13e			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
13f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
140	WR027_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
141			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
142			0xDFFE	BNZ	WR027_3			LOOP BACK IF STILL BUSY	
143	WR028	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
144			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
145			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
146	WR028_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
147			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
148			0xDFFE	BNZ	WR028_1			LOOP BACK IF STILL BUSY	
149			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
14a			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
14b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
14c	WR028_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
14d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
14e			0xDFFE	BNZ	WR028_2			LOOP BACK IF STILL BUSY	
14f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
150			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
151			0x2164	LRI	Reg1	0x64	WRITE DATA TO REG	
152			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
153	WR028_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
154			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
155			0xDFFE	BNZ	WR028_3			LOOP BACK IF STILL BUSY	
156	WR030	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
157			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
158			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
159	WR030_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
15a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
15b			0xDFFE	BNZ	WR030_1			LOOP BACK IF STILL BUSY	
15c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
15d			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
15e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
15f	WR030_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
160			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
161			0xDFFE	BNZ	WR030_2			LOOP BACK IF STILL BUSY	
162			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
163			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
164			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
165			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
166	WR030_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
167			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
168			0xDFFE	BNZ	WR030_3			LOOP BACK IF STILL BUSY	
169	WR031	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
16a			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
16b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
16c	WR031_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
16d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
16e			0xDFFE	BNZ	WR031_1			LOOP BACK IF STILL BUSY	
16f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
170			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
171			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
172	WR031_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
173			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
174			0xDFFE	BNZ	WR031_2			LOOP BACK IF STILL BUSY	
175			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
176			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
177			0x21AA	LRI	Reg1	0XAA	WRITE DATA TO REG	
178			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
179	WR031_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
17a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
17b			0xDFFE	BNZ	WR031_3			LOOP BACK IF STILL BUSY	
17c	WR040	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
17d			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
17e			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
17f	WR040_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
180			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
181			0xDFFE	BNZ	WR040_1			LOOP BACK IF STILL BUSY	
182			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
183			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
184			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
185	WR040_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
186			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
187			0xDFFE	BNZ	WR040_2			LOOP BACK IF STILL BUSY	
188			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
189			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
18a			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
18b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
18c	WR040_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
18d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
18e			0xDFFE	BNZ	WR040_3			LOOP BACK IF STILL BUSY	
18f	WR041	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
190			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
191			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
192	WR041_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
193			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
194			0xDFFE	BNZ	WR041_1			LOOP BACK IF STILL BUSY	
195			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
196			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
197			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
198	WR041_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
199			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
19a			0xDFFE	BNZ	WR041_2			LOOP BACK IF STILL BUSY	
19b			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
19c			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
19d			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
19e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
19f	WR041_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1a0			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1a1			0xDFFE	BNZ	WR041_3			LOOP BACK IF STILL BUSY	
1a2	WR042	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
1a3			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1a4			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1a5	WR042_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1a6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1a7			0xDFFE	BNZ	WR042_1			LOOP BACK IF STILL BUSY	
1a8			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1a9			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
1aa			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1ab	WR042_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ac			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1ad			0xDFFE	BNZ	WR042_2			LOOP BACK IF STILL BUSY	
1ae			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1af			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1b0			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
1b1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1b2	WR042_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1b3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1b4			0xDFFE	BNZ	WR042_3			LOOP BACK IF STILL BUSY	
1b5	WR043	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
1b6			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1b7			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1b8	WR043_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1b9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1ba			0xDFFE	BNZ	WR043_1			LOOP BACK IF STILL BUSY	
1bb			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1bc			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
1bd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1be	WR043_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1bf			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1c0			0xDFFE	BNZ	WR043_2			LOOP BACK IF STILL BUSY	
1c1			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1c2			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1c3			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
1c4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1c5	WR043_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1c6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1c7			0xDFFE	BNZ	WR043_3			LOOP BACK IF STILL BUSY	
1c8	WR044	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
1c9			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1ca			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1cb	WR044_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1cc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1cd			0xDFFE	BNZ	WR044_1			LOOP BACK IF STILL BUSY	
1ce			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1cf			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
1d0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1d1	WR044_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1d2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1d3			0xDFFE	BNZ	WR044_2			LOOP BACK IF STILL BUSY	
1d4			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1d5			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1d6			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
1d7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1d8	WR044_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1d9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1da			0xDFFE	BNZ	WR044_3			LOOP BACK IF STILL BUSY	
1db	WR045	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
1dc			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1dd			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1de	WR045_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1df			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1e0			0xDFFE	BNZ	WR045_1			LOOP BACK IF STILL BUSY	
1e1			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1e2			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
1e3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1e4	WR045_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1e5			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1e6			0xDFFE	BNZ	WR045_2			LOOP BACK IF STILL BUSY	
1e7			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1e8			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1e9			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
1ea			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1eb	WR045_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ec			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1ed			0xDFFE	BNZ	WR045_3			LOOP BACK IF STILL BUSY	
1ee	WR046	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
1ef			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1f0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1f1	WR046_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1f2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1f3			0xDFFE	BNZ	WR046_1			LOOP BACK IF STILL BUSY	
1f4			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1f5			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
1f6			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1f7	WR046_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1f8			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1f9			0xDFFE	BNZ	WR046_2			LOOP BACK IF STILL BUSY	
1fa			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1fb			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1fc			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
1fd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1fe	WR046_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ff			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
200			0xDFFE	BNZ	WR046_3			LOOP BACK IF STILL BUSY	
201	WR047	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
202			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
203			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
204	WR047_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
205			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
206			0xDFFE	BNZ	WR047_1			LOOP BACK IF STILL BUSY	
207			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
208			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
209			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
20a	WR047_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
20b			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
20c			0xDFFE	BNZ	WR047_2			LOOP BACK IF STILL BUSY	
20d			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
20e			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
20f			0x2164	LRI	Reg1	0x64	WRITE DATA TO REG	
210			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
211	WR047_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
212			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
213			0xDFFE	BNZ	WR047_3			LOOP BACK IF STILL BUSY	
214	WR049	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
215			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
216			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
217	WR049_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
218			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
219			0xDFFE	BNZ	WR049_1			LOOP BACK IF STILL BUSY	
21a			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
21b			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
21c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
21d	WR049_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
21e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
21f			0xDFFE	BNZ	WR049_2			LOOP BACK IF STILL BUSY	
220			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
221			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
222			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
223			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
224	WR049_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
225			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
226			0xDFFE	BNZ	WR049_3			LOOP BACK IF STILL BUSY	
227	WR050	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
228			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
229			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
22a	WR050_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
22b			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
22c			0xDFFE	BNZ	WR050_1			LOOP BACK IF STILL BUSY	
22d			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
22e			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
22f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
230	WR050_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
231			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
232			0xDFFE	BNZ	WR050_2			LOOP BACK IF STILL BUSY	
233			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
234			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
235			0x210F	LRI	Reg1	0X0F	WRITE DATA TO REG	
236			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
237	WR050_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
238			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
239			0xDFFE	BNZ	WR050_3			LOOP BACK IF STILL BUSY	
23a	WR362	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
23b			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
23c			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
23d	WR362_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
23e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
23f			0xDFFE	BNZ	WR362_1			LOOP BACK IF STILL BUSY	
240			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
241			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
242			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
243	WR362_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
244			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
245			0xDFFE	BNZ	WR362_2			LOOP BACK IF STILL BUSY	
246			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
247			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
248			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
249			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
24a	WR362_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
24b			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
24c			0xDFFE	BNZ	WR362_3			LOOP BACK IF STILL BUSY	
24d	WR363	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
24e			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
24f			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
250	WR363_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
251			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
252			0xDFFE	BNZ	WR363_1			LOOP BACK IF STILL BUSY	
253			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
254			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
255			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
256	WR363_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
257			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
258			0xDFFE	BNZ	WR363_2			LOOP BACK IF STILL BUSY	
259			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
25a			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
25b			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
25c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
25d	WR363_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
25e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
25f			0xDFFE	BNZ	WR363_3			LOOP BACK IF STILL BUSY	
260	WR364	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
261			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
262			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
263	WR364_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
264			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
265			0xDFFE	BNZ	WR364_1			LOOP BACK IF STILL BUSY	
266			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
267			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
268			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
269	WR364_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
26a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
26b			0xDFFE	BNZ	WR364_2			LOOP BACK IF STILL BUSY	
26c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
26d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
26e			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
26f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
270	WR364_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
271			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
272			0xDFFE	BNZ	WR364_3			LOOP BACK IF STILL BUSY	
273	WR365	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
274			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
275			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
276	WR365_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
277			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
278			0xDFFE	BNZ	WR365_1			LOOP BACK IF STILL BUSY	
279			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
27a			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
27b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
27c	WR365_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
27d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
27e			0xDFFE	BNZ	WR365_2			LOOP BACK IF STILL BUSY	
27f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
280			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
281			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
282			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
283	WR365_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
284			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
285			0xDFFE	BNZ	WR365_3			LOOP BACK IF STILL BUSY	
286	WR361	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
287			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
288			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
289	WR361_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
28a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
28b			0xDFFE	BNZ	WR361_1			LOOP BACK IF STILL BUSY	
28c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
28d			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
28e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
28f	WR361_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
290			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
291			0xDFFE	BNZ	WR361_2			LOOP BACK IF STILL BUSY	
292			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
293			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
294			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
295			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
296	WR361_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
297			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
298			0xDFFE	BNZ	WR361_3			LOOP BACK IF STILL BUSY	
299	WR366	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
29a			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
29b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
29c	WR366_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
29d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
29e			0xDFFE	BNZ	WR366_1			LOOP BACK IF STILL BUSY	
29f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2a0			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
2a1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2a2	WR366_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2a3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2a4			0xDFFE	BNZ	WR366_2			LOOP BACK IF STILL BUSY	
2a5			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2a6			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2a7			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
2a8			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2a9	WR366_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2aa			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2ab			0xDFFE	BNZ	WR366_3			LOOP BACK IF STILL BUSY	
2ac	WR367	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
2ad			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2ae			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2af	WR367_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2b0			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2b1			0xDFFE	BNZ	WR367_1			LOOP BACK IF STILL BUSY	
2b2			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2b3			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
2b4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2b5	WR367_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2b6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2b7			0xDFFE	BNZ	WR367_2			LOOP BACK IF STILL BUSY	
2b8			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2b9			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2ba			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
2bb			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2bc	WR367_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2bd			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2be			0xDFFE	BNZ	WR367_3			LOOP BACK IF STILL BUSY	
2bf	WR368	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
2c0			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2c1			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2c2	WR368_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2c3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2c4			0xDFFE	BNZ	WR368_1			LOOP BACK IF STILL BUSY	
2c5			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2c6			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
2c7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2c8	WR368_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2c9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2ca			0xDFFE	BNZ	WR368_2			LOOP BACK IF STILL BUSY	
2cb			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2cc			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2cd			0x2164	LRI	Reg1	0x64	WRITE DATA TO REG	
2ce			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2cf	WR368_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2d0			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2d1			0xDFFE	BNZ	WR368_3			LOOP BACK IF STILL BUSY	
2d2	WR370	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
2d3			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2d4			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2d5	WR370_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2d6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2d7			0xDFFE	BNZ	WR370_1			LOOP BACK IF STILL BUSY	
2d8			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2d9			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
2da			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2db	WR370_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2dc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2dd			0xDFFE	BNZ	WR370_2			LOOP BACK IF STILL BUSY	
2de			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2df			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2e0			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
2e1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2e2	WR370_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2e3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2e4			0xDFFE	BNZ	WR370_3			LOOP BACK IF STILL BUSY	
2e5	WR371	0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
2e6			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2e7			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2e8	WR371_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2e9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2ea			0xDFFE	BNZ	WR371_1			LOOP BACK IF STILL BUSY	
2eb			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2ec			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
2ed			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2ee	WR371_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2ef			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2f0			0xDFFE	BNZ	WR371_2			LOOP BACK IF STILL BUSY	
2f1			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2f2			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2f3			0x21F0	LRI	Reg1	0XF0	WRITE DATA TO REG	
2f4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2f5	WR371_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2f6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2f7			0xDFFE	BNZ	WR371_3			LOOP BACK IF STILL BUSY	
2f8	RD400	0x7905	IOW	#0x01	I2C_CTL	ISSUE I2C START COMMAND	
2f9			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2fa			0x7004	IOW	Reg0	I2C_DAT	WRITE I2C SLAVE ADDRESS TO DATA REG	
2fb	RD400_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2fc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2fd			0xDFFE	BNZ	RD400_1			LOOP BACK IF STILL BUSY	
2fe			0x2003	LRI	Reg0	0X03	LOAD STOP COMMAND	
2ff			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
300			0x2012	LRI	Reg0	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
301			0x7004	IOW	Reg0	I2C_DAT	WRITE MCP REGISTER TO MCP	
302	RD400_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
303			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
304			0xDFFE	BNZ	RD400_2			LOOP BACK IF STILL BUSY	
305			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
306			0x2049	LRI	Reg0	0X49	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
307			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
308	RD400_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
309			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
30a			0xDFFE	BNZ	RD400_3			LOOP BACK IF STILL BUSY	
30b			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
30c			0x2054	LRI	Reg0	0X54	LOAD BOGUS WRITE	
30d			0x7004	IOW	Reg0	I2C_DAT	WRITE BOGUS	
30e	RD400_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
30f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
310			0xDFFE	BNZ	RD400_4			LOOP BACK IF STILL BUSY	
311			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO REG	
312	RD400_5	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
313			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
314			0xDFFE	BNZ	RD400_5			LOOP BACK IF STILL BUSY	
315			0x0000	NOP							
316			0x2003	LRI	Reg0	0X03	STOP COMMAND	
317			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
318			0x0000	NOP							
319	WR401	0x7905	IOW	#0x01	I2C_CTL	WRITE START	
31a			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
31b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
31c	WR401_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
31d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
31e			0xDFFE	BNZ	WR401_1			LOOP BACK IF STILL BUSY	
31f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
320			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
321			0x7104	IOW	Reg1	I2C_DAT	WRITE REG1 TO MCP REGISTER	
322	WR401_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
323			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
324			0xDFFE	BNZ	WR401_2			LOOP BACK IF STILL BUSY	
325			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
326			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
327			0x7604	IOW	Reg6	I2C_DAT	WRITE REG VALUE TO MCP	
328	WR401_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
329			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
32a			0xDFFE	BNZ	WR401_3			LOOP BACK IF STILL BUSY	
32b	RD402	0x7905	IOW	#0x01	I2C_CTL	ISSUE I2C START COMMAND	
32c			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
32d			0x7004	IOW	Reg0	I2C_DAT	WRITE I2C SLAVE ADDRESS TO DATA REG	
32e	RD402_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
32f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
330			0xDFFE	BNZ	RD402_1			LOOP BACK IF STILL BUSY	
331			0x2003	LRI	Reg0	0X03	LOAD STOP COMMAND	
332			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
333			0x2012	LRI	Reg0	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
334			0x7004	IOW	Reg0	I2C_DAT	WRITE MCP REGISTER TO MCP	
335	RD402_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
336			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
337			0xDFFE	BNZ	RD402_2			LOOP BACK IF STILL BUSY	
338			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
339			0x204B	LRI	Reg0	0X4B	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
33a			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
33b	RD402_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
33c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
33d			0xDFFE	BNZ	RD402_3			LOOP BACK IF STILL BUSY	
33e			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
33f			0x2054	LRI	Reg0	0X54	LOAD BOGUS WRITE	
340			0x7004	IOW	Reg0	I2C_DAT	WRITE BOGUS	
341	RD402_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
342			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
343			0xDFFE	BNZ	RD402_4			LOOP BACK IF STILL BUSY	
344			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO REG	
345	RD402_5	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
346			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
347			0xDFFE	BNZ	RD402_5			LOOP BACK IF STILL BUSY	
348			0x0000	NOP							
349			0x2003	LRI	Reg0	0X03	STOP COMMAND	
34a			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
34b			0x0000	NOP							
34c	WR403	0x7905	IOW	#0x01	I2C_CTL	WRITE START	
34d			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
34e			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
34f	WR403_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
350			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
351			0xDFFE	BNZ	WR403_1			LOOP BACK IF STILL BUSY	
352			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
353			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
354			0x7104	IOW	Reg1	I2C_DAT	WRITE REG1 TO MCP REGISTER	
355	WR403_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
356			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
357			0xDFFE	BNZ	WR403_2			LOOP BACK IF STILL BUSY	
358			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
359			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
35a			0x7604	IOW	Reg6	I2C_DAT	WRITE REG VALUE TO MCP	
35b	WR403_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
35c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
35d			0xDFFE	BNZ	WR403_3			LOOP BACK IF STILL BUSY	
35e	RD404	0x7905	IOW	#0x01	I2C_CTL	ISSUE I2C START COMMAND	
35f			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
360			0x7004	IOW	Reg0	I2C_DAT	WRITE I2C SLAVE ADDRESS TO DATA REG	
361	RD404_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
362			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
363			0xDFFE	BNZ	RD404_1			LOOP BACK IF STILL BUSY	
364			0x2003	LRI	Reg0	0X03	LOAD STOP COMMAND	
365			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
366			0x2012	LRI	Reg0	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
367			0x7004	IOW	Reg0	I2C_DAT	WRITE MCP REGISTER TO MCP	
368	RD404_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
369			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
36a			0xDFFE	BNZ	RD404_2			LOOP BACK IF STILL BUSY	
36b			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
36c			0x204D	LRI	Reg0	0X4D	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
36d			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
36e	RD404_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
36f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
370			0xDFFE	BNZ	RD404_3			LOOP BACK IF STILL BUSY	
371			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
372			0x2054	LRI	Reg0	0X54	LOAD BOGUS WRITE	
373			0x7004	IOW	Reg0	I2C_DAT	WRITE BOGUS	
374	RD404_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
375			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
376			0xDFFE	BNZ	RD404_4			LOOP BACK IF STILL BUSY	
377			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO REG	
378	RD404_5	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
379			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
37a			0xDFFE	BNZ	RD404_5			LOOP BACK IF STILL BUSY	
37b			0x0000	NOP							
37c			0x2003	LRI	Reg0	0X03	STOP COMMAND	
37d			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
37e			0x0000	NOP							
37f	WR405	0x7905	IOW	#0x01	I2C_CTL	WRITE START	
380			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
381			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
382	WR405_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
383			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
384			0xDFFE	BNZ	WR405_1			LOOP BACK IF STILL BUSY	
385			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
386			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
387			0x7104	IOW	Reg1	I2C_DAT	WRITE REG1 TO MCP REGISTER	
388	WR405_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
389			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
38a			0xDFFE	BNZ	WR405_2			LOOP BACK IF STILL BUSY	
38b			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
38c			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
38d			0x7604	IOW	Reg6	I2C_DAT	WRITE REG VALUE TO MCP	
38e	WR405_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
38f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
390			0xDFFE	BNZ	WR405_3			LOOP BACK IF STILL BUSY	
391	RD406	0x7905	IOW	#0x01	I2C_CTL	ISSUE I2C START COMMAND	
392			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
393			0x7004	IOW	Reg0	I2C_DAT	WRITE I2C SLAVE ADDRESS TO DATA REG	
394	RD406_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
395			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
396			0xDFFE	BNZ	RD406_1			LOOP BACK IF STILL BUSY	
397			0x2003	LRI	Reg0	0X03	LOAD STOP COMMAND	
398			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
399			0x2012	LRI	Reg0	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
39a			0x7004	IOW	Reg0	I2C_DAT	WRITE MCP REGISTER TO MCP	
39b	RD406_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
39c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
39d			0xDFFE	BNZ	RD406_2			LOOP BACK IF STILL BUSY	
39e			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
39f			0x204F	LRI	Reg0	0X4F	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
3a0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3a1	RD406_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3a2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3a3			0xDFFE	BNZ	RD406_3			LOOP BACK IF STILL BUSY	
3a4			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3a5			0x2054	LRI	Reg0	0X54	LOAD BOGUS WRITE	
3a6			0x7004	IOW	Reg0	I2C_DAT	WRITE BOGUS	
3a7	RD406_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3a8			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3a9			0xDFFE	BNZ	RD406_4			LOOP BACK IF STILL BUSY	
3aa			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO REG	
3ab	RD406_5	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3ac			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3ad			0xDFFE	BNZ	RD406_5			LOOP BACK IF STILL BUSY	
3ae			0x0000	NOP							
3af			0x2003	LRI	Reg0	0X03	STOP COMMAND	
3b0			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
3b1			0x0000	NOP							
3b2	WR407	0x7905	IOW	#0x01	I2C_CTL	WRITE START	
3b3			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3b4			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3b5	WR407_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3b6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3b7			0xDFFE	BNZ	WR407_1			LOOP BACK IF STILL BUSY	
3b8			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3b9			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
3ba			0x7104	IOW	Reg1	I2C_DAT	WRITE REG1 TO MCP REGISTER	
3bb	WR407_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3bc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3bd			0xDFFE	BNZ	WR407_2			LOOP BACK IF STILL BUSY	
3be			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
3bf			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
3c0			0x7604	IOW	Reg6	I2C_DAT	WRITE REG VALUE TO MCP	
3c1	WR407_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3c2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3c3			0xDFFE	BNZ	WR407_3			LOOP BACK IF STILL BUSY	
3c4	WRSTR	0x7906	IOW	#0x01	TBDIO	WRITE SCAN STROBE	
3c5			0xE2F8	JMP	RD400					
