{"vcs1":{"timestamp_begin":1675111206.927721036, "rt":0.69, "ut":0.21, "st":0.17}}
{"vcselab":{"timestamp_begin":1675111207.790239604, "rt":0.62, "ut":0.33, "st":0.09}}
{"link":{"timestamp_begin":1675111208.550827331, "rt":0.68, "ut":0.27, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675111206.314946584}
{"VCS_COMP_START_TIME": 1675111206.314946584}
{"VCS_COMP_END_TIME": 1675111209.419888011}
{"VCS_USER_OPTIONS": "-sverilog hw1prob6.sv"}
{"vcs1": {"peak_mem": 336132}}
{"stitch_vcselab": {"peak_mem": 222552}}
