// coding: utf-8
/*
 * Copyright (c) 2018, Álan Crístoffer
 * Copyright (c) 2018, Carl Treudler
 * Copyright (c) 2019, Niklas Hauser
 * Copyright (c) 2023, Daniel Waldhaeusl (Zuehlke Engineering)
 * Copyright (c) 2024, Christopher Durand
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */
// ----------------------------------------------------------------------------

#ifndef MODM_STM32{{ target.family | upper }}_ADC{{ id }}_HPP
#	error "Don't include this file directly, use 'adc{{ id }}.hpp' instead!"
#endif

#include <modm/platform/clock/rcc.hpp>
#include <modm/architecture/interface/delay.hpp>
#include <modm/math/algorithm/prescaler.hpp>
#include <modm/math/algorithm/enumerate.hpp>
#include <algorithm>

template< class SystemClock, modm::platform::Adc{{ id }}::ClockMode mode,
		  modm::frequency_t frequency, modm::percent_t tolerance >
void
modm::platform::Adc{{ id }}::initialize()
{
	Rcc::enable<Peripheral::Adc{{ id }}>();

%% if target.family in ["g0"]
	ADC1->CR |= ADC_CR_ADVREGEN;
	modm::delay_us(20);
%% endif

	if constexpr (mode == ClockMode::Synchronous) {
		constexpr auto result = Prescaler::from_power(
				SystemClock::Apb, frequency, {{2 if target.family in ["f0"] else 1}}, 4);
		assertBaudrateInTolerance< result.frequency, frequency, tolerance >();

		constexpr uint32_t prescaler = (
				(result.prescaler == 4) ? ADC_CFGR2_CKMODE_1 : (
				(result.prescaler == 2) ? ADC_CFGR2_CKMODE_0 :
					ADC_CFGR2_CKMODE_0 | ADC_CFGR2_CKMODE_1));
		ADC1->CFGR2 = (ADC1->CFGR2 & ~ADC_CFGR2_CKMODE) | prescaler;
	}
	else {
		ADC1->CFGR2 &= ~ADC_CFGR2_CKMODE;
%% if target.family in ["f0"]
		Rcc::enableInternalClockMHz14();
		// There are no prescalers for the asynchronous clock
		assertBaudrateInTolerance<MHz(14), frequency, tolerance >();
%% else
		constexpr auto result = Prescaler::from_list(
				SystemClock::Adc1, frequency, {1,2,4,6,8,10,12,16,32,64,128,256});
		static_assert(kHz(140) <= result.frequency, "Generated ADC frequency is below minimum frequency!");
		static_assert(result.frequency <= MHz(35), "Generated ADC frequency is above maximum frequency!");
		assertBaudrateInTolerance< result.frequency, frequency, tolerance >();
		ADC1_COMMON->CCR = (ADC1_COMMON->CCR & ~ADC_CCR_PRESC) | (result.index << ADC_CCR_PRESC_Pos);
%% endif
	}

	calibrate();

	ADC1->ISR = ADC_ISR_ADRDY; // ISR is cleared by setting 1 to the bit
	ADC1->CR |= ADC_CR_ADEN;
	while (not (ADC1->ISR & ADC_ISR_ADRDY)) ;
}

void
modm::platform::Adc{{ id }}::enable()
{
	ADC1->CR |= ADC_CR_ADEN;  // switch on ADC
}

void
modm::platform::Adc{{ id }}::disable()
{
	stopConversion();

	ADC1->CR |= ADC_CR_ADDIS;
	while (ADC1->CR & ADC_CR_ADEN) ;
	Rcc::disable<Peripheral::Adc{{ id }}>();
}

void
modm::platform::Adc{{ id }}::setAutoOffMode(const bool enable)
{
	if (enable) {
		ADC1->CFGR1 |= ADC_CFGR1_AUTOFF;
	} else {
		ADC1->CFGR1 &= ~ADC_CFGR1_AUTOFF;
	}
}

bool
modm::platform::Adc{{ id }}::isReady()
{
	return bool(getInterruptFlags() & InterruptFlag::Ready);
}

uint16_t
modm::platform::Adc{{ id }}::calibrate()
{
	ADC1->CR |= ADC_CR_ADCAL;
	while (ADC1->CR & ADC_CR_ADCAL) ;

	return ADC1->DR;
}

void
modm::platform::Adc{{ id }}::setResolution(const Resolution res)
{
	ADC1->CFGR1 = (ADC1->CFGR1 & ~ADC_CFGR1_RES) | uint32_t(res);
}

void
modm::platform::Adc{{ id }}::setLeftAdjustResult()
{
	ADC1->CFGR1 |= ADC_CFGR1_ALIGN;
}
void
modm::platform::Adc{{ id }}::setRightAdjustResult()
{
	ADC1->CFGR1 &= ~ADC_CFGR1_ALIGN;
}

bool
%% if target.family in ["f0"]
modm::platform::Adc{{ id }}::setChannel(const Channel channel)
%% else
modm::platform::Adc{{ id }}::setChannel(const Channel channel, const SampleTimeGroup group)
%% endif
{
	if(uint32_t(channel) > {{channels | max}})
		return false;

%% if target.family in ["g0"]
	disableOrderedSequenceMode();
	resetChannelConfigReady();
%% endif

	enableInternalChannel(channel);
%% if target.family in ["g0"]
	setSampleTimeGroup(channel, group);
	// clear Channel Configuration Ready flag
	resetChannelConfigReady();
	ADC1->CHSELR = 1 << uint32_t(channel);
	waitChannelConfigReady();
%% else
	ADC1->CHSELR = 1 << uint32_t(channel);
%% endif

	return true;
}

void
modm::platform::Adc{{ id }}::setChannels(ChannelMask_t channels)
{
%% if target.family in ["g0"]
	disableOrderedSequenceMode();
	resetChannelConfigReady();
%% endif
	ADC1->CHSELR = channels.value;
%% if target.family in ["g0"]
	waitChannelConfigReady();
%% endif
}

template<typename... Gpios>
consteval auto
modm::platform::Adc{{ id }}::channelMaskFromPins() -> ChannelMask_t
{
	return (static_cast<ChannelMask>(1u << std::to_underlying(getPinChannel<Gpios>())) | ...);
}

%% if target.family in ["g0"]
bool
modm::platform::Adc{{ id }}::setChannels(std::span<const Channel> channels)
{
	if (channels.size() < 1 || channels.size() > 8)
		return false;

	const bool invalid = std::ranges::any_of(channels, [](Channel c) {
		return std::to_underlying(c) > 15;
	});
	if (invalid)
		return false;

	enableOrderedSequenceMode();
	resetChannelConfigReady();

	uint32_t config = 0xFFFF'FFFF;
	for (const auto [i, ch] : modm::enumerate(channels)) {
		enableInternalChannel(ch);
		config = (config & ~((0xF) << i)) | (std::to_underlying(ch) << i);
	}
	ADC1->CHSELR = config;
	waitChannelConfigReady();
	return true;
}

template<typename... Gpios>
consteval auto
modm::platform::Adc{{ id }}::channelSequenceFromPins() -> std::array<Channel, sizeof...(Gpios)>
{
	const auto length = sizeof...(Gpios);
	static_assert(length > 0 && length <= 8, "Invalid channel count");
	constexpr auto channels = std::array{getPinChannel<Gpios>()...};

	constexpr bool valid = std::ranges::all_of(channels, [](Channel c) {
		return std::to_underlying(c) <= 15;
	});
	static_assert(valid, "Channels 16-18 are not supported, use ordered sequence with mask");

	return channels;
}
%% endif

void
modm::platform::Adc{{ id }}::enableInternalChannel(Channel channel)
{
	if (channel == Channel::InternalReference and
	    not (ADC1_COMMON->CCR & ADC_CCR_VREFEN))
	{
%% if target.family in ["g0"]
		ADC1->CR |= ADC_CR_ADVREGEN;
		modm::delay_us(30);
%% endif
		ADC1_COMMON->CCR |= ADC_CCR_VREFEN;
	}
%% if "Battery" in channels.values()
	else if (channel == Channel::Battery) {
		ADC1_COMMON->CCR |= ADC_CCR_VBATEN;
	}
%% endif
	else if (channel == Channel::Temperature and
	         not (ADC1_COMMON->CCR & ADC_CCR_TSEN))
	{
		ADC1_COMMON->CCR |= ADC_CCR_TSEN;
		modm::delay_us(135);
	}
}

%% if target.family in ["g0"]
void
modm::platform::Adc{{ id }}::setSampleTimeGroup(Channel channel, SampleTimeGroup group)
{
	if (group == SampleTimeGroup::Group1) {
		ADC1->SMPR &= ~(0x100ul << uint32_t(channel));
	} else {
		ADC1->SMPR |=  (0x100ul << uint32_t(channel));
	}
}

void
modm::platform::Adc{{ id }}::enableOversampling(OversampleRatio ratio, OversampleShift shift)
{
	uint32_t cfg = ADC1->CFGR2;
	cfg = (cfg & ~ADC_CFGR2_OVSR) | uint32_t(ratio);
	cfg = (cfg & ~ADC_CFGR2_OVSS) | uint32_t(shift);
	ADC1->CFGR2 = (cfg | ADC_CFGR2_OVSE);
}

void
modm::platform::Adc{{ id }}::disableOversampling()
{
	ADC1->CFGR2 &= ~ADC_CFGR2_OVSE;
}
%% endif


void
%% if target.family in ["g0"]
modm::platform::Adc{{ id }}::setSampleTime(const SampleTime sampleTime, const SampleTimeGroup group)
{
	if (group == SampleTimeGroup::Group1) {
		ADC1->SMPR = (ADC1->SMPR & ~ADC_SMPR_SMP1) | uint32_t(sampleTime);
	} else {
		ADC1->SMPR = (ADC1->SMPR & ~ADC_SMPR_SMP2) | (uint32_t(sampleTime) << 4);
	}
%% else
modm::platform::Adc{{ id }}::setSampleTime(const SampleTime sampleTime)
{
	ADC1->SMPR = (ADC1->SMPR & ~ADC_SMPR_SMP) | uint32_t(sampleTime);
%% endif
}

void
modm::platform::Adc{{ id }}::clearChannel(const Channel channel)
{
	if(uint32_t(channel) > {{channels | max}})
		return;

%% if target.family in ["g0"]
	ADC1->ISR = ADC_ISR_CCRDY;
	ADC1->CHSELR = 0;
	while(not (ADC1->ISR & ADC_ISR_CCRDY)) ;
%% else
	ADC1->CHSELR = 0;
%% endif

	if (channel == Channel::InternalReference) {
%% if target.family in ["g0"]
		ADC1->CR &= ~ADC_CR_ADVREGEN;
%% endif
		ADC1_COMMON->CCR &= ~ADC_CCR_VREFEN;
	} else if (channel == Channel::Temperature) {
		ADC1_COMMON->CCR &= ~ADC_CCR_TSEN;
	}
%% if "Battery" in channels.values()
	else if (channel == Channel::Battery) {
		ADC1_COMMON->CCR &= ~ADC_CCR_VBATEN;
	}
%% endif
}

int16_t
modm::platform::Adc{{ id }}::readTemperature(uint16_t Vref)
{
%% if target.family in ["f0"]
	setSampleTime(SampleTime::Cycles239_5);
%% else
	setSampleTime(SampleTime::Cycles160_5);
%% endif
	setResolution(Resolution::Bits12);
	setRightAdjustResult();
	// Sample time must be at least 5us!!!
	const int32_t TS_DATA = readChannel(Channel::Temperature);

%% if target.family == "f0" and target.name in ["30", "70"]
	const int32_t value = (int32_t(*TS_CAL1) - (TS_DATA * Vref / VDDA_CAL)) * 1000;
	return value / TS_AVG_SLOPE + TS_CAL1_TEMP;
%% else
	const int32_t value = int32_t(TS_CAL2_TEMP - TS_CAL1_TEMP) * (TS_DATA * Vref / VDDA_CAL - *TS_CAL1);
	return value / (*TS_CAL2 - *TS_CAL1) + TS_CAL1_TEMP;
%% endif
}

uint16_t
modm::platform::Adc{{ id }}::readInternalVoltageReference()
{
%% if target.family in ["f0"]
	setSampleTime(SampleTime::Cycles239_5);
%% else
	setSampleTime(SampleTime::Cycles160_5);
%% endif
	setResolution(Resolution::Bits12);
	setRightAdjustResult();
	const uint32_t VREFINT_DATA = readChannel(Channel::InternalReference);

	return (VDDA_CAL * uint32_t(*VREFINT_CAL)) / VREFINT_DATA;
}

void
modm::platform::Adc{{ id }}::enableFreeRunningMode()
{
	ADC1->CFGR1 |= ADC_CFGR1_CONT;
}

void
modm::platform::Adc{{ id }}::disableFreeRunningMode()
{
	ADC1->CFGR1 &= ~ADC_CFGR1_CONT;
}

void
modm::platform::Adc{{ id }}::startConversion()
{
	ADC1->ISR = uint32_t(-1);
	// starts single conversion for the regular group
	ADC1->CR |= ADC_CR_ADSTART;
}

void
modm::platform::Adc{{ id }}::stopConversion()
{
	if (ADC1->CR & ADC_CR_ADSTART) {
		ADC1->CR |= ADC_CR_ADSTP;
		while (ADC1->CR & ADC_CR_ADSTP);
	}
}

bool
modm::platform::Adc{{ id }}::isConversionFinished()
{
	return bool(getInterruptFlags() & InterruptFlag::EndOfConversion);
}

uint16_t
modm::platform::Adc{{ id }}::readChannel(const Channel channel)
{
	if (!setChannel(channel)) return 0;

	startConversion();
	// wait until the conversion is finished
	while (!isConversionFinished())
		;

	return getValue();
}

void
modm::platform::Adc{{ id }}::enableInterruptVector(const uint32_t priority,
												   const bool enable)
{
	if (enable) {
		NVIC_EnableIRQ({{irq}}_IRQn);
		NVIC_SetPriority({{irq}}_IRQn, priority);
	} else {
		NVIC_DisableIRQ({{irq}}_IRQn);
	}
}

void
modm::platform::Adc{{ id }}::enableInterrupt(const Interrupt_t interrupt)
{
	ADC1->IER |= interrupt.value;
}

void
modm::platform::Adc{{ id }}::disableInterrupt(const Interrupt_t interrupt)
{
	ADC1->IER &= ~interrupt.value;
}

modm::platform::Adc{{ id }}::InterruptFlag_t
modm::platform::Adc{{ id }}::getInterruptFlags()
{
	return InterruptFlag_t(ADC1->ISR);
}

void
modm::platform::Adc{{ id }}::acknowledgeInterruptFlags(const InterruptFlag_t flags)
{
	// Flags are cleared by writing a one to the flag position.
	// Writing a zero is ignored.
	ADC1->ISR = flags.value;
}

void
modm::platform::Adc{{ id }}::setWaitMode(const bool enable)
{
	if (enable) {
		ADC1->CFGR1 |= ADC_CFGR1_WAIT;
	} else {
		ADC1->CFGR1 &= ~ADC_CFGR1_WAIT;
	}
}

uintptr_t
modm::platform::Adc{{ id }}::getDataRegisterAddress()
{
	return (uintptr_t) &(ADC1->DR);
}

void
modm::platform::Adc{{ id }}::enableRegularConversionExternalTrigger(
	ExternalTriggerPolarity externalTriggerPolarity,
	RegularConversionExternalTrigger regularConversionExternalTrigger)
{
	const auto polarity =
		(static_cast<uint32_t>(externalTriggerPolarity) << ADC_CFGR1_EXTEN_Pos);
	const auto externalTrigger =
		(static_cast<uint32_t>(regularConversionExternalTrigger) << ADC_CFGR1_EXTSEL_Pos);
	const auto mask = ADC_CFGR1_EXTEN_Msk | ADC_CFGR1_EXTSEL_Msk;
	ADC1->CFGR1 = (ADC1->CFGR1 & ~mask) | polarity | externalTrigger;
}

void
modm::platform::Adc{{ id }}::enableDmaMode()
{
	ADC1->CFGR1 |= ADC_CFGR1_DMAEN;
}

void
modm::platform::Adc{{ id }}::disableDmaMode()
{
	ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
}

bool
modm::platform::Adc{{ id }}::getAdcEnabled()
{
	return (ADC1->CR & ADC_CR_ADEN);
}


void
modm::platform::Adc{{ id }}::enableDmaRequests()
{
	ADC1->CFGR1 |= ADC_CFGR1_DMACFG;
}

void
modm::platform::Adc{{ id }}::disableDmaRequests()
{
	ADC1->CFGR1 &= ~ADC_CFGR1_DMACFG;
}

%% if target.family in ["g0"]
void
modm::platform::Adc{{ id }}::waitChannelConfigReady()
{
	while (not (ADC1->ISR & ADC_ISR_CCRDY));
}

void
modm::platform::Adc{{ id }}::resetChannelConfigReady()
{
	ADC1->ISR = ADC_ISR_CCRDY;
}

void
modm::platform::Adc{{ id }}::enableOrderedSequenceMode()
{
	if ((ADC1->CFGR1 & ADC_CFGR1_CHSELRMOD) == 0u) {
		resetChannelConfigReady();
		ADC1->CFGR1 |= ADC_CFGR1_CHSELRMOD;
		waitChannelConfigReady();
	}
}

void
modm::platform::Adc{{ id }}::disableOrderedSequenceMode()
{
	if (ADC1->CFGR1 & ADC_CFGR1_CHSELRMOD) {
		resetChannelConfigReady();
		ADC1->CFGR1 &= ~ADC_CFGR1_CHSELRMOD;
		waitChannelConfigReady();
	}
}
%% endif
