

================================================================
== Vivado HLS Report for 'max_pool2x2_3'
================================================================
* Date:           Tue May 10 21:15:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.178 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_01_i_max2_PE_4u_16u_s_fu_166              |max2_PE_4u_16u_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |op2_V_assign_5_0_i_max2_PE_4u_16u_s_fu_173  |max2_PE_4u_16u_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_037_2_0_i = alloca i64"   --->   Operation 8 'alloca' 'p_037_2_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v2_V_0_i = alloca i64"   --->   Operation 9 'alloca' 'v2_V_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%row_store_V = alloca [160 x i64], align 8" [./src/pool_reord.hpp:30->./src/ultranet.cpp:90]   --->   Operation 10 'alloca' 'row_store_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/pool_reord.hpp:28]   --->   Operation 11 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35 = shl i32 %reps_read, 7" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35_1 = shl i32 %reps_read, 5" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln35 = add i32 %shl_ln35_1, %shl_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln35' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln35, i7 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = zext i39 %tmp_s to i40" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 21 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_57 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %add_ln35, i5 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl4 = zext i37 %tmp_57 to i40" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 23 'zext' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%bound = add i40 %p_shl4, %p_shl" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'bound' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "br label %.preheader.0.i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i40 [ 0, %entry ], [ %add_ln35_1, %hls_label_24_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_0_i = phi i32 [ 0, %entry ], [ %select_ln35_1, %hls_label_24_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 27 'phi' 'h_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%addr_0_i = phi i8 [ 0, %entry ], [ %add_ln37, %hls_label_24_end ]" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 28 'phi' 'addr_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.28ns)   --->   "%icmp_ln35 = icmp eq i40 %indvar_flatten, %bound" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 29 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.23ns)   --->   "%add_ln35_1 = add i40 %indvar_flatten, 1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 30 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.exit, label %hls_label_24_begin" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.20ns)   --->   "%h = add i32 1, %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 32 'add' 'h' <Predicate = (!icmp_ln35)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln37 = icmp eq i8 %addr_0_i, -96" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.44ns)   --->   "%select_ln35 = select i1 %icmp_ln37, i8 0, i8 %addr_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 34 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.52ns)   --->   "%select_ln35_1 = select i1 %icmp_ln37, i32 %h, i32 %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 35 'select' 'select_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %select_ln35_1 to i1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 36 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i8 %select_ln35 to i1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 37 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %trunc_ln35, label %1, label %2" [./src/pool_reord.hpp:44->./src/ultranet.cpp:90]   --->   Operation 38 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.33ns)   --->   "%and_ln51 = and i1 %trunc_ln35, %trunc_ln37" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 39 'and' 'and_ln51' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln51, label %3, label %.hls_label_24_end_crit_edge" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 40 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns)   --->   "%add_ln37 = add i8 %select_ln35, 1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 41 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 42 [1/1] (1.75ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %vec_V_V)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 42 'read' 'tmp_V' <Predicate = (!icmp_ln35)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_i = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %tmp_V, i32 64, i32 127)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 43 'partselect' 'p_Result_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i128 %tmp_V to i64" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 44 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %select_ln35 to i64" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 45 'zext' 'zext_ln49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%row_store_V_addr = getelementptr [160 x i64]* %row_store_V, i64 0, i64 %zext_ln49" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 46 'getelementptr' 'row_store_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.35ns)   --->   "%row_store_V_load = load i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 47 'load' 'row_store_V_load' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 48 [1/1] (2.08ns)   --->   "%p_01_i = call fastcc i64 @"max2_PE<4u, 16u>"(i64 %trunc_ln96, i64 %p_Result_i)" [./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 48 'call' 'p_01_i' <Predicate = (!icmp_ln35)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (1.35ns)   --->   "store i64 %p_01_i, i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 49 'store' <Predicate = (!trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_5 : Operation 50 [1/2] (1.35ns)   --->   "%row_store_V_load = load i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 50 'load' 'row_store_V_load' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_5 : Operation 51 [1/1] (2.08ns)   --->   "%op2_V_assign_5_0_i = call fastcc i64 @"max2_PE<4u, 16u>"(i64 %p_01_i, i64 %row_store_V_load)" [./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 51 'call' 'op2_V_assign_5_0_i' <Predicate = (trunc_ln35)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "store i64 %op2_V_assign_5_0_i, i64* %p_037_2_0_i" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 52 'store' <Predicate = (trunc_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50019)" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 53 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/pool_reord.hpp:38->./src/ultranet.cpp:90]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 55 'br' <Predicate = (!trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 56 'br' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_037_2_0_i_load = load i64* %p_037_2_0_i" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 57 'load' 'p_037_2_0_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "store i64 %p_037_2_0_i_load, i64* %v2_V_0_i" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 58 'store' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_24_end" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 59 'br' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_0_i_load = load i64* %v2_V_0_i" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 60 'load' 'v2_V_0_i_load' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %p_037_2_0_i_load, i64 %v2_V_0_i_load)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 61 'bitconcatenate' 'tmp_V_3' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_3)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 62 'write' <Predicate = (and_ln51)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_24_end" [./src/pool_reord.hpp:54->./src/ultranet.cpp:90]   --->   Operation 63 'br' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50019, i32 %tmp_i)" [./src/pool_reord.hpp:57->./src/ultranet.cpp:90]   --->   Operation 64 'specregionend' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 65 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_037_2_0_i        (alloca         ) [ 00111110]
v2_V_0_i           (alloca         ) [ 00111110]
row_store_V        (alloca         ) [ 00111110]
reps_read          (read           ) [ 00100000]
write_ln90         (write          ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
shl_ln35           (shl            ) [ 00000000]
shl_ln35_1         (shl            ) [ 00000000]
add_ln35           (add            ) [ 00000000]
tmp_s              (bitconcatenate ) [ 00000000]
p_shl              (zext           ) [ 00000000]
tmp_57             (bitconcatenate ) [ 00000000]
p_shl4             (zext           ) [ 00000000]
bound              (add            ) [ 00011110]
br_ln35            (br             ) [ 00111110]
indvar_flatten     (phi            ) [ 00010000]
h_0_i              (phi            ) [ 00010000]
addr_0_i           (phi            ) [ 00010000]
icmp_ln35          (icmp           ) [ 00011110]
add_ln35_1         (add            ) [ 00111110]
br_ln35            (br             ) [ 00000000]
h                  (add            ) [ 00000000]
icmp_ln37          (icmp           ) [ 00000000]
select_ln35        (select         ) [ 00011000]
select_ln35_1      (select         ) [ 00111110]
trunc_ln35         (trunc          ) [ 00011110]
trunc_ln37         (trunc          ) [ 00000000]
br_ln44            (br             ) [ 00000000]
and_ln51           (and            ) [ 00011110]
br_ln51            (br             ) [ 00000000]
add_ln37           (add            ) [ 00111110]
tmp_V              (read           ) [ 00000000]
p_Result_i         (partselect     ) [ 00010100]
trunc_ln96         (trunc          ) [ 00010100]
zext_ln49          (zext           ) [ 00000000]
row_store_V_addr   (getelementptr  ) [ 00010100]
p_01_i             (call           ) [ 00000000]
store_ln49         (store          ) [ 00000000]
row_store_V_load   (load           ) [ 00000000]
op2_V_assign_5_0_i (call           ) [ 00000000]
store_ln48         (store          ) [ 00000000]
tmp_i              (specregionbegin) [ 00000000]
specpipeline_ln38  (specpipeline   ) [ 00000000]
br_ln0             (br             ) [ 00000000]
br_ln48            (br             ) [ 00000000]
p_037_2_0_i_load   (load           ) [ 00000000]
store_ln51         (store          ) [ 00000000]
br_ln51            (br             ) [ 00000000]
v2_V_0_i_load      (load           ) [ 00000000]
tmp_V_3            (bitconcatenate ) [ 00000000]
write_ln52         (write          ) [ 00000000]
br_ln54            (br             ) [ 00000000]
empty              (specregionend  ) [ 00000000]
br_ln37            (br             ) [ 00111110]
ret_ln90           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max2_PE<4u, 16u>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50019"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_037_2_0_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_037_2_0_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v2_V_0_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_V_0_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="row_store_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_store_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="reps_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln90_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln52_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="128" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="row_store_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_store_V_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="1"/>
<pin id="129" dir="0" index="4" bw="8" slack="0"/>
<pin id="130" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="64" slack="0"/>
<pin id="132" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="row_store_V_load/4 store_ln49/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="40" slack="1"/>
<pin id="135" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="40" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="h_0_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_0_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="h_0_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_i/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="addr_0_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr_0_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="addr_0_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr_0_i/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_01_i_max2_PE_4u_16u_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="0" index="2" bw="64" slack="1"/>
<pin id="170" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_01_i/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="op2_V_assign_5_0_i_max2_PE_4u_16u_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign_5_0_i/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln35_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln35_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln35_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="39" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="39" slack="0"/>
<pin id="207" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_57_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="37" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_shl4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="37" slack="0"/>
<pin id="219" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="bound_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="37" slack="0"/>
<pin id="223" dir="0" index="1" bw="39" slack="0"/>
<pin id="224" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln35_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="40" slack="0"/>
<pin id="229" dir="0" index="1" bw="40" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln35_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="h_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln37_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln35_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln35_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln35_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln37_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln51_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln37_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="128" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln96_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="128" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln49_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln48_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="4"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_037_2_0_i_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="5"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_037_2_0_i_load/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln51_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="5"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="v2_V_0_i_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="5"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_0_i_load/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_V_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="128" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="64" slack="0"/>
<pin id="324" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_3/6 "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_037_2_0_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="4"/>
<pin id="331" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_037_2_0_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="v2_V_0_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="5"/>
<pin id="337" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="v2_V_0_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="reps_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reps_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="bound_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="40" slack="1"/>
<pin id="349" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln35_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln35_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="40" slack="0"/>
<pin id="358" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="select_ln35_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="366" class="1005" name="select_ln35_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln35_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="375" class="1005" name="and_ln51_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="3"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln51 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln37_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_Result_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln96_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="394" class="1005" name="row_store_V_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_store_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="123" pin=4"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="123" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="181" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="191" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="205" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="137" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="137" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="148" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="159" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="159" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="244" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="238" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="148" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="250" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="250" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="104" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="104" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="308"><net_src comp="173" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="309" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="332"><net_src comp="78" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="338"><net_src comp="82" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="344"><net_src comp="90" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="350"><net_src comp="221" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="355"><net_src comp="227" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="232" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="364"><net_src comp="250" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="369"><net_src comp="258" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="374"><net_src comp="266" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="274" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="280" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="387"><net_src comp="286" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="392"><net_src comp="296" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="397"><net_src comp="117" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: reps_out | {1 }
 - Input state : 
	Port: max_pool2x2.3 : vec_V_V | {4 }
	Port: max_pool2x2.3 : reps | {1 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		p_shl : 2
		tmp_57 : 1
		p_shl4 : 2
		bound : 3
	State 3
		icmp_ln35 : 1
		add_ln35_1 : 1
		br_ln35 : 2
		h : 1
		icmp_ln37 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		trunc_ln35 : 3
		trunc_ln37 : 3
		br_ln44 : 4
		and_ln51 : 4
		br_ln51 : 4
		add_ln37 : 3
	State 4
		row_store_V_addr : 1
		row_store_V_load : 2
	State 5
		store_ln49 : 1
		op2_V_assign_5_0_i : 1
		store_ln48 : 2
	State 6
		store_ln51 : 1
		tmp_V_3 : 1
		write_ln52 : 2
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   call   |       p_01_i_max2_PE_4u_16u_s_fu_166       |    0    |   208   |
|          | op2_V_assign_5_0_i_max2_PE_4u_16u_s_fu_173 |    0    |   208   |
|----------|--------------------------------------------|---------|---------|
|          |               add_ln35_fu_191              |    0    |    39   |
|          |                bound_fu_221                |    0    |    46   |
|    add   |              add_ln35_1_fu_232             |    0    |    47   |
|          |                  h_fu_238                  |    0    |    39   |
|          |               add_ln37_fu_280              |    0    |    15   |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln35_fu_250             |    0    |    8    |
|          |            select_ln35_1_fu_258            |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln35_fu_227              |    0    |    21   |
|          |              icmp_ln37_fu_244              |    0    |    11   |
|----------|--------------------------------------------|---------|---------|
|    and   |               and_ln51_fu_274              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|   read   |            reps_read_read_fu_90            |    0    |    0    |
|          |              tmp_V_read_fu_104             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |           write_ln90_write_fu_96           |    0    |    0    |
|          |           write_ln52_write_fu_110          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|    shl   |               shl_ln35_fu_181              |    0    |    0    |
|          |              shl_ln35_1_fu_186             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                tmp_s_fu_197                |    0    |    0    |
|bitconcatenate|                tmp_57_fu_209               |    0    |    0    |
|          |               tmp_V_3_fu_320               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                p_shl_fu_205                |    0    |    0    |
|   zext   |                p_shl4_fu_217               |    0    |    0    |
|          |              zext_ln49_fu_300              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              trunc_ln35_fu_266             |    0    |    0    |
|   trunc  |              trunc_ln37_fu_270             |    0    |    0    |
|          |              trunc_ln96_fu_296             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|              p_Result_i_fu_286             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   676   |
|----------|--------------------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|row_store_V|    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln35_1_reg_356   |   40   |
|    add_ln37_reg_379    |    8   |
|    addr_0_i_reg_155    |    8   |
|    and_ln51_reg_375    |    1   |
|      bound_reg_347     |   40   |
|      h_0_i_reg_144     |   32   |
|    icmp_ln35_reg_352   |    1   |
| indvar_flatten_reg_133 |   40   |
|   p_037_2_0_i_reg_329  |   64   |
|   p_Result_i_reg_384   |   64   |
|    reps_read_reg_341   |   32   |
|row_store_V_addr_reg_394|    8   |
|  select_ln35_1_reg_366 |   32   |
|   select_ln35_reg_361  |    8   |
|   trunc_ln35_reg_371   |    1   |
|   trunc_ln96_reg_389   |   64   |
|    v2_V_0_i_reg_335    |   64   |
+------------------------+--------+
|          Total         |   507  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   676  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   507  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   507  |   685  |    0   |
+-----------+--------+--------+--------+--------+--------+
