
8_uart_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000318  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004dc  080004e4  000014e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004dc  080004dc  000014e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004dc  080004dc  000014e4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004dc  080004e4  000014e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004dc  080004dc  000014dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004e0  080004e0  000014e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  080004e4  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080004e4  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000014e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000806  00000000  00000000  00001514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002c8  00000000  00000000  00001d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a0  00000000  00000000  00001fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006c  00000000  00000000  00002088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000196ad  00000000  00000000  000020f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000dee  00000000  00000000  0001b7a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e5eb  00000000  00000000  0001c58f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aab7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000180  00000000  00000000  000aabc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  000aad40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004c4 	.word	0x080004c4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080004c4 	.word	0x080004c4

08000204 <main>:


char key;

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
    // Enable GPIOA clock
    RCC->AHB1ENR |= GPIOAEN;
 8000208:	4b20      	ldr	r3, [pc, #128]	@ (800028c <main+0x88>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800020c:	4a1f      	ldr	r2, [pc, #124]	@ (800028c <main+0x88>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	@ 0x30

    // Set PA5 as output
    GPIOA->MODER &= ~(3U << 10);  // clear mode bits
 8000214:	4b1e      	ldr	r3, [pc, #120]	@ (8000290 <main+0x8c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a1d      	ldr	r2, [pc, #116]	@ (8000290 <main+0x8c>)
 800021a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800021e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << 10);  // set to output mode
 8000220:	4b1b      	ldr	r3, [pc, #108]	@ (8000290 <main+0x8c>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a1a      	ldr	r2, [pc, #104]	@ (8000290 <main+0x8c>)
 8000226:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800022a:	6013      	str	r3, [r2, #0]

    // Initialize UART2 TX/RX
    uart2_rxtx_init();
 800022c:	f000 f834 	bl	8000298 <uart2_rxtx_init>

    while (1)
    {
        if (uart2_read_nonblocking(&key)) {
 8000230:	4818      	ldr	r0, [pc, #96]	@ (8000294 <main+0x90>)
 8000232:	f000 f8a1 	bl	8000378 <uart2_read_nonblocking>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d0f9      	beq.n	8000230 <main+0x2c>
            if (key == '1') {
 800023c:	4b15      	ldr	r3, [pc, #84]	@ (8000294 <main+0x90>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b31      	cmp	r3, #49	@ 0x31
 8000242:	d106      	bne.n	8000252 <main+0x4e>
                GPIOA->ODR |= LED_PIN;   // Turn LED on
 8000244:	4b12      	ldr	r3, [pc, #72]	@ (8000290 <main+0x8c>)
 8000246:	695b      	ldr	r3, [r3, #20]
 8000248:	4a11      	ldr	r2, [pc, #68]	@ (8000290 <main+0x8c>)
 800024a:	f043 0320 	orr.w	r3, r3, #32
 800024e:	6153      	str	r3, [r2, #20]
 8000250:	e009      	b.n	8000266 <main+0x62>
            } else if (key == '0') {
 8000252:	4b10      	ldr	r3, [pc, #64]	@ (8000294 <main+0x90>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b30      	cmp	r3, #48	@ 0x30
 8000258:	d105      	bne.n	8000266 <main+0x62>
                GPIOA->ODR &= ~LED_PIN;  // Turn LED off
 800025a:	4b0d      	ldr	r3, [pc, #52]	@ (8000290 <main+0x8c>)
 800025c:	695b      	ldr	r3, [r3, #20]
 800025e:	4a0c      	ldr	r2, [pc, #48]	@ (8000290 <main+0x8c>)
 8000260:	f023 0320 	bic.w	r3, r3, #32
 8000264:	6153      	str	r3, [r2, #20]
            }

            // Echo back what we received
            uart2_write('[');
 8000266:	205b      	movs	r0, #91	@ 0x5b
 8000268:	f000 f8a0 	bl	80003ac <uart2_write>
            uart2_write(key);
 800026c:	4b09      	ldr	r3, [pc, #36]	@ (8000294 <main+0x90>)
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	4618      	mov	r0, r3
 8000272:	f000 f89b 	bl	80003ac <uart2_write>
            uart2_write(']');
 8000276:	205d      	movs	r0, #93	@ 0x5d
 8000278:	f000 f898 	bl	80003ac <uart2_write>
            uart2_write('\r');
 800027c:	200d      	movs	r0, #13
 800027e:	f000 f895 	bl	80003ac <uart2_write>
            uart2_write('\n');
 8000282:	200a      	movs	r0, #10
 8000284:	f000 f892 	bl	80003ac <uart2_write>
        if (uart2_read_nonblocking(&key)) {
 8000288:	e7d2      	b.n	8000230 <main+0x2c>
 800028a:	bf00      	nop
 800028c:	40023800 	.word	0x40023800
 8000290:	40020000 	.word	0x40020000
 8000294:	2000001c 	.word	0x2000001c

08000298 <uart2_rxtx_init>:
	  //Enable UART module
    USART2->CR1|=CR1_UE;

}
void uart2_rxtx_init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
	//******************Configure the UART GPIO pin************************
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR|=GPIOAEN;
 800029c:	4b32      	ldr	r3, [pc, #200]	@ (8000368 <uart2_rxtx_init+0xd0>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002a0:	4a31      	ldr	r2, [pc, #196]	@ (8000368 <uart2_rxtx_init+0xd0>)
 80002a2:	f043 0301 	orr.w	r3, r3, #1
 80002a6:	6313      	str	r3, [r2, #48]	@ 0x30
	//Set PA2 to alternate function mode
	GPIOA->MODER|=(1U<<5);
 80002a8:	4b30      	ldr	r3, [pc, #192]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a2f      	ldr	r2, [pc, #188]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002ae:	f043 0320 	orr.w	r3, r3, #32
 80002b2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER&=~(1U<<4);
 80002b4:	4b2d      	ldr	r3, [pc, #180]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a2c      	ldr	r2, [pc, #176]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002ba:	f023 0310 	bic.w	r3, r3, #16
 80002be:	6013      	str	r3, [r2, #0]
    /* Set PA2 alternate function to UART_TX (AF07) */
        GPIOA->AFR[0]|=(1U<<8);//AFR is in form of array of 2 bytes. AFR[0] is for the AFRL register , and AFR[1] is for the AFRH register
 80002c0:	4b2a      	ldr	r3, [pc, #168]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a29      	ldr	r2, [pc, #164]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ca:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]|=(1U<<9);
 80002cc:	4b27      	ldr	r3, [pc, #156]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002ce:	6a1b      	ldr	r3, [r3, #32]
 80002d0:	4a26      	ldr	r2, [pc, #152]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002d6:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]|=(1U<<10);
 80002d8:	4b24      	ldr	r3, [pc, #144]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002da:	6a1b      	ldr	r3, [r3, #32]
 80002dc:	4a23      	ldr	r2, [pc, #140]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002e2:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]&=~(1U<<11);
 80002e4:	4b21      	ldr	r3, [pc, #132]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a20      	ldr	r2, [pc, #128]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002ee:	6213      	str	r3, [r2, #32]

    //Set PA3 to alternate function mode
    	GPIOA->MODER|=(1U<<7);
 80002f0:	4b1e      	ldr	r3, [pc, #120]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a1d      	ldr	r2, [pc, #116]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002fa:	6013      	str	r3, [r2, #0]
        GPIOA->MODER&=~(1U<<6);
 80002fc:	4b1b      	ldr	r3, [pc, #108]	@ (800036c <uart2_rxtx_init+0xd4>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a1a      	ldr	r2, [pc, #104]	@ (800036c <uart2_rxtx_init+0xd4>)
 8000302:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000306:	6013      	str	r3, [r2, #0]


    /* Set PA3 alternate function to UART_RX (AF07) */
       	GPIOA->AFR[0]|=(1U<<12);//AFR is in form of array of 2 bytes. AFR[0] is for the AFRL register , and AFR[1] is for the AFRH register
 8000308:	4b18      	ldr	r3, [pc, #96]	@ (800036c <uart2_rxtx_init+0xd4>)
 800030a:	6a1b      	ldr	r3, [r3, #32]
 800030c:	4a17      	ldr	r2, [pc, #92]	@ (800036c <uart2_rxtx_init+0xd4>)
 800030e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000312:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]|=(1U<<13);
 8000314:	4b15      	ldr	r3, [pc, #84]	@ (800036c <uart2_rxtx_init+0xd4>)
 8000316:	6a1b      	ldr	r3, [r3, #32]
 8000318:	4a14      	ldr	r2, [pc, #80]	@ (800036c <uart2_rxtx_init+0xd4>)
 800031a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800031e:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]|=(1U<<14);
 8000320:	4b12      	ldr	r3, [pc, #72]	@ (800036c <uart2_rxtx_init+0xd4>)
 8000322:	6a1b      	ldr	r3, [r3, #32]
 8000324:	4a11      	ldr	r2, [pc, #68]	@ (800036c <uart2_rxtx_init+0xd4>)
 8000326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800032a:	6213      	str	r3, [r2, #32]
        GPIOA->AFR[0]&=~(1U<<15);
 800032c:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <uart2_rxtx_init+0xd4>)
 800032e:	6a1b      	ldr	r3, [r3, #32]
 8000330:	4a0e      	ldr	r2, [pc, #56]	@ (800036c <uart2_rxtx_init+0xd4>)
 8000332:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000336:	6213      	str	r3, [r2, #32]

	//******************Configure UART Module*****************
	//Enable clock access to UART2
    RCC->APB1ENR|=UART2EN;
 8000338:	4b0b      	ldr	r3, [pc, #44]	@ (8000368 <uart2_rxtx_init+0xd0>)
 800033a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800033c:	4a0a      	ldr	r2, [pc, #40]	@ (8000368 <uart2_rxtx_init+0xd0>)
 800033e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000342:	6413      	str	r3, [r2, #64]	@ 0x40


	/*Configure UART baudrate*/
    uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8000344:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000348:	4909      	ldr	r1, [pc, #36]	@ (8000370 <uart2_rxtx_init+0xd8>)
 800034a:	480a      	ldr	r0, [pc, #40]	@ (8000374 <uart2_rxtx_init+0xdc>)
 800034c:	f000 f846 	bl	80003dc <uart_set_baudrate>
	// Configure the transfer direction
    USART2->CR1=(CR1_TE|CR1_RE);// assigning operator used cuz everything else becomes auto 0 and thats what we want . also default stuff needed so we dont have to congfigure parity or start or stop bit
 8000350:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <uart2_rxtx_init+0xdc>)
 8000352:	220c      	movs	r2, #12
 8000354:	60da      	str	r2, [r3, #12]
    //(CR1_TE|CR1_RE) will enable both the registers .just a short way to write instead of writing in 2 diff lines
	  //Enable UART module
    USART2->CR1|=CR1_UE;
 8000356:	4b07      	ldr	r3, [pc, #28]	@ (8000374 <uart2_rxtx_init+0xdc>)
 8000358:	68db      	ldr	r3, [r3, #12]
 800035a:	4a06      	ldr	r2, [pc, #24]	@ (8000374 <uart2_rxtx_init+0xdc>)
 800035c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000360:	60d3      	str	r3, [r2, #12]

}
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40023800 	.word	0x40023800
 800036c:	40020000 	.word	0x40020000
 8000370:	00f42400 	.word	0x00f42400
 8000374:	40004400 	.word	0x40004400

08000378 <uart2_read_nonblocking>:

int uart2_read_nonblocking(char *out) {
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
    if (USART2->SR & USART_SR_RXNE) {
 8000380:	4b09      	ldr	r3, [pc, #36]	@ (80003a8 <uart2_read_nonblocking+0x30>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f003 0320 	and.w	r3, r3, #32
 8000388:	2b00      	cmp	r3, #0
 800038a:	d006      	beq.n	800039a <uart2_read_nonblocking+0x22>
        *out = USART2->DR;
 800038c:	4b06      	ldr	r3, [pc, #24]	@ (80003a8 <uart2_read_nonblocking+0x30>)
 800038e:	685b      	ldr	r3, [r3, #4]
 8000390:	b2da      	uxtb	r2, r3
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	701a      	strb	r2, [r3, #0]
        return 1;
 8000396:	2301      	movs	r3, #1
 8000398:	e000      	b.n	800039c <uart2_read_nonblocking+0x24>
    }
    return 0;
 800039a:	2300      	movs	r3, #0
}
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a6:	4770      	bx	lr
 80003a8:	40004400 	.word	0x40004400

080003ac <uart2_write>:
	while(!(USART2->SR & SR_RXNE)){}
	/*return data*/
	return USART2->DR;
}
void uart2_write(int ch)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
	//Make sure the transmit data register is empty---> USART SR-- status register , bit 7 for
	while(!(USART2->SR & SR_TXE)){}//if both are not same then infinite loop . only when both are same the loop will not be accessed
 80003b4:	bf00      	nop
 80003b6:	4b08      	ldr	r3, [pc, #32]	@ (80003d8 <uart2_write+0x2c>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d0f9      	beq.n	80003b6 <uart2_write+0xa>
	//Write to transmit data register
	USART2->DR=(ch & 0xFF);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	4a04      	ldr	r2, [pc, #16]	@ (80003d8 <uart2_write+0x2c>)
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	6053      	str	r3, [r2, #4]
}
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40004400 	.word	0x40004400

080003dc <uart_set_baudrate>:




static void uart_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk, uint32_t BaudRate)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	60f8      	str	r0, [r7, #12]
 80003e4:	60b9      	str	r1, [r7, #8]
 80003e6:	607a      	str	r2, [r7, #4]
	USARTx->BRR=compute_uart_bd(PeriphClk,BaudRate);
 80003e8:	6879      	ldr	r1, [r7, #4]
 80003ea:	68b8      	ldr	r0, [r7, #8]
 80003ec:	f000 f808 	bl	8000400 <compute_uart_bd>
 80003f0:	4603      	mov	r3, r0
 80003f2:	461a      	mov	r2, r3
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	609a      	str	r2, [r3, #8]
}
 80003f8:	bf00      	nop
 80003fa:	3710      	adds	r7, #16
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}

08000400 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk,uint32_t BaudRate)
		{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	6039      	str	r1, [r7, #0]
			return((PeriphClk+(BaudRate/2U))/BaudRate);//equation for the baudrate value
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	085a      	lsrs	r2, r3, #1
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	441a      	add	r2, r3
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	fbb2 f3f3 	udiv	r3, r2, r3
 8000418:	b29b      	uxth	r3, r3
		}
 800041a:	4618      	mov	r0, r3
 800041c:	370c      	adds	r7, #12
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
	...

08000428 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000428:	480d      	ldr	r0, [pc, #52]	@ (8000460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800042a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800042c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000430:	480c      	ldr	r0, [pc, #48]	@ (8000464 <LoopForever+0x6>)
  ldr r1, =_edata
 8000432:	490d      	ldr	r1, [pc, #52]	@ (8000468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000434:	4a0d      	ldr	r2, [pc, #52]	@ (800046c <LoopForever+0xe>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000438:	e002      	b.n	8000440 <LoopCopyDataInit>

0800043a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800043c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043e:	3304      	adds	r3, #4

08000440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000444:	d3f9      	bcc.n	800043a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000446:	4a0a      	ldr	r2, [pc, #40]	@ (8000470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000448:	4c0a      	ldr	r4, [pc, #40]	@ (8000474 <LoopForever+0x16>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800044c:	e001      	b.n	8000452 <LoopFillZerobss>

0800044e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000450:	3204      	adds	r2, #4

08000452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000454:	d3fb      	bcc.n	800044e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000456:	f000 f811 	bl	800047c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800045a:	f7ff fed3 	bl	8000204 <main>

0800045e <LoopForever>:

LoopForever:
  b LoopForever
 800045e:	e7fe      	b.n	800045e <LoopForever>
  ldr   r0, =_estack
 8000460:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000468:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800046c:	080004e4 	.word	0x080004e4
  ldr r2, =_sbss
 8000470:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000474:	20000020 	.word	0x20000020

08000478 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000478:	e7fe      	b.n	8000478 <ADC_IRQHandler>
	...

0800047c <__libc_init_array>:
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	4d0d      	ldr	r5, [pc, #52]	@ (80004b4 <__libc_init_array+0x38>)
 8000480:	4c0d      	ldr	r4, [pc, #52]	@ (80004b8 <__libc_init_array+0x3c>)
 8000482:	1b64      	subs	r4, r4, r5
 8000484:	10a4      	asrs	r4, r4, #2
 8000486:	2600      	movs	r6, #0
 8000488:	42a6      	cmp	r6, r4
 800048a:	d109      	bne.n	80004a0 <__libc_init_array+0x24>
 800048c:	4d0b      	ldr	r5, [pc, #44]	@ (80004bc <__libc_init_array+0x40>)
 800048e:	4c0c      	ldr	r4, [pc, #48]	@ (80004c0 <__libc_init_array+0x44>)
 8000490:	f000 f818 	bl	80004c4 <_init>
 8000494:	1b64      	subs	r4, r4, r5
 8000496:	10a4      	asrs	r4, r4, #2
 8000498:	2600      	movs	r6, #0
 800049a:	42a6      	cmp	r6, r4
 800049c:	d105      	bne.n	80004aa <__libc_init_array+0x2e>
 800049e:	bd70      	pop	{r4, r5, r6, pc}
 80004a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a4:	4798      	blx	r3
 80004a6:	3601      	adds	r6, #1
 80004a8:	e7ee      	b.n	8000488 <__libc_init_array+0xc>
 80004aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ae:	4798      	blx	r3
 80004b0:	3601      	adds	r6, #1
 80004b2:	e7f2      	b.n	800049a <__libc_init_array+0x1e>
 80004b4:	080004dc 	.word	0x080004dc
 80004b8:	080004dc 	.word	0x080004dc
 80004bc:	080004dc 	.word	0x080004dc
 80004c0:	080004e0 	.word	0x080004e0

080004c4 <_init>:
 80004c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c6:	bf00      	nop
 80004c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ca:	bc08      	pop	{r3}
 80004cc:	469e      	mov	lr, r3
 80004ce:	4770      	bx	lr

080004d0 <_fini>:
 80004d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d2:	bf00      	nop
 80004d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d6:	bc08      	pop	{r3}
 80004d8:	469e      	mov	lr, r3
 80004da:	4770      	bx	lr
