{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707057623324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707057623329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 04 16:40:23 2024 " "Processing started: Sun Feb 04 16:40:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707057623329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057623329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV1Exs -c SV1Exs " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV1Exs -c SV1Exs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057623329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707057623838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_4to1_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_4to1_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_if " "Found entity 1: mux_4to1_if" {  } { { "rtl/mux_4to1_if.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/mux_4to1_if.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_4to1_case.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_4to1_case.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_case " "Found entity 1: mux_4to1_case" {  } { { "rtl/mux_4to1_case.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/mux_4to1_case.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_16to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "rtl/mux_16to1.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/mux_16to1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "rtl/simple_up_counter.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/simple_up_counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jmp_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jmp_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_counter " "Found entity 1: jmp_counter" {  } { { "rtl/jmp_counter.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/jmp_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "rtl/hexss.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/hexss.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "rtl/up_counter.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/up_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "rtl/comparator.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/comparator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/inflating_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/inflating_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inflating_counter " "Found entity 1: inflating_counter" {  } { { "rtl/inflating_counter.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/inflating_cnt_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/inflating_cnt_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inflating_cnt_top " "Found entity 1: inflating_cnt_top" {  } { { "rtl/inflating_cnt_top.bdf" "" { Schematic "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_cnt_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/one_sec_counter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_2to1_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_2to1_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_if " "Found entity 1: mux_2to1_if" {  } { { "rtl/mux_2to1_if.sv" "" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/mux_2to1_if.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707057631405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057631405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inflating_cnt_top " "Elaborating entity \"inflating_cnt_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707057631443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inflating_counter inflating_counter:inst " "Elaborating entity \"inflating_counter\" for hierarchy \"inflating_counter:inst\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst" { Schematic "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_cnt_top.bdf" { { 240 360 552 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057631456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter inflating_counter:inst\|up_counter:fastC " "Elaborating entity \"up_counter\" for hierarchy \"inflating_counter:inst\|up_counter:fastC\"" {  } { { "rtl/inflating_counter.sv" "fastC" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_counter.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057631471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator inflating_counter:inst\|comparator:cmp " "Elaborating entity \"comparator\" for hierarchy \"inflating_counter:inst\|comparator:cmp\"" {  } { { "rtl/inflating_counter.sv" "cmp" { Text "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_counter.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057631479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst3 " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst3\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst3" { Schematic "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_cnt_top.bdf" { { 448 432 592 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057631485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst1 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst1\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst1" { Schematic "C:/Quartus Lab Projects/HW2/SV1Exs_04022024_restored/rtl/inflating_cnt_top.bdf" { { 120 848 1024 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057631494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707057632085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707057632469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707057632469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707057632610 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707057632610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707057632610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707057632610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707057632627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 04 16:40:32 2024 " "Processing ended: Sun Feb 04 16:40:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707057632627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707057632627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707057632627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707057632627 ""}
