// Seed: 2351798990
module module_0 ();
  logic id_1;
  always_ff @(posedge id_1)
    #id_2
      @(posedge 1'b0 or posedge id_2 - id_2) begin : LABEL_0
        @(posedge -1 or posedge id_1) begin : LABEL_1
          $clog2(61);
          ;
          SystemTFIdentifier(id_1[-1], id_2, id_1, id_2);
          id_2 <= -1;
        end
        id_2 = id_1;
      end
endmodule
module module_1 (
    input uwire id_0
    , id_15,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    output wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input wor id_12,
    output logic id_13
);
  final id_13 <= -1;
  xor primCall (id_11, id_12, id_15, id_3, id_4, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
