.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Vin */
.set Vin__0__MASK, 0x02
.set Vin__0__PC, CYREG_PRT0_PC1
.set Vin__0__PORT, 0
.set Vin__0__SHIFT, 1
.set Vin__AG, CYREG_PRT0_AG
.set Vin__AMUX, CYREG_PRT0_AMUX
.set Vin__BIE, CYREG_PRT0_BIE
.set Vin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vin__BYP, CYREG_PRT0_BYP
.set Vin__CTL, CYREG_PRT0_CTL
.set Vin__DM0, CYREG_PRT0_DM0
.set Vin__DM1, CYREG_PRT0_DM1
.set Vin__DM2, CYREG_PRT0_DM2
.set Vin__DR, CYREG_PRT0_DR
.set Vin__INP_DIS, CYREG_PRT0_INP_DIS
.set Vin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vin__LCD_EN, CYREG_PRT0_LCD_EN
.set Vin__MASK, 0x02
.set Vin__PORT, 0
.set Vin__PRT, CYREG_PRT0_PRT
.set Vin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vin__PS, CYREG_PRT0_PS
.set Vin__SHIFT, 1
.set Vin__SLW, CYREG_PRT0_SLW

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x01
.set isr__INTC_NUMBER, 0
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Vout */
.set Vout__0__MASK, 0x04
.set Vout__0__PC, CYREG_PRT1_PC2
.set Vout__0__PORT, 1
.set Vout__0__SHIFT, 2
.set Vout__AG, CYREG_PRT1_AG
.set Vout__AMUX, CYREG_PRT1_AMUX
.set Vout__BIE, CYREG_PRT1_BIE
.set Vout__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Vout__BYP, CYREG_PRT1_BYP
.set Vout__CTL, CYREG_PRT1_CTL
.set Vout__DM0, CYREG_PRT1_DM0
.set Vout__DM1, CYREG_PRT1_DM1
.set Vout__DM2, CYREG_PRT1_DM2
.set Vout__DR, CYREG_PRT1_DR
.set Vout__INP_DIS, CYREG_PRT1_INP_DIS
.set Vout__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Vout__LCD_EN, CYREG_PRT1_LCD_EN
.set Vout__MASK, 0x04
.set Vout__PORT, 1
.set Vout__PRT, CYREG_PRT1_PRT
.set Vout__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Vout__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Vout__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Vout__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Vout__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Vout__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Vout__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Vout__PS, CYREG_PRT1_PS
.set Vout__SHIFT, 2
.set Vout__SLW, CYREG_PRT1_SLW

/* Vref */
.set Vref__0__MASK, 0x01
.set Vref__0__PC, CYREG_PRT0_PC0
.set Vref__0__PORT, 0
.set Vref__0__SHIFT, 0
.set Vref__AG, CYREG_PRT0_AG
.set Vref__AMUX, CYREG_PRT0_AMUX
.set Vref__BIE, CYREG_PRT0_BIE
.set Vref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vref__BYP, CYREG_PRT0_BYP
.set Vref__CTL, CYREG_PRT0_CTL
.set Vref__DM0, CYREG_PRT0_DM0
.set Vref__DM1, CYREG_PRT0_DM1
.set Vref__DM2, CYREG_PRT0_DM2
.set Vref__DR, CYREG_PRT0_DR
.set Vref__INP_DIS, CYREG_PRT0_INP_DIS
.set Vref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vref__LCD_EN, CYREG_PRT0_LCD_EN
.set Vref__MASK, 0x01
.set Vref__PORT, 0
.set Vref__PRT, CYREG_PRT0_PRT
.set Vref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vref__PS, CYREG_PRT0_PS
.set Vref__SHIFT, 0
.set Vref__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Diode_1 */
.set Diode_1__0__MASK, 0x20
.set Diode_1__0__PC, CYREG_PRT3_PC5
.set Diode_1__0__PORT, 3
.set Diode_1__0__SHIFT, 5
.set Diode_1__AG, CYREG_PRT3_AG
.set Diode_1__AMUX, CYREG_PRT3_AMUX
.set Diode_1__BIE, CYREG_PRT3_BIE
.set Diode_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Diode_1__BYP, CYREG_PRT3_BYP
.set Diode_1__CTL, CYREG_PRT3_CTL
.set Diode_1__DM0, CYREG_PRT3_DM0
.set Diode_1__DM1, CYREG_PRT3_DM1
.set Diode_1__DM2, CYREG_PRT3_DM2
.set Diode_1__DR, CYREG_PRT3_DR
.set Diode_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Diode_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Diode_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Diode_1__MASK, 0x20
.set Diode_1__PORT, 3
.set Diode_1__PRT, CYREG_PRT3_PRT
.set Diode_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Diode_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Diode_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Diode_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Diode_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Diode_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Diode_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Diode_1__PS, CYREG_PRT3_PS
.set Diode_1__SHIFT, 5
.set Diode_1__SLW, CYREG_PRT3_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x04
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x04
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP2_TR1

/* Opamp_3_ABuf */
.set Opamp_3_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x02
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x02
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP1_TR1

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
.set VDAC8_2_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_2_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_2_viDAC8__D, CYREG_DAC0_D
.set VDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_2_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_2_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_2_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_2_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_2_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_2_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_2_viDAC8__TST, CYREG_DAC0_TST

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
