read -sv run_verilog_mid/adder_32b_18_60_603e41381ff7c26a119529a9b768f5dd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_60_603e41381ff7c26a119529a9b768f5dd_yosys.v
