# Reading D:/SDKs/modelsim_ase/tcl/vsim/pref.tcl
# do mux4_to_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SDKs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux {D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:20 on Oct 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux" D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:29:20 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux {D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:20 on Oct 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux" D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4_to_1.v 
# -- Compiling module mux4_to_1
# 
# Top level modules:
# 	mux4_to_1
# End time: 12:29:20 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux {D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4x2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:20 on Oct 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux" D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4x2_tb.v 
# -- Compiling module mux4x2_tb
# 
# Top level modules:
# 	mux4x2_tb
# End time: 12:29:20 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  mux4x2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" mux4x2_tb 
# Start time: 12:29:20 on Oct 04,2022
# Loading work.mux4x2_tb
# ** Error: (vsim-3033) D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4x2_tb.v(5): Instantiation of 'mux4x2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4x2_tb File: D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/mux4x2_tb.v
#         Searched libraries:
#             D:/SDKs/modelsim_ase/altera/verilog/altera
#             D:/SDKs/modelsim_ase/altera/verilog/220model
#             D:/SDKs/modelsim_ase/altera/verilog/sgate
#             D:/SDKs/modelsim_ase/altera/verilog/altera_mf
#             D:/SDKs/modelsim_ase/altera/verilog/altera_lnsim
#             D:/SDKs/modelsim_ase/altera/verilog/cycloneive
#             D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/simulation/modelsim/rtl_work
#             D:/Projects/ROBOTICS-COMP/PERSONAL/4_to_1_mux/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux4_to_1_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.mux2x1
# vsim work.mux2x1 
# Start time: 12:29:20 on Oct 04,2022
# Loading work.mux2x1
# A time value could not be extracted from the current line
# End time: 12:29:54 on Oct 04,2022, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
