(DELAYFILE 
(SDFVERSION "3.0" )
(DESIGN "Master_wrapper")
(DATE "Fri May 17 11:25:05 2024")
(VENDOR "XILINX")
(PROGRAM "Vivado")
(VERSION "2023.2")
(DIVIDER /)
(TIMESCALE 1ps)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE CS_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3375.8:3578.5:3578.5) (3375.8:3578.5:3578.5))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE MISO_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1495.4:1566.8:1566.8) (1495.4:1566.8:1566.8))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE MOSI_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3419.8:3623.0:3623.0) (3419.8:3623.0:3623.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/AND_gate_1/C_INST_0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE Master_i/NOT_gate_1/B_INST_0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_0/U0/clk_div_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_0/U0/clk_div_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_0/U0/clk_div_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/clock_div_0/U0/clk_div_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE Master_i/clock_div_0/U0/cnt\[0\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CYINIT O[0] (385.0:482.0:482.0) (385.0:482.0:482.0))
      (IOPATH S[0] O[0] (170.0:223.0:223.0) (170.0:223.0:223.0))
      (IOPATH S[1] O[1] (156.0:205.0:205.0) (156.0:205.0:205.0))
      (IOPATH S[0] O[1] (304.0:400.0:400.0) (304.0:400.0:400.0))
      (IOPATH CYINIT O[1] (482.0:598.0:598.0) (482.0:598.0:598.0))
      (IOPATH DI[0] O[1] (328.0:407.0:407.0) (328.0:407.0:407.0))
      (IOPATH S[2] O[2] (171.0:226.0:226.0) (171.0:226.0:226.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (398.0:523.0:523.0) (398.0:523.0:523.0))
      (IOPATH DI[1] O[2] (431.0:537.0:537.0) (431.0:537.0:537.0))
      (IOPATH DI[0] O[2] (448.0:556.0:556.0) (448.0:556.0:556.0))
      (IOPATH CYINIT O[2] (468.0:584.0:584.0) (468.0:584.0:584.0))
      (IOPATH S[3] O[3] (172.0:227.0:227.0) (172.0:227.0:227.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (470.0:618.0:618.0) (470.0:618.0:618.0))
      (IOPATH S[0] O[3] (442.0:582.0:582.0) (442.0:582.0:582.0))
      (IOPATH DI[2] O[3] (353.0:439.0:439.0) (353.0:439.0:439.0))
      (IOPATH DI[1] O[3] (481.0:596.0:596.0) (481.0:596.0:596.0))
      (IOPATH DI[0] O[3] (496.0:615.0:615.0) (496.0:615.0:615.0))
      (IOPATH CYINIT O[3] (516.0:642.0:642.0) (516.0:642.0:642.0))
      (IOPATH S[3] CO[3] (289.0:380.0:380.0) (289.0:380.0:380.0))
      (IOPATH S[2] CO[3] (286.0:376.0:376.0) (286.0:376.0:376.0))
      (IOPATH S[1] CO[3] (401.0:528.0:528.0) (401.0:528.0:528.0))
      (IOPATH S[0] CO[3] (386.0:508.0:508.0) (386.0:508.0:508.0))
      (IOPATH DI[3] CO[3] (310.0:385.0:385.0) (310.0:385.0:385.0))
      (IOPATH DI[2] CO[3] (321.0:398.0:398.0) (321.0:398.0:398.0))
      (IOPATH DI[1] CO[3] (409.0:507.0:507.0) (409.0:507.0:507.0))
      (IOPATH DI[0] CO[3] (424.0:526.0:526.0) (424.0:526.0:526.0))
      (IOPATH CYINIT CO[3] (467.0:580.0:580.0) (467.0:580.0:580.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[10\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[11\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[12\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[12\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (150.0:223.0:223.0) (150.0:223.0:223.0))
      (IOPATH S[0] O[0] (170.0:223.0:223.0) (170.0:223.0:223.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (150.0:223.0:223.0) (150.0:223.0:223.0))
      (IOPATH S[0] O[0] (170.0:223.0:223.0) (170.0:223.0:223.0))
      (IOPATH S[1] O[1] (156.0:205.0:205.0) (156.0:205.0:205.0))
      (IOPATH S[0] O[1] (304.0:400.0:400.0) (304.0:400.0:400.0))
      (IOPATH CI O[1] (269.0:334.0:334.0) (269.0:334.0:334.0))
      (IOPATH DI[0] O[1] (328.0:407.0:407.0) (328.0:407.0:407.0))
      (IOPATH S[2] O[2] (171.0:226.0:226.0) (171.0:226.0:226.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (398.0:523.0:523.0) (398.0:523.0:523.0))
      (IOPATH DI[1] O[2] (431.0:537.0:537.0) (431.0:537.0:537.0))
      (IOPATH DI[0] O[2] (448.0:556.0:556.0) (448.0:556.0:556.0))
      (IOPATH CI O[2] (192.0:239.0:239.0) (192.0:239.0:239.0))
      (IOPATH S[3] O[3] (172.0:227.0:227.0) (172.0:227.0:227.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (470.0:618.0:618.0) (470.0:618.0:618.0))
      (IOPATH S[0] O[3] (442.0:582.0:582.0) (442.0:582.0:582.0))
      (IOPATH DI[2] O[3] (353.0:439.0:439.0) (353.0:439.0:439.0))
      (IOPATH DI[1] O[3] (481.0:596.0:596.0) (481.0:596.0:596.0))
      (IOPATH DI[0] O[3] (496.0:615.0:615.0) (496.0:615.0:615.0))
      (IOPATH CI O[3] (250.0:313.0:313.0) (250.0:313.0:313.0))
      (IOPATH S[3] CO[3] (289.0:380.0:380.0) (289.0:380.0:380.0))
      (IOPATH S[2] CO[3] (286.0:376.0:376.0) (286.0:376.0:376.0))
      (IOPATH S[1] CO[3] (401.0:528.0:528.0) (401.0:528.0:528.0))
      (IOPATH S[0] CO[3] (386.0:508.0:508.0) (386.0:508.0:508.0))
      (IOPATH DI[3] CO[3] (310.0:385.0:385.0) (310.0:385.0:385.0))
      (IOPATH DI[2] CO[3] (321.0:398.0:398.0) (321.0:398.0:398.0))
      (IOPATH DI[1] CO[3] (409.0:507.0:507.0) (409.0:507.0:507.0))
      (IOPATH DI[0] CO[3] (424.0:526.0:526.0) (424.0:526.0:526.0))
      (IOPATH CI CO[3] (92.0:114.0:114.0) (92.0:114.0:114.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (150.0:223.0:223.0) (150.0:223.0:223.0))
      (IOPATH S[0] O[0] (170.0:223.0:223.0) (170.0:223.0:223.0))
      (IOPATH S[1] O[1] (156.0:205.0:205.0) (156.0:205.0:205.0))
      (IOPATH S[0] O[1] (304.0:400.0:400.0) (304.0:400.0:400.0))
      (IOPATH CI O[1] (269.0:334.0:334.0) (269.0:334.0:334.0))
      (IOPATH DI[0] O[1] (328.0:407.0:407.0) (328.0:407.0:407.0))
      (IOPATH S[2] O[2] (171.0:226.0:226.0) (171.0:226.0:226.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (398.0:523.0:523.0) (398.0:523.0:523.0))
      (IOPATH DI[1] O[2] (431.0:537.0:537.0) (431.0:537.0:537.0))
      (IOPATH DI[0] O[2] (448.0:556.0:556.0) (448.0:556.0:556.0))
      (IOPATH CI O[2] (192.0:239.0:239.0) (192.0:239.0:239.0))
      (IOPATH S[3] O[3] (172.0:227.0:227.0) (172.0:227.0:227.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (470.0:618.0:618.0) (470.0:618.0:618.0))
      (IOPATH S[0] O[3] (442.0:582.0:582.0) (442.0:582.0:582.0))
      (IOPATH DI[2] O[3] (353.0:439.0:439.0) (353.0:439.0:439.0))
      (IOPATH DI[1] O[3] (481.0:596.0:596.0) (481.0:596.0:596.0))
      (IOPATH DI[0] O[3] (496.0:615.0:615.0) (496.0:615.0:615.0))
      (IOPATH CI O[3] (250.0:313.0:313.0) (250.0:313.0:313.0))
      (IOPATH S[3] CO[3] (289.0:380.0:380.0) (289.0:380.0:380.0))
      (IOPATH S[2] CO[3] (286.0:376.0:376.0) (286.0:376.0:376.0))
      (IOPATH S[1] CO[3] (401.0:528.0:528.0) (401.0:528.0:528.0))
      (IOPATH S[0] CO[3] (386.0:508.0:508.0) (386.0:508.0:508.0))
      (IOPATH DI[3] CO[3] (310.0:385.0:385.0) (310.0:385.0:385.0))
      (IOPATH DI[2] CO[3] (321.0:398.0:398.0) (321.0:398.0:398.0))
      (IOPATH DI[1] CO[3] (409.0:507.0:507.0) (409.0:507.0:507.0))
      (IOPATH DI[0] CO[3] (424.0:526.0:526.0) (424.0:526.0:526.0))
      (IOPATH CI CO[3] (92.0:114.0:114.0) (92.0:114.0:114.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_0/U0/cnt_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_i_6)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (120.0:149.0:149.0) (120.0:149.0:149.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/clock_div_1/U0/clk_div_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[1\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I2 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH I1 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[9\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[9\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/clock_div_1/U0/cnt\[9\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (648.0:804.0:804.0))
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (314.0:389.0:389.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/clock_div_1/U0/cnt_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (648.0:804.0:804.0))
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (314.0:389.0:389.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/latch_0/U0/data_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I3 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (648.0:804.0:804.0))
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (314.0:389.0:389.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/cnt_temp_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/prescaler_0/U0/out_temp)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/prescaler_0/U0/out_temp_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE Master_i/shift_register_gener_0/U0/carry_out_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (negedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (negedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (negedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (negedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (negedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (negedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[0\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[1\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[2\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[3\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[4\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[5\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[6\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/shift_register_gener_0/U0/register_data_reg\[7\]_C)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/cnt_bit_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE Master_i/tx_mod_0/U0/count\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/tx_mod_0/U0/count\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (95.0:118.0:118.0) (95.0:118.0:118.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE Master_i/tx_mod_0/U0/count\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/count\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE Master_i/tx_mod_0/U0/count\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/count_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/count_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (616.0:764.0:764.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/count_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (662.0:821.0:821.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (RECREM (negedge CLR) (posedge C) (326.0:404.0:404.0) (-248.0:-248.0:-248.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
    )
)
(CELL 
  (CELLTYPE "FDCE")
  (INSTANCE Master_i/tx_mod_0/U0/count_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (689.0:855.0:855.0))
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (RECREM (negedge CLR) (posedge C) (279.0:347.0:347.0) (-232.0:-232.0:-232.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
    )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[0\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data\[9\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (120.0:149.0:149.0) (120.0:149.0:149.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (476.0:591.0:591.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (445.0:552.0:552.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (476.0:591.0:591.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (445.0:552.0:552.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (476.0:591.0:591.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (445.0:552.0:552.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (476.0:591.0:591.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (445.0:552.0:552.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (476.0:591.0:591.0))
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
    )
)
(CELL 
  (CELLTYPE "FDPE")
  (INSTANCE Master_i/tx_mod_0/U0/reg_data_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge PRE) Q (445.0:552.0:552.0))
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (RECREM (negedge PRE) (posedge C) (288.0:358.0:358.0) (-248.0:-248.0:-248.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE Master_i/tx_mod_0/U0/xmitmt_INST_0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE SCLK_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3369.7:3572.3:3572.3) (3369.7:3572.3:3572.3))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE clk_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1380.4:1450.7:1450.7) (1380.4:1450.7:1450.7))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE rst_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1393.0:1463.4:1463.4) (1393.0:1463.4:1463.4))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE sout_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3439.2:3642.6:3642.6) (3439.2:3642.6:3642.6))
    )
  )
)
(CELL 
    (CELLTYPE "Master_wrapper")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
      (INTERCONNECT MISO_IBUF_inst/O Master_i/shift_register_gener_0/U0/register_data_reg\[0\]_C/D (933.9:1100.9:1100.9) (933.9:1100.9:1100.9))
      (INTERCONNECT Master_i/AND_gate_1/C_INST_0/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I0 (551.9:675.9:675.9) (551.9:675.9:675.9))
      (INTERCONNECT Master_i/AND_gate_1/C_INST_0/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I2 (552.9:677.9:677.9) (552.9:677.9:677.9))
      (INTERCONNECT Master_i/NOT_gate_1/B_INST_0/O SCLK_OBUF_inst/I (1773.3:2061.3:2061.3) (1773.3:2061.3:2061.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_i_1/O Master_i/clock_div_0/U0/clk_div_reg/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_i_2/O Master_i/clock_div_0/U0/clk_div_i_1/I1 (129.3:154.3:154.3) (129.3:154.3:154.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_i_3/O Master_i/clock_div_0/U0/clk_div_i_1/I4 (652.0:797.0:797.0) (652.0:797.0:797.0))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/NOT_gate_1/B_INST_0/I0 (1398.2:1666.2:1666.2) (1398.2:1666.2:1666.2))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/C (678.8:790.8:790.8) (678.8:790.8:790.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/C (678.8:790.8:790.8) (678.8:790.8:790.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/C (711.8:830.8:830.8) (711.8:830.8:830.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/C (711.8:830.8:830.8) (711.8:830.8:830.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/C (711.8:830.8:830.8) (711.8:830.8:830.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/C (711.8:830.8:830.8) (711.8:830.8:830.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/prescaler_0/U0/out_temp_reg/C (711.8:830.8:830.8) (711.8:830.8:830.8))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/carry_out_reg/C (523.0:612.0:612.0) (523.0:612.0:612.0))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[0\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[1\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[2\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[3\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[4\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[5\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[6\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/shift_register_gener_0/U0/register_data_reg\[7\]_C/C (533.3:622.3:622.3) (533.3:622.3:622.3))
      (INTERCONNECT Master_i/clock_div_0/U0/clk_div_reg/Q Master_i/clock_div_0/U0/clk_div_i_1/I5 (427.4:517.4:517.4) (427.4:517.4:517.4))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt\[0\]_i_2/O Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/S[0] (19.0:24.0:24.0) (19.0:24.0:24.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]/Q Master_i/clock_div_0/U0/cnt\[0\]_i_2/I0 (431.7:521.7:521.7) (431.7:521.7:521.7))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]/Q Master_i/clock_div_0/U0/clk_div_i_1/I2 (349.9:417.9:417.9) (349.9:417.9:417.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/CO[3] Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/O[3] Master_i/clock_div_0/U0/cnt_reg\[3\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/O[2] Master_i/clock_div_0/U0/cnt_reg\[2\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/O[1] Master_i/clock_div_0/U0/cnt_reg\[1\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/O[0] Master_i/clock_div_0/U0/cnt_reg\[0\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[10\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I1 (142.2:166.2:166.2) (142.2:166.2:166.2))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[10\]/Q Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/S[2] (629.3:747.3:747.3) (629.3:747.3:747.3))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[11\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I4 (920.9:1107.9:1107.9) (920.9:1107.9:1107.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[11\]/Q Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/S[3] (641.3:759.3:759.3) (641.3:759.3:759.3))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[12\]/Q Master_i/clock_div_0/U0/clk_div_i_1/I0 (629.4:756.4:756.4) (629.4:756.4:756.4))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[12\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I5 (552.1:667.1:667.1) (552.1:667.1:667.1))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[12\]/Q Master_i/clock_div_0/U0/cnt_reg\[12\]_i_1/S[0] (559.8:667.8:667.8) (559.8:667.8:667.8))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[12\]_i_1/O[0] Master_i/clock_div_0/U0/cnt_reg\[12\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[1\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I2 (256.9:303.9:303.9) (256.9:303.9:303.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[1\]/Q Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/S[1] (583.0:697.0:697.0) (583.0:697.0:697.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[2\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I3 (674.2:821.2:821.2) (674.2:821.2:821.2))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[2\]/Q Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/S[2] (630.3:748.3:748.3) (630.3:748.3:748.3))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[3\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I0 (539.9:654.9:654.9) (539.9:654.9:654.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[3\]/Q Master_i/clock_div_0/U0/cnt_reg\[0\]_i_1/S[3] (585.0:700.0:700.0) (585.0:700.0:700.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I1 (350.9:419.9:419.9) (350.9:419.9:419.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]/Q Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/S[0] (641.4:760.4:760.4) (641.4:760.4:760.4))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/CO[3] Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/O[3] Master_i/clock_div_0/U0/cnt_reg\[7\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/O[2] Master_i/clock_div_0/U0/cnt_reg\[6\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/O[1] Master_i/clock_div_0/U0/cnt_reg\[5\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/O[0] Master_i/clock_div_0/U0/cnt_reg\[4\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[5\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I5 (864.0:1048.0:1048.0) (864.0:1048.0:1048.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[5\]/Q Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/S[1] (582.3:696.3:696.3) (582.3:696.3:696.3))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[6\]/Q Master_i/clock_div_0/U0/clk_div_i_2/I4 (365.9:443.9:443.9) (365.9:443.9:443.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[6\]/Q Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/S[2] (424.6:507.6:507.6) (424.6:507.6:507.6))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[7\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I2 (675.1:823.1:823.1) (675.1:823.1:823.1))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[7\]/Q Master_i/clock_div_0/U0/cnt_reg\[4\]_i_1/S[3] (643.5:761.5:761.5) (643.5:761.5:761.5))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I3 (233.9:280.9:280.9) (233.9:280.9:280.9))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]/Q Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/S[0] (627.2:750.2:750.2) (627.2:750.2:750.2))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/CO[3] Master_i/clock_div_0/U0/cnt_reg\[12\]_i_1/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/O[3] Master_i/clock_div_0/U0/cnt_reg\[11\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/O[2] Master_i/clock_div_0/U0/cnt_reg\[10\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/O[1] Master_i/clock_div_0/U0/cnt_reg\[9\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/O[0] Master_i/clock_div_0/U0/cnt_reg\[8\]/D (62.0:76.0:76.0) (62.0:76.0:76.0))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[9\]/Q Master_i/clock_div_0/U0/clk_div_i_3/I0 (365.8:443.8:443.8) (365.8:443.8:443.8))
      (INTERCONNECT Master_i/clock_div_0/U0/cnt_reg\[9\]/Q Master_i/clock_div_0/U0/cnt_reg\[8\]_i_1/S[1] (582.0:696.0:696.0) (582.0:696.0:696.0))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_1/O Master_i/clock_div_1/U0/clk_div_reg/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/clk_div_i_1/I1 (893.1:1080.1:1080.1) (893.1:1080.1:1080.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/cnt\[5\]_i_1/I1 (843.3:1028.3:1028.3) (843.3:1028.3:1028.3))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/cnt\[6\]_i_1/I1 (660.6:792.6:792.6) (660.6:792.6:792.6))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/cnt\[9\]_i_2/I1 (660.6:792.6:792.6) (660.6:792.6:792.6))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/clk_div_i_4/I2 (863.6:1050.6:1050.6) (863.6:1050.6:1050.6))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_2/O Master_i/clock_div_1/U0/cnt\[7\]_i_1/I2 (446.3:535.3:535.3) (446.3:535.3:535.3))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_3/O Master_i/clock_div_1/U0/clk_div_i_1/I2 (245.4:292.4:292.4) (245.4:292.4:292.4))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_4/O Master_i/clock_div_1/U0/clk_div_i_1/I5 (541.9:666.9:666.9) (541.9:666.9:666.9))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_5/O Master_i/clock_div_1/U0/clk_div_i_3/I4 (216.9:262.9:262.9) (216.9:262.9:262.9))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_6/O Master_i/clock_div_1/U0/clk_div_i_4/I0 (527.8:637.8:637.8) (527.8:637.8:637.8))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_i_6/O Master_i/clock_div_1/U0/clk_div_i_3/I5 (311.7:375.7:375.7) (311.7:375.7:375.7))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/C (1061.7:1239.7:1239.7) (1061.7:1239.7:1239.7))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/C (778.8:912.8:912.8) (778.8:912.8:912.8))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/C (1061.7:1239.7:1239.7) (1061.7:1239.7:1239.7))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/count_reg\[0\]/C (561.5:650.5:650.5) (561.5:650.5:650.5))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/count_reg\[1\]/C (561.5:650.5:650.5) (561.5:650.5:650.5))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/count_reg\[2\]/C (561.5:650.5:650.5) (561.5:650.5:650.5))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/count_reg\[3\]/C (594.5:690.5:690.5) (594.5:690.5:690.5))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[0\]/C (918.4:1076.4:1076.4) (918.4:1076.4:1076.4))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[1\]/C (918.4:1076.4:1076.4) (918.4:1076.4:1076.4))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[2\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[3\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[4\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[5\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[6\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[7\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[8\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/tx_mod_0/U0/reg_data_reg\[9\]/C (1206.1:1407.1:1407.1) (1206.1:1407.1:1407.1))
      (INTERCONNECT Master_i/clock_div_1/U0/clk_div_reg/Q Master_i/clock_div_1/U0/clk_div_i_1/I0 (545.2:667.2:667.2) (545.2:667.2:667.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[0\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[0\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[1\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[1\]_i_2/O Master_i/clock_div_1/U0/cnt\[0\]_i_1/I5 (271.2:320.2:320.2) (271.2:320.2:320.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[1\]_i_2/O Master_i/clock_div_1/U0/cnt\[1\]_i_1/I5 (274.2:324.2:324.2) (274.2:324.2:324.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[1\]_i_2/O Master_i/clock_div_1/U0/cnt\[9\]_i_3/I5 (268.2:330.2:330.2) (268.2:330.2:330.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[2\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[2\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[3\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[3\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[4\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[4\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[5\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[5\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[6\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[6\]/D (74.0:91.0:91.0) (74.0:91.0:91.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[7\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[7\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[8\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[8\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_1/O Master_i/clock_div_1/U0/cnt_reg\[9\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_2/O Master_i/clock_div_1/U0/cnt\[8\]_i_1/I2 (479.3:582.3:582.3) (479.3:582.3:582.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_2/O Master_i/clock_div_1/U0/cnt\[9\]_i_1/I2 (479.3:582.3:582.3) (479.3:582.3:582.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_3/O Master_i/clock_div_1/U0/cnt\[2\]_i_1/I0 (691.1:841.1:841.1) (691.1:841.1:841.1))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_3/O Master_i/clock_div_1/U0/cnt\[3\]_i_1/I0 (691.1:841.1:841.1) (691.1:841.1:841.1))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_3/O Master_i/clock_div_1/U0/cnt\[5\]_i_1/I0 (560.1:678.1:678.1) (560.1:678.1:678.1))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_3/O Master_i/clock_div_1/U0/cnt\[8\]_i_1/I0 (557.1:682.1:682.1) (557.1:682.1:682.1))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt\[9\]_i_3/O Master_i/clock_div_1/U0/cnt\[9\]_i_1/I4 (557.1:682.1:682.1) (557.1:682.1:682.1))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[0\]_i_1/I0 (567.2:689.2:689.2) (567.2:689.2:689.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_1/I0 (561.7:675.7:675.7) (561.7:675.7:675.7))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_3/I0 (452.2:703.2:703.2) (452.2:703.2:703.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/clk_div_i_2/I1 (840.0:1014.0:1014.0) (840.0:1014.0:1014.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[2\]_i_1/I2 (826.0:996.0:996.0) (826.0:996.0:996.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[3\]_i_1/I2 (826.0:996.0:996.0) (826.0:996.0:996.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[0\]/Q Master_i/clock_div_1/U0/cnt\[4\]_i_1/I2 (840.0:1014.0:1014.0) (840.0:1014.0:1014.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[2\]_i_1/I1 (678.6:815.6:815.6) (678.6:815.6:815.6))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/clk_div_i_2/I2 (495.2:589.2:589.2) (495.2:589.2:589.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[3\]_i_1/I3 (678.6:815.6:815.6) (678.6:815.6:815.6))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[4\]_i_1/I3 (495.2:589.2:589.2) (495.2:589.2:589.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[0\]_i_1/I4 (572.4:690.4:690.4) (572.4:690.4:690.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_1/I4 (449.4:545.4:545.4) (449.4:545.4:545.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[1\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_3/I4 (484.4:699.4:699.4) (484.4:699.4:699.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/clk_div_i_2/I0 (511.4:617.4:617.4) (511.4:617.4:617.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[3\]_i_1/I1 (449.4:545.4:545.4) (449.4:545.4:545.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[4\]_i_1/I1 (511.4:617.4:617.4) (511.4:617.4:617.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[0\]_i_1/I3 (705.5:853.5:853.5) (705.5:853.5:853.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_1/I3 (387.5:458.5:458.5) (387.5:458.5:458.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[2\]_i_1/I3 (449.4:545.4:545.4) (449.4:545.4:545.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[2\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_3/I3 (590.5:872.5:872.5) (590.5:872.5:872.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/clk_div_i_3/I0 (884.8:1063.8:1063.8) (884.8:1063.8:1063.8))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_2/I2 (517.3:715.3:715.3) (517.3:715.3:715.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[5\]_i_1/I2 (583.3:698.3:698.3) (583.3:698.3:698.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[6\]_i_1/I2 (884.8:1063.8:1063.8) (884.8:1063.8:1063.8))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_2/I2 (884.8:1063.8:1063.8) (884.8:1063.8:1063.8))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/clk_div_i_4/I3 (681.4:814.4:814.4) (681.4:814.4:814.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[7\]_i_1/I3 (610.8:724.8:724.8) (610.8:724.8:724.8))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[3\]_i_1/I4 (578.2:683.2:683.2) (578.2:683.2:683.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[3\]/Q Master_i/clock_div_1/U0/cnt\[4\]_i_1/I4 (1007.3:1210.3:1210.3) (1007.3:1210.3:1210.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[4\]_i_1/I0 (449.4:545.4:545.4) (449.4:545.4:545.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/clk_div_i_3/I1 (806.6:974.6:974.6) (806.6:974.6:974.6))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/clk_div_i_4/I1 (696.7:834.7:834.7) (696.7:834.7:834.7))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_2/I1 (600.5:882.5:882.5) (600.5:882.5:882.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[5\]_i_1/I3 (715.5:863.5:863.5) (715.5:863.5:863.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[6\]_i_1/I3 (618.6:741.6:741.6) (618.6:741.6:741.6))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_2/I3 (618.6:741.6:741.6) (618.6:741.6:741.6))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[4\]/Q Master_i/clock_div_1/U0/cnt\[7\]_i_1/I4 (593.5:712.5:712.5) (593.5:712.5:712.5))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/clk_div_i_5/I0 (627.2:750.2:750.2) (627.2:750.2:750.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_2/I0 (453.3:704.3:704.3) (453.3:704.3:704.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/clk_div_i_4/I4 (275.3:321.3:321.3) (275.3:321.3:321.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/cnt\[5\]_i_1/I4 (340.2:397.2:397.2) (340.2:397.2:397.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/cnt\[6\]_i_1/I4 (814.2:982.2:982.2) (814.2:982.2:982.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_2/I4 (814.2:982.2:982.2) (814.2:982.2:982.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[5\]/Q Master_i/clock_div_1/U0/cnt\[7\]_i_1/I5 (572.2:685.2:685.2) (572.2:685.2:685.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[6\]_i_1/I0 (427.4:517.4:517.4) (427.4:517.4:517.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_2/I0 (427.4:517.4:517.4) (427.4:517.4:517.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/clk_div_i_5/I1 (806.3:962.3:962.3) (806.3:962.3:962.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[7\]_i_1/I1 (690.3:836.3:836.3) (690.3:836.3:836.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_3/I1 (487.3:620.3:620.3) (487.3:620.3:620.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[0\]_i_1/I2 (522.3:616.3:616.3) (522.3:616.3:616.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_1/I2 (843.3:1014.3:1014.3) (843.3:1014.3:1014.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[6\]/Q Master_i/clock_div_1/U0/clk_div_i_4/I5 (687.4:835.4:835.4) (687.4:835.4:835.4))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[7\]/Q Master_i/clock_div_1/U0/clk_div_i_6/I0 (800.2:967.2:967.2) (800.2:967.2:967.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[7\]/Q Master_i/clock_div_1/U0/cnt\[7\]_i_1/I0 (566.3:688.3:688.3) (566.3:688.3:688.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[7\]/Q Master_i/clock_div_1/U0/cnt\[8\]_i_1/I1 (387.3:460.3:460.3) (387.3:460.3:460.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[7\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_1/I1 (387.3:460.3:460.3) (387.3:460.3:460.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[7\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_2/I3 (527.8:750.8:750.8) (527.8:750.8:750.8))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_1/I0 (565.2:687.2:687.2) (565.2:687.2:687.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/clk_div_i_6/I1 (691.3:837.3:837.3) (691.3:837.3:837.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/cnt\[0\]_i_1/I1 (571.2:684.2:684.2) (571.2:684.2:684.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_1/I1 (572.2:695.2:695.2) (572.2:695.2:695.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_3/I2 (505.2:701.2:701.2) (505.2:701.2:701.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[8\]/Q Master_i/clock_div_1/U0/cnt\[8\]_i_1/I3 (565.2:687.2:687.2) (565.2:687.2:687.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[9\]/Q Master_i/clock_div_1/U0/clk_div_i_3/I3 (637.2:771.2:771.2) (637.2:771.2:771.2))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[9\]/Q Master_i/clock_div_1/U0/cnt\[9\]_i_1/I3 (704.3:858.3:858.3) (704.3:858.3:858.3))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[9\]/Q Master_i/clock_div_1/U0/clk_div_i_1/I4 (892.0:1073.0:1073.0) (892.0:1073.0:1073.0))
      (INTERCONNECT Master_i/clock_div_1/U0/cnt_reg\[9\]/Q Master_i/clock_div_1/U0/cnt\[1\]_i_2/I4 (783.0:946.0:946.0) (783.0:946.0:946.0))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[2\]_i_1/I1 (516.2:627.2:627.2) (516.2:627.2:627.2))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[1\]/Q Master_i/tx_mod_0/U0/reg_data\[3\]_i_1/I1 (466.2:566.2:566.2) (466.2:566.2:566.2))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[2\]/Q Master_i/tx_mod_0/U0/reg_data\[4\]_i_1/I1 (645.2:788.2:788.2) (645.2:788.2:788.2))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[3\]/Q Master_i/tx_mod_0/U0/reg_data\[5\]_i_1/I1 (450.0:541.0:541.0) (450.0:541.0:541.0))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[4\]/Q Master_i/tx_mod_0/U0/reg_data\[6\]_i_1/I1 (470.6:570.6:570.6) (470.6:570.6:570.6))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[5\]/Q Master_i/tx_mod_0/U0/reg_data\[7\]_i_1/I1 (611.2:745.2:745.2) (611.2:745.2:745.2))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[6\]/Q Master_i/tx_mod_0/U0/reg_data\[8\]_i_1/I1 (801.6:980.6:980.6) (801.6:980.6:980.6))
      (INTERCONNECT Master_i/latch_0/U0/data_reg\[7\]/Q Master_i/tx_mod_0/U0/reg_data\[9\]_i_1/I0 (791.8:968.8:968.8) (791.8:968.8:968.8))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[0\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[1\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[2\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/O Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[0\]_i_1/I0 (447.5:537.5:537.5) (447.5:537.5:537.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[1\]_i_1/I1 (447.5:537.5:537.5) (447.5:537.5:537.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[2\]_i_1/I2 (271.5:319.5:319.5) (271.5:319.5:319.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/I4 (271.5:319.5:319.5) (271.5:319.5:319.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/out_temp/I4 (474.5:733.5:733.5) (474.5:733.5:733.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I5 (589.5:714.5:714.5) (589.5:714.5:714.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I5 (280.5:330.5:330.5) (280.5:330.5:330.5))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/cnt_temp\[1\]_i_1/I0 (1040.8:1258.8:1258.8) (1040.8:1258.8:1258.8))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/cnt_temp\[2\]_i_1/I0 (901.3:1093.3:1093.3) (901.3:1093.3:1093.3))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I0 (580.3:695.3:695.3) (580.3:695.3:695.3))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/I0 (901.3:1093.3:1093.3) (901.3:1093.3:1093.3))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I0 (893.3:1083.3:1083.3) (893.3:1083.3:1083.3))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/Q Master_i/prescaler_0/U0/out_temp/I5 (545.3:699.3:699.3) (545.3:699.3:699.3))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/Q Master_i/prescaler_0/U0/cnt_temp\[2\]_i_1/I1 (447.1:543.1:543.1) (447.1:543.1:543.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/Q Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/I3 (447.1:543.1:543.1) (447.1:543.1:543.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/Q Master_i/prescaler_0/U0/out_temp/I3 (324.1:394.1:394.1) (324.1:394.1:394.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I4 (327.1:384.1:384.1) (327.1:384.1:384.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I4 (445.1:541.1:541.1) (445.1:541.1:541.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/Q Master_i/prescaler_0/U0/out_temp/I1 (440.1:691.1:691.1) (440.1:691.1:691.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/Q Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/I2 (561.1:675.1:675.1) (561.1:675.1:675.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I3 (555.1:677.1:677.1) (555.1:677.1:677.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I3 (559.1:672.1:672.1) (559.1:672.1:672.1))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/Q Master_i/prescaler_0/U0/out_temp/I0 (484.8:682.8:682.8) (484.8:682.8:682.8))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I1 (550.8:665.8:665.8) (550.8:665.8:665.8))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/Q Master_i/prescaler_0/U0/cnt_temp\[4\]_i_1/I1 (880.2:1067.2:1067.2) (880.2:1067.2:1067.2))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I1 (319.8:378.8:378.8) (319.8:378.8:378.8))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/Q Master_i/prescaler_0/U0/cnt_temp\[3\]_i_1/I2 (603.0:729.0:729.0) (603.0:729.0:729.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/Q Master_i/prescaler_0/U0/cnt_temp\[5\]_i_1/I2 (542.0:664.0:664.0) (542.0:664.0:664.0))
      (INTERCONNECT Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/Q Master_i/prescaler_0/U0/out_temp/I2 (515.0:738.0:738.0) (515.0:738.0:738.0))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp/O Master_i/prescaler_0/U0/out_temp_reg/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/AND_gate_1/C_INST_0/I0 (789.4:959.4:959.4) (789.4:959.4:959.4))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[0\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[1\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[2\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[3\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[4\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[5\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[6\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/prescaler_0/U0/out_temp_reg/Q Master_i/latch_0/U0/data_reg\[7\]/C (707.7:835.7:835.7) (707.7:835.7:835.7))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/carry_out_reg/Q MOSI_OBUF_inst/I (1440.3:1666.3:1666.3) (1440.3:1666.3:1666.3))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[0\]_C/Q Master_i/latch_0/U0/data_reg\[0\]/D (809.1:972.1:972.1) (809.1:972.1:972.1))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[0\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[1\]_C/D (442.1:533.1:533.1) (442.1:533.1:533.1))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[1\]_C/Q Master_i/latch_0/U0/data_reg\[1\]/D (751.0:871.0:871.0) (751.0:871.0:871.0))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[1\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[2\]_C/D (900.5:1049.5:1049.5) (900.5:1049.5:1049.5))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[2\]_C/Q Master_i/latch_0/U0/data_reg\[2\]/D (921.8:1105.8:1105.8) (921.8:1105.8:1105.8))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[2\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[3\]_C/D (679.1:816.1:816.1) (679.1:816.1:816.1))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[3\]_C/Q Master_i/latch_0/U0/data_reg\[3\]/D (489.6:603.6:603.6) (489.6:603.6:603.6))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[3\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[4\]_C/D (556.0:668.0:668.0) (556.0:668.0:668.0))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[4\]_C/Q Master_i/latch_0/U0/data_reg\[4\]/D (886.0:1040.0:1040.0) (886.0:1040.0:1040.0))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[4\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[5\]_C/D (1196.7:1410.7:1410.7) (1196.7:1410.7:1410.7))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[5\]_C/Q Master_i/latch_0/U0/data_reg\[5\]/D (609.0:738.0:738.0) (609.0:738.0:738.0))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[5\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[6\]_C/D (622.4:752.4:752.4) (622.4:752.4:752.4))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[6\]_C/Q Master_i/latch_0/U0/data_reg\[6\]/D (715.9:862.9:862.9) (715.9:862.9:862.9))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[6\]_C/Q Master_i/shift_register_gener_0/U0/register_data_reg\[7\]_C/D (883.4:1035.4:1035.4) (883.4:1035.4:1035.4))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[7\]_C/Q Master_i/latch_0/U0/data_reg\[7\]/D (748.5:905.5:905.5) (748.5:905.5:905.5))
      (INTERCONNECT Master_i/shift_register_gener_0/U0/register_data_reg\[7\]_C/Q Master_i/shift_register_gener_0/U0/carry_out_reg/D (594.3:722.3:722.3) (594.3:722.3:722.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I2 (668.8:813.8:813.8) (668.8:813.8:813.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I1 (681.2:824.2:824.2) (681.2:824.2:824.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I3 (268.6:316.6:316.6) (268.6:316.6:316.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/O Master_i/tx_mod_0/U0/count\[3\]_i_2/I4 (840.1:1019.1:1019.1) (840.1:1019.1:1019.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/O Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I5 (365.2:433.2:433.2) (365.2:433.2:433.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I0 (566.9:655.9:655.9) (566.9:655.9:655.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[0\]_i_1/I0 (589.5:691.5:691.5) (589.5:691.5:691.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[1\]_i_1/I0 (589.5:691.5:691.5) (589.5:691.5:691.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1/I0 (579.3:680.3:680.3) (579.3:680.3:680.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/I0 (579.3:680.3:680.3) (579.3:680.3:680.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[0\]_i_1/I0 (412.8:478.8:478.8) (412.8:478.8:478.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[1\]_i_1/I0 (412.8:478.8:478.8) (412.8:478.8:478.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I0 (414.8:482.8:482.8) (414.8:482.8:482.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_2/I0 (558.8:659.8:659.8) (558.8:659.8:659.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[1\]_i_1/I0 (695.5:820.5:820.5) (695.5:820.5:820.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/xmitmt_INST_0/I0 (558.8:659.8:659.8) (558.8:659.8:659.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_1/I1 (722.1:866.1:866.1) (722.1:866.1:866.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[0\]_i_2/I1 (695.5:820.5:820.5) (695.5:820.5:820.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[9\]_i_1/I1 (736.9:869.9:869.9) (736.9:869.9:869.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/I2 (650.1:773.1:773.1) (650.1:773.1:773.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[2\]_i_1/I2 (871.6:1039.6:1039.6) (871.6:1039.6:1039.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[3\]_i_1/I2 (871.6:1039.6:1039.6) (871.6:1039.6:1039.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[4\]_i_1/I2 (577.4:678.4:678.4) (577.4:678.4:678.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[5\]_i_1/I2 (577.4:678.4:678.4) (577.4:678.4:678.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[6\]_i_1/I2 (987.3:1184.3:1184.3) (987.3:1184.3:1184.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[7\]_i_1/I2 (987.3:1184.3:1184.3) (987.3:1184.3:1184.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/reg_data\[8\]_i_1/I2 (736.9:869.9:869.9) (736.9:869.9:869.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I3 (371.1:427.1:427.1) (371.1:427.1:427.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I4 (369.1:424.1:424.1) (369.1:424.1:424.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/I0 (309.5:355.5:355.5) (309.5:355.5:355.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_1/I0 (717.6:865.6:865.6) (717.6:865.6:865.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/I0 (434.2:502.2:502.2) (434.2:502.2:502.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I1 (842.2:1008.2:1008.2) (842.2:1008.2:1008.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/xmitmt_INST_0/I1 (441.5:533.5:533.5) (441.5:533.5:533.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[0\]_i_1/I2 (574.6:687.6:687.6) (574.6:687.6:687.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[1\]_i_1/I2 (574.6:687.6:687.6) (574.6:687.6:687.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I2 (577.6:692.6:692.6) (577.6:692.6:692.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_2/I2 (441.5:533.5:533.5) (441.5:533.5:533.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I4 (438.5:528.5:528.5) (438.5:528.5:528.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I4 (663.2:786.2:786.2) (663.2:786.2:786.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/I1 (722.8:870.8:870.8) (722.8:870.8:870.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[0\]_i_1/I1 (561.2:661.2:661.2) (561.2:661.2:661.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[1\]_i_1/I1 (561.2:661.2:661.2) (561.2:661.2:661.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I1 (560.2:659.2:659.2) (560.2:659.2:659.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_2/I1 (426.0:497.0:497.0) (426.0:497.0:497.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/I1 (393.8:462.8:462.8) (393.8:462.8:462.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I2 (462.8:552.8:552.8) (462.8:552.8:552.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_1/I2 (336.2:382.2:382.2) (336.2:382.2:382.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I3 (465.8:557.8:557.8) (465.8:557.8:557.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I5 (562.0:665.0:665.0) (562.0:665.0:665.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[0\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[1\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/CE (469.0:568.0:568.0) (469.0:568.0:568.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/CE (469.0:568.0:568.0) (469.0:568.0:568.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/CE (469.0:568.0:568.0) (469.0:568.0:568.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_1/O Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/CE (469.0:568.0:568.0) (469.0:568.0:568.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/O Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/I0 (685.3:830.3:830.3) (685.3:830.3:830.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[0\]_i_1/I1 (442.8:532.8:532.8) (442.8:532.8:532.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[1\]_i_1/I2 (442.8:532.8:532.8) (442.8:532.8:532.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1/I2 (432.9:524.9:524.9) (432.9:524.9:524.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/I4 (432.9:524.9:524.9) (432.9:524.9:524.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/I1 (519.5:631.5:631.5) (519.5:631.5:631.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/Q Master_i/tx_mod_0/U0/cnt_bit\[1\]_i_1/I1 (525.0:628.0:628.0) (525.0:628.0:628.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/Q Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1/I3 (527.0:632.0:632.0) (527.0:632.0:632.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/I3 (527.0:632.0:632.0) (527.0:632.0:632.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/Q Master_i/tx_mod_0/U0/cnt_bit\[2\]_i_1/I1 (549.5:671.5:671.5) (549.5:671.5:671.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/I2 (717.0:872.0:872.0) (717.0:872.0:872.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/I2 (549.5:671.5:671.5) (549.5:671.5:671.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/Q Master_i/tx_mod_0/U0/cnt_bit\[3\]_i_2/I1 (703.6:861.6:861.6) (703.6:861.6:861.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/I4 (395.2:474.2:474.2) (395.2:474.2:474.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[0\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[1\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[2\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[3\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[0\]/CE (480.3:579.3:579.3) (480.3:579.3:579.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[3\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[1\]/CE (480.3:579.3:579.3) (480.3:579.3:579.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[3\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[2\]/CE (480.3:579.3:579.3) (480.3:579.3:579.3))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[3\]_i_1/O Master_i/tx_mod_0/U0/count_reg\[3\]/CE (636.6:765.6:765.6) (636.6:765.6:765.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/count\[3\]_i_2/O Master_i/tx_mod_0/U0/count_reg\[3\]/D (663.5:807.5:807.5) (663.5:807.5:807.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[0\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/I1 (353.2:422.2:422.2) (353.2:422.2:422.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[0\]_i_1/I3 (677.2:824.2:824.2) (677.2:824.2:824.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[1\]_i_1/I4 (677.2:824.2:824.2) (677.2:824.2:824.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[0\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I4 (678.2:826.2:826.2) (678.2:826.2:826.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[1\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/I0 (525.0:637.0:637.0) (525.0:637.0:637.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[1\]_i_1/I3 (865.4:1052.4:1052.4) (865.4:1052.4:1052.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[1\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I5 (300.0:358.0:358.0) (300.0:358.0:358.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[2\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_2/I2 (577.5:700.5:700.5) (577.5:700.5:700.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[2\]/Q Master_i/tx_mod_0/U0/count\[2\]_i_1/I3 (544.0:666.0:666.0) (544.0:666.0:666.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[3\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[0\]_i_1/I0 (515.0:614.0:614.0) (515.0:614.0:614.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[3\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_1/I1 (686.5:831.5:831.5) (686.5:831.5:831.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[3\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[1\]_i_2/I3 (558.2:671.2:671.2) (558.2:671.2:671.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[3\]/Q Master_i/tx_mod_0/U0/count\[3\]_i_2/I3 (685.5:830.5:830.5) (685.5:830.5:830.5))
      (INTERCONNECT Master_i/tx_mod_0/U0/count_reg\[3\]/Q Master_i/tx_mod_0/U0/FSM_sequential_current_state\[2\]_i_1/I5 (536.4:633.4:633.4) (536.4:633.4:633.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[0\]/CE (675.2:811.2:811.2) (675.2:811.2:811.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[1\]/CE (675.2:811.2:811.2) (675.2:811.2:811.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[2\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[3\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[4\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[5\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[6\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[7\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[8\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[9\]/CE (940.9:1121.9:1121.9) (940.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[0\]_i_2/O Master_i/tx_mod_0/U0/reg_data_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[1\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[2\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[2\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[3\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[3\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[4\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[4\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[5\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[5\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[6\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[6\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[7\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[7\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[8\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[8\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data\[9\]_i_1/O Master_i/tx_mod_0/U0/reg_data_reg\[9\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[0\]/Q sout_OBUF_inst/I (1461.8:1694.8:1694.8) (1461.8:1694.8:1694.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[1\]/Q Master_i/tx_mod_0/U0/reg_data\[0\]_i_2/I0 (673.8:821.8:821.8) (673.8:821.8:821.8))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[2\]/Q Master_i/tx_mod_0/U0/reg_data\[1\]_i_1/I1 (653.2:798.2:798.2) (653.2:798.2:798.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[3\]/Q Master_i/tx_mod_0/U0/reg_data\[2\]_i_1/I0 (518.6:628.6:628.6) (518.6:628.6:628.6))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[4\]/Q Master_i/tx_mod_0/U0/reg_data\[3\]_i_1/I0 (534.1:656.1:656.1) (534.1:656.1:656.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[5\]/Q Master_i/tx_mod_0/U0/reg_data\[4\]_i_1/I0 (927.9:1121.9:1121.9) (927.9:1121.9:1121.9))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[6\]/Q Master_i/tx_mod_0/U0/reg_data\[5\]_i_1/I0 (700.4:856.4:856.4) (700.4:856.4:856.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[7\]/Q Master_i/tx_mod_0/U0/reg_data\[6\]_i_1/I0 (685.2:842.2:842.2) (685.2:842.2:842.2))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[8\]/Q Master_i/tx_mod_0/U0/reg_data\[7\]_i_1/I0 (408.1:500.1:500.1) (408.1:500.1:500.1))
      (INTERCONNECT Master_i/tx_mod_0/U0/reg_data_reg\[9\]/Q Master_i/tx_mod_0/U0/reg_data\[8\]_i_1/I0 (518.4:629.4:629.4) (518.4:629.4:629.4))
      (INTERCONNECT Master_i/tx_mod_0/U0/xmitmt_INST_0/O Master_i/AND_gate_1/C_INST_0/I1 (682.2:830.2:830.2) (682.2:830.2:830.2))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/clk_div_reg/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[0\]/C (2331.1:2738.1:2738.1) (2331.1:2738.1:2738.1))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[10\]/C (2246.8:2642.8:2642.8) (2246.8:2642.8:2642.8))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[11\]/C (2246.8:2642.8:2642.8) (2246.8:2642.8:2642.8))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[12\]/C (1930.0:2271.0:2271.0) (1930.0:2271.0:2271.0))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[1\]/C (2331.1:2738.1:2738.1) (2331.1:2738.1:2738.1))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[2\]/C (2331.1:2738.1:2738.1) (2331.1:2738.1:2738.1))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[3\]/C (2331.1:2738.1:2738.1) (2331.1:2738.1:2738.1))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[4\]/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[5\]/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[6\]/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[7\]/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[8\]/C (2246.8:2642.8:2642.8) (2246.8:2642.8:2642.8))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[9\]/C (2246.8:2642.8:2642.8) (2246.8:2642.8:2642.8))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/clk_div_reg/C (2095.6:2459.6:2459.6) (2095.6:2459.6:2459.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[0\]/C (1987.9:2334.9:2334.9) (1987.9:2334.9:2334.9))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[1\]/C (1987.9:2334.9:2334.9) (1987.9:2334.9:2334.9))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[2\]/C (2115.6:2485.6:2485.6) (2115.6:2485.6:2485.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[3\]/C (2115.6:2485.6:2485.6) (2115.6:2485.6:2485.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[4\]/C (2643.4:3109.4:3109.4) (2643.4:3109.4:3109.4))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[5\]/C (2115.6:2485.6:2485.6) (2115.6:2485.6:2485.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[6\]/C (2246.8:2642.8:2642.8) (2246.8:2642.8:2642.8))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[7\]/C (2115.6:2485.6:2485.6) (2115.6:2485.6:2485.6))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[8\]/C (1987.9:2334.9:2334.9) (1987.9:2334.9:2334.9))
      (INTERCONNECT clk_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[9\]/C (1987.9:2334.9:2334.9) (1987.9:2334.9:2334.9))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[0\]/CLR (2534.4:2994.4:2994.4) (2534.4:2994.4:2994.4))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[10\]/CLR (2209.0:2618.0:2618.0) (2209.0:2618.0:2618.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[11\]/CLR (2209.0:2618.0:2618.0) (2209.0:2618.0:2618.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[12\]/CLR (2247.3:2661.3:2661.3) (2247.3:2661.3:2661.3))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[1\]/CLR (2534.4:2994.4:2994.4) (2534.4:2994.4:2994.4))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[2\]/CLR (2534.4:2994.4:2994.4) (2534.4:2994.4:2994.4))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[3\]/CLR (2534.4:2994.4:2994.4) (2534.4:2994.4:2994.4))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[4\]/CLR (2398.5:2835.5:2835.5) (2398.5:2835.5:2835.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[5\]/CLR (2398.5:2835.5:2835.5) (2398.5:2835.5:2835.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[6\]/CLR (2398.5:2835.5:2835.5) (2398.5:2835.5:2835.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[7\]/CLR (2398.5:2835.5:2835.5) (2398.5:2835.5:2835.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[8\]/CLR (2209.0:2618.0:2618.0) (2209.0:2618.0:2618.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/cnt_reg\[9\]/CLR (2209.0:2618.0:2618.0) (2209.0:2618.0:2618.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_0/U0/clk_div_i_1/I3 (2692.1:3202.1:3202.1) (2692.1:3202.1:3202.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[0\]/CLR (1982.0:2353.0:2353.0) (1982.0:2353.0:2353.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[1\]/CLR (1982.0:2353.0:2353.0) (1982.0:2353.0:2353.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[2\]/CLR (2109.7:2503.7:2503.7) (2109.7:2503.7:2503.7))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[3\]/CLR (2109.7:2503.7:2503.7) (2109.7:2503.7:2503.7))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[4\]/CLR (2247.4:2664.4:2664.4) (2247.4:2664.4:2664.4))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[5\]/CLR (2109.7:2503.7:2503.7) (2109.7:2503.7:2503.7))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[6\]/CLR (2204.7:2613.7:2613.7) (2204.7:2613.7:2613.7))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[7\]/CLR (2109.7:2503.7:2503.7) (2109.7:2503.7:2503.7))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[8\]/CLR (1982.0:2353.0:2353.0) (1982.0:2353.0:2353.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/cnt_reg\[9\]/CLR (1982.0:2353.0:2353.0) (1982.0:2353.0:2353.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/clk_div_i_3/I2 (2203.9:2622.9:2622.9) (2203.9:2622.9:2622.9))
      (INTERCONNECT rst_IBUF_inst/O Master_i/clock_div_1/U0/clk_div_i_1/I3 (1964.3:2330.3:2330.3) (1964.3:2330.3:2330.3))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[0\]/CLR (2363.0:2802.0:2802.0) (2363.0:2802.0:2802.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[1\]/CLR (2363.0:2802.0:2802.0) (2363.0:2802.0:2802.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[2\]/CLR (2366.0:2806.0:2806.0) (2366.0:2806.0:2806.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[3\]/CLR (2366.0:2806.0:2806.0) (2366.0:2806.0:2806.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[4\]/CLR (2366.0:2806.0:2806.0) (2366.0:2806.0:2806.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/cnt_temp_reg\[5\]/CLR (2366.0:2806.0:2806.0) (2366.0:2806.0:2806.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/prescaler_0/U0/out_temp_reg/CLR (2366.0:2806.0:2806.0) (2366.0:2806.0:2806.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[0\]/CLR (2530.0:2990.0:2990.0) (2530.0:2990.0:2990.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[1\]/CLR (2522.3:2985.3:2985.3) (2522.3:2985.3:2985.3))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/FSM_sequential_current_state_reg\[2\]/CLR (2530.0:2990.0:2990.0) (2530.0:2990.0:2990.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/cnt_bit_reg\[0\]/CLR (2491.5:2952.5:2952.5) (2491.5:2952.5:2952.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/cnt_bit_reg\[1\]/CLR (2491.5:2952.5:2952.5) (2491.5:2952.5:2952.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/cnt_bit_reg\[2\]/CLR (2491.5:2952.5:2952.5) (2491.5:2952.5:2952.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/cnt_bit_reg\[3\]/CLR (2491.5:2952.5:2952.5) (2491.5:2952.5:2952.5))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/count_reg\[0\]/CLR (2392.0:2832.0:2832.0) (2392.0:2832.0:2832.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/count_reg\[1\]/CLR (2392.0:2832.0:2832.0) (2392.0:2832.0:2832.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/count_reg\[2\]/CLR (2392.0:2832.0:2832.0) (2392.0:2832.0:2832.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/count_reg\[3\]/CLR (2395.0:2836.0:2836.0) (2395.0:2836.0:2836.0))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[0\]/PRE (2642.9:3125.9:3125.9) (2642.9:3125.9:3125.9))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[1\]/PRE (2642.9:3125.9:3125.9) (2642.9:3125.9:3125.9))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[2\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[3\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[4\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[5\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[6\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[7\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[8\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      (INTERCONNECT rst_IBUF_inst/O Master_i/tx_mod_0/U0/reg_data_reg\[9\]/PRE (2487.1:2948.1:2948.1) (2487.1:2948.1:2948.1))
      )
    )
)
)
