Loading plugins phase: Elapsed time ==> 0s.187ms
Initializing data phase: Elapsed time ==> 2s.828ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -d CY8C3445PVI-090 -s Z:\Engineering\peaberry\peaberry.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.453ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.187ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  peaberry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 peaberry.v -verilog
======================================================================

======================================================================
Compiling:  peaberry.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 peaberry.v -verilog
======================================================================

======================================================================
Compiling:  peaberry.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 28 13:24:40 2012


======================================================================
Compiling:  peaberry.v
Program  :   vpp
Options  :    -yv2 -q10 peaberry.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 28 13:24:40 2012

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'peaberry.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 274, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 274, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 275, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 275, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 276, col 62):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 276, col 89):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 277, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v (line 277, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  peaberry.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 28 13:24:40 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Engineering\peaberry\peaberry.cydsn\codegentemp\peaberry.ctl'.
Linking 'Z:\Engineering\peaberry\peaberry.cydsn\codegentemp\peaberry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  peaberry.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 -verilog peaberry.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 28 13:24:41 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Engineering\peaberry\peaberry.cydsn\codegentemp\peaberry.ctl'.
Linking 'Z:\Engineering\peaberry\peaberry.cydsn\codegentemp\peaberry.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_20\I2S_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:Net_767\
	Net_1392
	\I2C:Net_847\
	Net_1393
	\I2C:Net_875\
	Net_1762
	Net_1763
	Net_1761
	\Microphone:Net_482\
	\Microphone:Net_481\
	Net_1714
	Net_1715
	Net_1716
	Net_1717
	Net_1718
	Net_1719
	Net_1720


Deleted 17 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \USBFS:tmpOE__VBUS_net_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2C:Net_747\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2C:Net_748\ to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LRCK_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__BCK_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__DOUT_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SCL_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SDA_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing one to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2S:data_trunc\ to zero
Aliasing \I2S:tx_status_2\ to zero
Aliasing \I2S:tx_status_6\ to zero
Aliasing \I2S:tx_status_5\ to zero
Aliasing \I2S:tx_status_4\ to zero
Aliasing \I2S:tx_status_3\ to zero
Aliasing \I2S:tx_dp_addr_2\ to zero
Aliasing \I2S:rx_status_2\ to zero
Aliasing \I2S:rx_status_6\ to zero
Aliasing \I2S:rx_status_5\ to zero
Aliasing \I2S:rx_status_4\ to zero
Aliasing \I2S:rx_status_3\ to zero
Aliasing Net_1754 to \I2S:rx_status_1\
Aliasing \I2S:rx_dp_addr_2\ to zero
Aliasing \I2S:rx_dp_addr_1\ to zero
Aliasing \Microphone:soc\ to \USBFS:tmpOE__Dm_net_0\
Aliasing \Microphone:Net_485\ to zero
Aliasing \Microphone:Net_486\ to zero
Aliasing tmpOE__MIC_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__DIN_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \QuadSampGenerator_1:tmp__cydff_4_clk\ to \QuadSampGenerator_1:tmp__cydff_3_clk\
Aliasing tmpOE__AUDIO_L_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__QSC_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__XRX_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__QSE_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__QSE_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SPKR_L_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SPKR_R_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__QSD_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__QSD_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \Transmit:clk\ to zero
Aliasing \Transmit:rst\ to zero
Aliasing tmpOE__XTX_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__KEY_0_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__KEY_1_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__SCK_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__TX_PWR_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__AUDIO_R_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \I2S:rx_state_2\\D\ to zero
Removing Lhs of wire \USBFS:tmpOE__VBUS_net_0\[41] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[47] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \I2C:sda_x_wire\[69] = \I2C:Net_643_1\[66]
Removing Lhs of wire \I2C:tmpOE__Bufoe_SDA_net_0\[70] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \I2C:Net_747\[72] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \I2C:scl_x_wire\[74] = \I2C:Net_643_0\[65]
Removing Lhs of wire \I2C:tmpOE__Bufoe_SCL_net_0\[75] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \I2C:Net_748\[77] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Lhs of wire \I2C:Net_697\[79] = \I2C:Net_643_2\[67]
Removing Rhs of wire tmpOE__LRCK_net_0[88] = \USBFS:tmpOE__Dm_net_0\[34]
Removing Rhs of wire Net_454[89] = \I2S:channel\[142]
Removing Lhs of wire tmpOE__BCK_net_0[95] = tmpOE__LRCK_net_0[88]
Removing Rhs of wire Net_455[96] = \I2S:count_0\[141]
Removing Lhs of wire tmpOE__DOUT_net_0[102] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__SCL_net_0[108] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__SDA_net_0[113] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire one[121] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire \I2S:enable\[132] = \I2S:ctrl_2\[129]
Removing Lhs of wire \I2S:data_trunc\[143] = zero[35]
Removing Rhs of wire \I2S:tx_status_0\[144] = \I2S:tx_underflow\[145]
Removing Rhs of wire \I2S:tx_status_1\[146] = \I2S:tx_f0_not_full_stat\[147]
Removing Lhs of wire \I2S:tx_status_2\[148] = zero[35]
Removing Lhs of wire \I2S:tx_status_6\[149] = zero[35]
Removing Lhs of wire \I2S:tx_status_5\[150] = zero[35]
Removing Lhs of wire \I2S:tx_status_4\[151] = zero[35]
Removing Lhs of wire \I2S:tx_status_3\[152] = zero[35]
Removing Lhs of wire \I2S:tx_dp_addr_2\[165] = zero[35]
Removing Lhs of wire \I2S:tx_dp_addr_1\[166] = \I2S:tx_state_1\[158]
Removing Lhs of wire \I2S:tx_dp_addr_0\[167] = \I2S:tx_state_0\[159]
Removing Rhs of wire \I2S:rx_status_0\[197] = \I2S:rx_overflow\[198]
Removing Rhs of wire \I2S:rx_status_1\[199] = \I2S:rx_f0_not_empty_stat\[200]
Removing Lhs of wire \I2S:rx_status_2\[201] = zero[35]
Removing Lhs of wire \I2S:rx_status_6\[202] = zero[35]
Removing Lhs of wire \I2S:rx_status_5\[203] = zero[35]
Removing Lhs of wire \I2S:rx_status_4\[204] = zero[35]
Removing Lhs of wire \I2S:rx_status_3\[205] = zero[35]
Removing Rhs of wire Net_1754[208] = \I2S:rx_status_1\[199]
Removing Rhs of wire \I2S:rx_f0_load\[211] = \I2S:rx_state_1\[212]
Removing Rhs of wire \I2S:rx_f1_load\[213] = \I2S:rx_state_2\[214]
Removing Lhs of wire \I2S:rx_dp_addr_2\[220] = zero[35]
Removing Lhs of wire \I2S:rx_dp_addr_1\[221] = zero[35]
Removing Lhs of wire \I2S:rx_dp_addr_0\[222] = \I2S:rx_state_0\[218]
Removing Lhs of wire \Microphone:Net_488\[268] = Net_1767[118]
Removing Rhs of wire \Microphone:aclock\[272] = \Microphone:Net_478\[288]
Removing Rhs of wire \Microphone:mod_dat_3\[273] = \Microphone:Net_471_3\[289]
Removing Rhs of wire \Microphone:mod_dat_2\[274] = \Microphone:Net_471_2\[290]
Removing Rhs of wire \Microphone:mod_dat_1\[275] = \Microphone:Net_471_1\[291]
Removing Rhs of wire \Microphone:mod_dat_0\[276] = \Microphone:Net_471_0\[292]
Removing Lhs of wire \Microphone:soc\[277] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire \Microphone:Net_485\[285] = zero[35]
Removing Lhs of wire \Microphone:Net_486\[286] = zero[35]
Removing Lhs of wire tmpOE__MIC_net_0[312] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__DIN_net_0[318] = tmpOE__LRCK_net_0[88]
Removing Rhs of wire Net_475_1[324] = \QuadSampGenerator_1:tmp__cydff_3_reg\[327]
Removing Lhs of wire \QuadSampGenerator_1:tmp__cydff_3_clk\[325] = Net_477[326]
Removing Rhs of wire Net_476_0[328] = \QuadSampGenerator_1:tmp__cydff_4_reg\[331]
Removing Lhs of wire \QuadSampGenerator_1:tmp__cydff_4_clk\[330] = Net_477[326]
Removing Lhs of wire tmpOE__AUDIO_L_net_0[334] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__QSC_net_0[341] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__XRX_net_0[346] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__QSE_net_1[353] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__QSE_net_0[354] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__SPKR_L_net_0[362] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__SPKR_R_net_0[369] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__QSD_net_1[376] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__QSD_net_0[377] = tmpOE__LRCK_net_0[88]
Removing Rhs of wire Net_1736[384] = \Transmit:control_0\[385]
Removing Lhs of wire \Transmit:clk\[400] = zero[35]
Removing Lhs of wire \Transmit:rst\[401] = zero[35]
Removing Lhs of wire tmpOE__XTX_net_0[404] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__KEY_0_net_0[410] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__KEY_1_net_0[419] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__SCK_net_0[425] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__TX_PWR_net_0[433] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire tmpOE__AUDIO_R_net_0[442] = tmpOE__LRCK_net_0[88]
Removing Lhs of wire Net_456D[456] = \I2S:tx_data_out\[164]
Removing Lhs of wire \I2S:rx_state_2\\D\[458] = zero[35]
Removing Lhs of wire \QuadSampGenerator_1:tmp__cydff_3_reg\\D\[463] = Net_476_0[328]
Removing Lhs of wire \QuadSampGenerator_1:tmp__cydff_4_reg\\D\[464] = Net_476_1[323]

------------------------------------------------------
Aliased 0 equations, 79 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:tx_status_0\' (cost = 1):
\I2S:tx_status_0\ <= ((not \I2S:tx_state_0\ and \I2S:tx_state_1\ and \I2S:tx_f0_empty_stat\));

Note:  Expanding virtual equation for '\I2S:rx_status_0\' (cost = 1):
\I2S:rx_status_0\ <= ((\I2S:rx_f0_load\ and \I2S:rx_f0_full_stat\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2S:si_src_sel\\D\ to tmpOE__LRCK_net_0
Removing Lhs of wire \I2S:si_src_sel\\D\[462] = tmpOE__LRCK_net_0[88]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -dcpsoc3 peaberry.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.250ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Monday, 28 May 2012 13:24:43
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=Z:\Engineering\peaberry\peaberry.cydsn\peaberry.cyprj -d CY8C3445PVI-090 peaberry.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2S:rx_f1_load\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2S:si_src_sel\:macrocell'
Done removing unused cells.
Assigning clock Clock_100 to clock ILO because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_459
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1456
    Digital Clock 2: Automatic-assigning  clock 'Clock_24'. Fanout=1, Signal=Net_1767
    Digital Clock 3: Automatic-assigning  clock 'Microphone_Ext_CP_Clk'. Fanout=1, Signal=\Microphone:Net_487\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: QSC(0):iocell.fb
        Effective Clock: QSC(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\I2S:channel\\D\:macrocell'
    Removed unused cell/equation '\I2S:reset\\D\:macrocell'
    Removed unused cell/equation '\I2S:rx_f1_load\:macrocell'
    Removed unused cell/equation '\I2S:rx_overflow_sticky\\D\:macrocell'
    Removed unused cell/equation '\I2S:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2S:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2S:rxenable\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_underflow_sticky\\D\:macrocell'
    Removed unused cell/equation '\I2S:txenable\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AUDIO_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1729 ,
            pad => AUDIO_L(0)_PAD ,
            input => Net_1745 );
        Properties:
        {
        }

    Pin : Name = AUDIO_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1730 ,
            pad => AUDIO_R(0)_PAD ,
            input => Net_1745 );
        Properties:
        {
        }

    Pin : Name = BCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_455 ,
            pad => BCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_456 ,
            pad => DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_460 ,
            pad => DOUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1446 ,
            pad => KEY_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1447 ,
            pad => KEY_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LRCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_454 ,
            pad => LRCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_469 ,
            pad => MIC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QSC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_477 ,
            pad => QSC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QSD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_476_1 ,
            pad => QSD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QSD(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_476_0 ,
            pad => QSD(1)_PAD );
        Properties:
        {
        }

    Pin : Name = QSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_475_1 ,
            pad => QSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QSE(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_475_0 ,
            pad => QSE(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1456_local ,
            pad => SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_854\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_855\ ,
            input => \I2C:Net_643_1\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPKR_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1727 ,
            pad => SPKR_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPKR_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1728 ,
            pad => SPKR_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_1736 ,
            pad => TX_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XRX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1745 ,
            pad => XRX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XTX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_1736 ,
            pad => XTX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBFS:Net_990\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:VBUS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \USBFS:VBUS(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1745, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1736
        );
        Output = Net_1745 (fanout=3)

    MacroCell: Name=Net_454, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:reset\ * !\I2S:count_6\
        );
        Output = Net_454 (fanout=1)

    MacroCell: Name=Net_456, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_data_out\
        );
        Output = Net_456 (fanout=1)

    MacroCell: Name=Net_475_0, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_476_0
        );
        Output = Net_475_0 (fanout=1)

    MacroCell: Name=Net_475_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_477)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_476_0
        );
        Output = Net_475_1 (fanout=3)

    MacroCell: Name=Net_476_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_477)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_475_1
        );
        Output = Net_476_0 (fanout=3)

    MacroCell: Name=Net_476_1, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_475_1
        );
        Output = Net_476_1 (fanout=1)

    MacroCell: Name=\I2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:ctrl_2\
        );
        Output = \I2S:reset\ (fanout=1)

    MacroCell: Name=\I2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_455 * !\I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:rxenable\
            + Net_455 * !\I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:rxenable\
        );
        Output = \I2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_1\ * \I2S:rx_f0_load\ * \I2S:rx_f0_full_stat\
            + \I2S:ctrl_1\ * \I2S:rx_overflow_sticky\
        );
        Output = \I2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_455 * \I2S:rxenable\
        );
        Output = \I2S:rx_state_0\ (fanout=1)

    MacroCell: Name=\I2S:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:rx_f0_load\ * \I2S:rx_f0_full_stat\
        );
        Output = \I2S:rx_status_0\ (fanout=1)

    MacroCell: Name=\I2S:rxenable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:ctrl_1\ * \I2S:count_6\ * \I2S:count_5\ * \I2S:count_4\ * 
              \I2S:count_3\ * \I2S:count_2\ * !\I2S:count_1\ * \I2S:rxenable\
            + \I2S:ctrl_1\ * \I2S:count_6\ * \I2S:count_5\ * \I2S:count_4\ * 
              \I2S:count_3\ * \I2S:count_2\ * !\I2S:count_1\ * 
              !\I2S:rx_overflow_sticky\ * !\I2S:rxenable\
            + \I2S:rx_overflow_sticky\ * \I2S:rxenable\
        );
        Output = \I2S:rxenable\ (fanout=3)

    MacroCell: Name=\I2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_455 * \I2S:txenable\
            + \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
            + \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
        );
        Output = \I2S:tx_state_0\ (fanout=3)

    MacroCell: Name=\I2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_455 * \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + Net_455 * \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + !\I2S:txenable\
        );
        Output = \I2S:tx_state_1\ (fanout=3)

    MacroCell: Name=\I2S:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_state_1\ * !\I2S:tx_state_0\ * \I2S:tx_f0_empty_stat\
        );
        Output = \I2S:tx_status_0\ (fanout=1)

    MacroCell: Name=\I2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_0\ * \I2S:tx_state_1\ * !\I2S:tx_state_0\ * 
              \I2S:tx_f0_empty_stat\
            + \I2S:ctrl_0\ * \I2S:tx_underflow_sticky\
        );
        Output = \I2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:txenable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_455 * !\I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:txenable\
            + !Net_455 * \I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * !\I2S:tx_underflow_sticky\ * !\I2S:txenable\
            + \I2S:tx_underflow_sticky\ * \I2S:txenable\
        );
        Output = \I2S:txenable\ (fanout=3)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S:Rx:dpRx:u0\
        PORT MAP (
            clock => Net_459 ,
            cs_addr_0 => \I2S:rx_state_0\ ,
            route_si => Net_460_SYNCOUT ,
            f0_load => \I2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_1754 ,
            f0_blk_stat_comb => \I2S:rx_f0_full_stat\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000000010100000000000000000000100000000101000010000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2S:Tx:dpTx:u0\
        PORT MAP (
            clock => Net_459 ,
            cs_addr_1 => \I2S:tx_state_1\ ,
            cs_addr_0 => \I2S:tx_state_0\ ,
            so_comb => \I2S:tx_data_out\ ,
            f0_bus_stat_comb => \I2S:tx_status_1\ ,
            f0_blk_stat_comb => \I2S:tx_f0_empty_stat\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts_reg\
        PORT MAP (
            status_1 => Net_1447_SYNCOUT ,
            status_0 => Net_1446_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S:Rx:RxStsReg\
        PORT MAP (
            clock => Net_459 ,
            status_1 => Net_1754 ,
            status_0 => \I2S:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2S:Tx:TxStsReg\
        PORT MAP (
            clock => Net_459 ,
            status_1 => \I2S:tx_status_1\ ,
            status_0 => \I2S:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =DOUT(0)_SYNC
        PORT MAP (
            in => Net_460 ,
            out => Net_460_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =KEY_0(0)_SYNC
        PORT MAP (
            in => Net_1446 ,
            out => Net_1446_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =KEY_1(0)_SYNC
        PORT MAP (
            in => Net_1447 ,
            out => Net_1447_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C:Net_854\ ,
            out => \I2C:Net_854_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C:Net_855\ ,
            out => \I2C:Net_855_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_459 ,
            control_7 => \I2S:ctrl_7\ ,
            control_6 => \I2S:ctrl_6\ ,
            control_5 => \I2S:ctrl_5\ ,
            control_4 => \I2S:ctrl_4\ ,
            control_3 => \I2S:ctrl_3\ ,
            control_2 => \I2S:ctrl_2\ ,
            control_1 => \I2S:ctrl_1\ ,
            control_0 => \I2S:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Transmit:ctrl_reg\
        PORT MAP (
            control_7 => \Transmit:control_7\ ,
            control_6 => \Transmit:control_6\ ,
            control_5 => \Transmit:control_5\ ,
            control_4 => \Transmit:control_4\ ,
            control_3 => \Transmit:control_3\ ,
            control_2 => \Transmit:control_2\ ,
            control_1 => \Transmit:control_1\ ,
            control_0 => Net_1736 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S:BitCounter\
        PORT MAP (
            clock => Net_459 ,
            enable => \I2S:ctrl_2\ ,
            count_6 => \I2S:count_6\ ,
            count_5 => \I2S:count_5\ ,
            count_4 => \I2S:count_4\ ,
            count_3 => \I2S:count_3\ ,
            count_2 => \I2S:count_2\ ,
            count_1 => \I2S:count_1\ ,
            count_0 => Net_455 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =RxI2S
        PORT MAP (
            dmareq => Net_1754 ,
            termin => zero ,
            termout => Net_1766 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_988\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_req_2\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_987\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_req_3\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_986\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep5\
        PORT MAP (
            dmareq => \USBFS:dma_req_4\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_985\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RxI2S_done_isr
        PORT MAP (
            interrupt => Net_1766 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Microphone:IRQ\
        PORT MAP (
            interrupt => Net_472 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_623\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   31 :    0 :   31 : 100.00%
                   Macrocells :   19 :  141 :  160 :  11.88%
                Unique Pterms :   28 :  292 :  320 :   8.75%
                 Total Pterms :   29 :      :      : 
               Datapath Cells :    2 :   18 :   20 :  10.00%
                 Status Cells :    3 :   17 :   20 :  15.00%
         Control/Count7 Cells :    3 :   17 :   20 :  15.00%
                   Sync Cells :    5 :   63 :   68 :   7.35%
                         Drqs :    5 :   19 :   24 :  20.83%
                   Interrupts :   12 :   20 :   32 :  37.50%
             DSM Fixed Blocks :    1 :    0 :    1 : 100.00%
           VIDAC Fixed Blocks :    0 :    2 :    2 :   0.00%
              SC Fixed Blocks :    0 :    2 :    2 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
       Decimator Fixed Blocks :    1 :    0 :    1 : 100.00%
             I2C Fixed Blocks :    1 :    0 :    1 : 100.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             USB Fixed Blocks :    1 :    0 :    1 : 100.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.093ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)]: AUDIO_L(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)]: AUDIO_R(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: BCK(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)]: DIN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: DOUT(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)]: KEY_0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)]: KEY_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)]: LRCK(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)]: MIC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: QSC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: QSD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: QSD(1) (fixed)
IO_1@[IOP=(12)][IoId=(1)]: QSE(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)]: QSE(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: SCK(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)]: SCL(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)]: SDA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: SPKR_L(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: SPKR_R(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)]: TX_PWR(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: XRX(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)]: XTX(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)]: \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)]: \USBFS:Dp(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)]: \USBFS:VBUS(0)\ (fixed)
Vref[6]@[FFB(Vref,6)]: \Microphone:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \Microphone:DSM4\
USB[0]@[FFB(USB,0)]: \USBFS:USB\
Info: apr.M0064: The signal 'Net_1730' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_1729' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)]: AUDIO_L(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)]: AUDIO_R(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: BCK(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)]: DIN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: DOUT(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)]: KEY_0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)]: KEY_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)]: LRCK(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)]: MIC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: QSC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: QSD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: QSD(1) (fixed)
IO_1@[IOP=(12)][IoId=(1)]: QSE(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)]: QSE(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: SCK(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)]: SCL(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)]: SDA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: SPKR_L(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: SPKR_R(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)]: TX_PWR(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: XRX(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)]: XTX(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)]: \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)]: \USBFS:Dp(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)]: \USBFS:VBUS(0)\ (fixed)
Vref[6]@[FFB(Vref,6)]: \Microphone:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \Microphone:DSM4\
USB[0]@[FFB(USB,0)]: \USBFS:USB\

Analog Placement phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
Net "Net_469" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=1 ============ (App=cydsfit)
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_A" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_B" overuses wire "amuxbusL"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=1 ============ (App=cydsfit)
Net "Net_469" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Log: apr.M0017: ============ VeraRouter Improve 4 OverUse=1 ============ (App=cydsfit)
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_A" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_1_Primitive_CYAMUXSIDE_B" overuses wire "amuxbusL"
Log: apr.M0017: ============ VeraRouter Improve 5 OverUse=1 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_1728 => (GPIO P0[7] (119)) 
Route#018: 
  (GPIO P0[7] (119)) 
Connect Signal: Net_1730 => (GPIO P2[4] (323)) 
Route#019: 
  (GPIO P2[4] (323)) 
Connect Signal: Net_1727 => (GPIO P0[6] (113)) 
Route#022: 
  (GPIO P0[6] (113)) 
Connect Signal: Net_1729 => (GPIO P2[3] (318)) 
Route#023: 
  (GPIO P2[3] (318)) 
Connect Signal: \Microphone:Net_520\ => (dsm0- (514)) 
Route#026: 
  (dsm0- (514)) 
Connect Signal: \Microphone:Net_690\ => (VRef Block Vssa (1037)) 
Route#027: 
  (VRef Block Vssa (1037)) 
Connect Signal: Net_469 => (GPIO P1[6] (405)) (dsm0+ (513)) 
Route#046: 
  (dsm0+ (513)) [dsm0+ Wire [648]] 
    (DSM+ Sw__9a (507)) [DSM+ Sw__9b [202]] (DSM+ Sw__9c (508)##) [AGL[2] [607]] 
    (AGL2AGR[2] Sw__0a (447)) [AGL2AGR[2] Sw__0b [178]] (AGL2AGR[2] Sw__0c (448)##) [AGR[2] [627]] 
    (GPIO P1[6] Sw__1c (409)##) [GPIO P1[6] Sw__1b [161]] (GPIO P1[6] Sw__1a (408)) [GPIO P1[6] Wire [640]] 
    (GPIO P1[6] (405)) 
Connect Signal: \Microphone:Net_580\ => (dsm0expin1 (531)) 
Route#031: 
  (dsm0expin1 (531)) 
Connect Signal: \Microphone:Net_573\ => (dsm0expin2 (532)) 
Route#032: 
  (dsm0expin2 (532)) 
Connect Signal: \Microphone:Net_570\ => (dsm0extvssa (533)) 
Route#033: 
  (dsm0extvssa (533)) 
Connect Signal: \Microphone:Net_677\ => (dsm0qtzref (535)) 
Route#034: 
  (dsm0qtzref (535)) 
Connect Mux: Amux::AMuxHw_1_Primitive_CYAMUXSIDE_A => { 
  (GPIO P0[7] (119)) } -->> {{  { 
  (GPIO P2[4] (323)) } }}
Route#049: 
  (GPIO P0[7] (119)) [GPIO P0[7] Wire [538]] 
    (GPIO P0[7] Sw__1a (123)) [GPIO P0[7] Sw__1b [041]] (GPIO P0[7] Sw__1c (124)##) [AGL[7] [508]] 
    (comp2+ Sw__4c (687)##) [comp2+ Sw__4b [278]] (comp2+ Sw__4a (686)) [comp2+ Wire [667]] 
    (comp2+ Sw__7a (692)) [comp2+ Sw__7b [281]] (comp2+ Sw__7c (693)##) [AGL[0] [603]] 
    (GPIO P2[4] Sw__1c (327)##) 
Route#050: 
  (GPIO P2[4] Sw__1c (327)##) [GPIO P2[4] Sw__1b [125]] (GPIO P2[4] Sw__1a (326)) [GPIO P2[4] Wire [618]] 
    (GPIO P2[4] (323)) 
Connect Mux: Amux::AMuxHw_1_Primitive_CYAMUXSIDE_B => { 
  (GPIO P0[6] (113)) } -->> {{  { 
  (GPIO P2[3] (318)) } }}
Route#051: 
  (GPIO P0[6] (113)) [GPIO P0[6] Wire [536]] 
    (GPIO P0[6] Sw__0a (115)) [GPIO P0[6] Sw__0b [038]] (GPIO P0[6] Sw__0c (116)##) [amuxbusL [488]] 
    (GPIO P2[3] Sw__0c (320)##) 
Route#052: 
  (GPIO P2[3] Sw__0c (320)##) [GPIO P2[3] Sw__0b [122]] (GPIO P2[3] Sw__0a (319)) [GPIO P2[3] Wire [617]] 
    (GPIO P2[3] (318)) 
Connect Mux: Amux::\Microphone:AMux\ => { 
  (dsm0- (514)) } -->> {{  { 
  (VRef Block Vssa (1037)) } || { 
  (VRef Block Vssa (1037)) } }}
Route#028: 
  (dsm0- (514)) [dsm0- Wire [650]] 
    (DSM- Sw__6a (527)) [DSM- Sw__6b [211]] (DSM- Sw__6c (528)##) 
Route#029: 
  (DSM- Sw__6c (528)##) [Vssa Wire Alt2 [651]] 
    (Vssa Wire Alt2 Sw (1039)) [Vssa Wire [708]] 
    (VRef Block Vssa (1037)) 
Analog Routing phase: Elapsed time ==> 1s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   34 :   40 :  15.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            4.83
               Macrocells :            3.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.281ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 867, final cost is 448 (48.33% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       3.11 :       2.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,1)] contents:
statuscell: Name =\Status_Reg_1:sts_reg\
    PORT MAP (
        status_1 => Net_1447_SYNCOUT ,
        status_0 => Net_1446_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,1)] contents:
synccell: Name =KEY_0(0)_SYNC
    PORT MAP (
        in => Net_1446 ,
        out => Net_1446_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =KEY_1(0)_SYNC
    PORT MAP (
        in => Net_1447 ,
        out => Net_1447_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
controlcell: Name =\Transmit:ctrl_reg\
    PORT MAP (
        control_7 => \Transmit:control_7\ ,
        control_6 => \Transmit:control_6\ ,
        control_5 => \Transmit:control_5\ ,
        control_4 => \Transmit:control_4\ ,
        control_3 => \Transmit:control_3\ ,
        control_2 => \Transmit:control_2\ ,
        control_1 => \Transmit:control_1\ ,
        control_0 => Net_1736 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_0\ * \I2S:tx_state_1\ * !\I2S:tx_state_0\ * 
              \I2S:tx_f0_empty_stat\
            + \I2S:ctrl_0\ * \I2S:tx_underflow_sticky\
        );
        Output = \I2S:tx_underflow_sticky\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\I2S:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_state_1\ * !\I2S:tx_state_0\ * \I2S:tx_f0_empty_stat\
        );
        Output = \I2S:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_1745, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1736
        );
        Output = Net_1745 (fanout=3)

    [McSlotId=3]:     MacroCell: Name=Net_456, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_data_out\
        );
        Output = Net_456 (fanout=1)
}

datapathcell: Name =\I2S:Tx:dpTx:u0\
    PORT MAP (
        clock => Net_459 ,
        cs_addr_1 => \I2S:tx_state_1\ ,
        cs_addr_0 => \I2S:tx_state_0\ ,
        so_comb => \I2S:tx_data_out\ ,
        f0_bus_stat_comb => \I2S:tx_status_1\ ,
        f0_blk_stat_comb => \I2S:tx_f0_empty_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S:Tx:TxStsReg\
    PORT MAP (
        clock => Net_459 ,
        status_1 => \I2S:tx_status_1\ ,
        status_0 => \I2S:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:txenable\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_455 * !\I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:txenable\
            + !Net_455 * \I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * !\I2S:tx_underflow_sticky\ * !\I2S:txenable\
            + \I2S:tx_underflow_sticky\ * \I2S:txenable\
        );
        Output = \I2S:txenable\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\I2S:tx_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_455 * \I2S:txenable\
            + \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
            + \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
        );
        Output = \I2S:tx_state_0\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\I2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_455 * !\I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:rxenable\
            + Net_455 * !\I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              !\I2S:count_1\ * \I2S:rxenable\
        );
        Output = \I2S:rx_f0_load\ (fanout=3)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:rxenable\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:ctrl_1\ * \I2S:count_6\ * \I2S:count_5\ * \I2S:count_4\ * 
              \I2S:count_3\ * \I2S:count_2\ * !\I2S:count_1\ * \I2S:rxenable\
            + \I2S:ctrl_1\ * \I2S:count_6\ * \I2S:count_5\ * \I2S:count_4\ * 
              \I2S:count_3\ * \I2S:count_2\ * !\I2S:count_1\ * 
              !\I2S:rx_overflow_sticky\ * !\I2S:rxenable\
            + \I2S:rx_overflow_sticky\ * \I2S:rxenable\
        );
        Output = \I2S:rxenable\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\I2S:tx_state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_455 * \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + Net_455 * \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + !\I2S:txenable\
        );
        Output = \I2S:tx_state_1\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\I2S:rx_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_455 * \I2S:rxenable\
        );
        Output = \I2S:rx_state_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_454, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:reset\ * !\I2S:count_6\
        );
        Output = Net_454 (fanout=1)
}

count7cell: Name =\I2S:BitCounter\
    PORT MAP (
        clock => Net_459 ,
        enable => \I2S:ctrl_2\ ,
        count_6 => \I2S:count_6\ ,
        count_5 => \I2S:count_5\ ,
        count_4 => \I2S:count_4\ ,
        count_3 => \I2S:count_3\ ,
        count_2 => \I2S:count_2\ ,
        count_1 => \I2S:count_1\ ,
        count_0 => Net_455 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2S:reset\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:ctrl_2\
        );
        Output = \I2S:reset\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
synccell: Name =DOUT(0)_SYNC
    PORT MAP (
        in => Net_460 ,
        out => Net_460_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_475_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_477)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_476_0
        );
        Output = Net_475_1 (fanout=3)

    [McSlotId=1]:     MacroCell: Name=Net_476_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_477)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_475_1
        );
        Output = Net_476_0 (fanout=3)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_459) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_1\ * \I2S:rx_f0_load\ * \I2S:rx_f0_full_stat\
            + \I2S:ctrl_1\ * \I2S:rx_overflow_sticky\
        );
        Output = \I2S:rx_overflow_sticky\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\I2S:rx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:rx_f0_load\ * \I2S:rx_f0_full_stat\
        );
        Output = \I2S:rx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_475_0, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_476_0
        );
        Output = Net_475_0 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_476_1, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_475_1
        );
        Output = Net_476_1 (fanout=1)
}

datapathcell: Name =\I2S:Rx:dpRx:u0\
    PORT MAP (
        clock => Net_459 ,
        cs_addr_0 => \I2S:rx_state_0\ ,
        route_si => Net_460_SYNCOUT ,
        f0_load => \I2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_1754 ,
        f0_blk_stat_comb => \I2S:rx_f0_full_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000000010100000000000000000000100000000101000010000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S:Rx:RxStsReg\
    PORT MAP (
        clock => Net_459 ,
        status_1 => Net_1754 ,
        status_0 => \I2S:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_459 ,
        control_7 => \I2S:ctrl_7\ ,
        control_6 => \I2S:ctrl_6\ ,
        control_5 => \I2S:ctrl_5\ ,
        control_4 => \I2S:ctrl_4\ ,
        control_3 => \I2S:ctrl_3\ ,
        control_2 => \I2S:ctrl_2\ ,
        control_1 => \I2S:ctrl_1\ ,
        control_0 => \I2S:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C:Net_854\ ,
        out => \I2C:Net_854_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C:Net_855\ ,
        out => \I2C:Net_855_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =RxI2S_done_isr
        PORT MAP (
            interrupt => Net_1766 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_623\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\Microphone:IRQ\
        PORT MAP (
            interrupt => Net_472 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_988\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =\USBFS:ep3\
        PORT MAP (
            dmareq => \USBFS:dma_req_2\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_987\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_req_3\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_986\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(4)] 
    drqcell: Name =\USBFS:ep5\
        PORT MAP (
            dmareq => \USBFS:dma_req_4\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_985\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(5)] 
    drqcell: Name =RxI2S
        PORT MAP (
            dmareq => Net_1754 ,
            termin => zero ,
            termout => Net_1766 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = BCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_455 ,
        pad => BCK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1456_local ,
        pad => SCK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DOUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_460 ,
        pad => DOUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_855\ ,
        input => \I2C:Net_643_1\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_854\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = QSC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_477 ,
        pad => QSC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SPKR_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1727 ,
        pad => SPKR_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SPKR_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1728 ,
        pad => SPKR_R(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = KEY_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1447 ,
        pad => KEY_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = KEY_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1446 ,
        pad => KEY_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MIC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_469 ,
        pad => MIC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:VBUS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \USBFS:VBUS(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = AUDIO_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1729 ,
        pad => AUDIO_L(0)_PAD ,
        input => Net_1745 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AUDIO_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1730 ,
        pad => AUDIO_R(0)_PAD ,
        input => Net_1745 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = QSD(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_476_0 ,
        pad => QSD(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = QSD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_476_1 ,
        pad => QSD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = XRX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1745 ,
        pad => XRX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = QSE(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_475_0 ,
        pad => QSE(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = QSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_475_1 ,
        pad => QSE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_456 ,
        pad => DIN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LRCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_454 ,
        pad => LRCK(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            interrupt => \USBFS:Net_623\ );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "cc5e29c8-ab2a-404e-a028-803a51429b48/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_sync = "1"
            intr_mode = "10"
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            output_conn = "0"
            output_sync = "0"
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = XTX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_1736 ,
        pad => XTX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TX_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_1736 ,
        pad => TX_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBFS:Net_990\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_459 ,
            dclk_0 => Net_459_local ,
            dclk_glb_1 => Net_1456 ,
            dclk_1 => Net_1456_local ,
            dclk_glb_2 => Net_1767 ,
            dclk_2 => Net_1767_local ,
            dclk_glb_3 => \Microphone:Net_487\ ,
            dclk_3 => \Microphone:Net_487_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\Microphone:DSM4\
        PORT MAP (
            clk_udb => Net_1767_local ,
            vplus => Net_469 ,
            vminus => \Microphone:Net_520\ ,
            reset_dec => \Microphone:mod_reset\ ,
            extclk_cp_udb => \Microphone:Net_487_local\ ,
            ext_pin_1 => \Microphone:Net_580\ ,
            ext_pin_2 => \Microphone:Net_573\ ,
            ext_vssa => \Microphone:Net_570\ ,
            qtz_ref => \Microphone:Net_677\ ,
            dec_clock => \Microphone:aclock\ ,
            mod_dat_3 => \Microphone:mod_dat_3\ ,
            mod_dat_2 => \Microphone:mod_dat_2\ ,
            mod_dat_1 => \Microphone:mod_dat_1\ ,
            mod_dat_0 => \Microphone:mod_dat_0\ ,
            dout_udb_7 => \Microphone:Net_621_7\ ,
            dout_udb_6 => \Microphone:Net_621_6\ ,
            dout_udb_5 => \Microphone:Net_621_5\ ,
            dout_udb_4 => \Microphone:Net_621_4\ ,
            dout_udb_3 => \Microphone:Net_621_3\ ,
            dout_udb_2 => \Microphone:Net_621_2\ ,
            dout_udb_1 => \Microphone:Net_621_1\ ,
            dout_udb_0 => \Microphone:Net_621_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\Microphone:DEC\
        PORT MAP (
            aclock => \Microphone:aclock\ ,
            mod_dat_3 => \Microphone:mod_dat_3\ ,
            mod_dat_2 => \Microphone:mod_dat_2\ ,
            mod_dat_1 => \Microphone:mod_dat_1\ ,
            mod_dat_0 => \Microphone:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \Microphone:mod_reset\ ,
            interrupt => Net_472 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_854\ ,
            sda_in => \I2C:Net_855\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:Net_643_1\ ,
            interrupt => \I2C:Net_643_2\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_990\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1 ,
            arb_int => \USBFS:Net_79\ ,
            usb_int => \USBFS:Net_81\ ,
            ept_int_8 => \USBFS:ept_int_8\ ,
            ept_int_7 => \USBFS:ept_int_7\ ,
            ept_int_6 => \USBFS:ept_int_6\ ,
            ept_int_5 => \USBFS:ept_int_5\ ,
            ept_int_4 => \USBFS:ept_int_4\ ,
            ept_int_3 => \USBFS:ept_int_3\ ,
            ept_int_2 => \USBFS:ept_int_2\ ,
            ept_int_1 => \USBFS:ept_int_1\ ,
            ept_int_0 => \USBFS:ept_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ ,
            dma_termin => \USBFS:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\Microphone:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \Microphone:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1_Primitive_CYAMUXSIDE_A
        PORT MAP (
            muxin_0 => Net_1730 ,
            vout => Net_1728 );
        Properties:
        {
            api_type = 2
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0"
            muxin_width = 1
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1_Primitive_CYAMUXSIDE_B
        PORT MAP (
            muxin_0 => Net_1729 ,
            vout => Net_1727 );
        Properties:
        {
            api_type = 2
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0"
            muxin_width = 1
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\Microphone:AMux\
        PORT MAP (
            muxin_1 => \Microphone:Net_690\ ,
            muxin_0 => \Microphone:Net_690\ ,
            vout => \Microphone:Net_520\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          BCK(0) | In(Net_455)
     |   1 |     * |      NONE |         CMOS_OUT |          SCK(0) | In(Net_1456_local)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         DOUT(0) | FB(Net_460)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          SDA(0) | FB(\I2C:Net_855\), In(\I2C:Net_643_1\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          SCL(0) | FB(\I2C:Net_854\), In(\I2C:Net_643_0\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          QSC(0) | FB(Net_477)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       SPKR_L(0) | Analog(Net_1727)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       SPKR_R(0) | Analog(Net_1728)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |        KEY_1(0) | FB(Net_1447)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        KEY_0(0) | FB(Net_1446)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          MIC(0) | Analog(Net_469)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | \USBFS:VBUS(0)\ | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------
   2 |   3 |     * |      NONE |      HI_Z_ANALOG |      AUDIO_L(0) | In(Net_1745), Analog(Net_1729)
     |   4 |     * |      NONE |      HI_Z_ANALOG |      AUDIO_R(0) | In(Net_1745), Analog(Net_1730)
     |   5 |     * |      NONE |         CMOS_OUT |          QSD(1) | In(Net_476_0)
     |   6 |     * |      NONE |         CMOS_OUT |          QSD(0) | In(Net_476_1)
     |   7 |     * |      NONE |         CMOS_OUT |          XRX(0) | In(Net_1745)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          QSE(1) | In(Net_475_0)
     |   1 |     * |      NONE |         CMOS_OUT |          QSE(0) | In(Net_475_1)
     |   2 |     * |      NONE |         CMOS_OUT |          DIN(0) | In(Net_456)
     |   3 |     * |      NONE |         CMOS_OUT |         LRCK(0) | In(Net_454)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |          XTX(0) | In(Net_1736)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |       TX_PWR(0) | In(Net_1736)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBFS:Dp(0)\ | Analog(\USBFS:Net_990\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named BCK(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named SCK(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named DOUT(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named SDA(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named SCL(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named QSC(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named SPKR_L(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named SPKR_R(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named KEY_1(0) at location P1[4] prevents usage of special purposes: JTAG:TDI. (App=cydsfit)
Log: plm.M0038: The pin named KEY_0(0) at location P1[5] prevents usage of special purposes: JTAG:nTRST. (App=cydsfit)
Log: plm.M0038: The pin named QSE(1) at location P12[0] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named QSE(0) at location P12[1] prevents usage of special purposes: SIO or I2C:SDA. (App=cydsfit)
Log: plm.M0038: The pin named DIN(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named LRCK(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named XTX(0) at location P15[2] prevents usage of special purposes: XTAL_32kHz:Xo. (App=cydsfit)
Log: plm.M0038: The pin named TX_PWR(0) at location P15[3] prevents usage of special purposes: XTAL_32kHz:Xi. (App=cydsfit)
Log: plm.M0038: The pin named \USBFS:Dp(0)\ at location P15[6] prevents usage of special purposes: SWD:IO. (App=cydsfit)
Log: plm.M0038: The pin named \USBFS:Dm(0)\ at location P15[7] prevents usage of special purposes: SWD:CK. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P0[6], P0[7], P1[4], P1[5], P12[0], P12[1], P12[2], P12[3], P15[2], P15[3], P15[6], P15[7].
      Please check the "Final Placement Details" section of the report file (peaberry.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.078ms
Digital Placement phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in peaberry_timing.html
Static timing analysis phase: Elapsed time ==> 0s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.031ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.109ms
API generation phase: Elapsed time ==> 3s.296ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.046ms
