{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721760277137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721760277138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 15:44:37 2024 " "Processing started: Tue Jul 23 15:44:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721760277138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760277138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760277138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721760277252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721760277252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file Irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "Irrigacao.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/Irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_tiporega.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_tiporega.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_tiporega " "Found entity 1: mef_tiporega" {  } { { "mef_tiporega.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/mef_tiporega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282384 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Nor0 main.v(37) " "Verilog HDL Declaration error at main.v(37): identifier \"Nor0\" is already declared in the present scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/main.v" 37 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1721760282384 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.v(5) " "Ignored design unit \"main\" at main.v(5) due to previous errors" {  } { { "main.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/main.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1721760282384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod4 " "Found entity 1: cont_mod4" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/cont_mod4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopJK.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopJK.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/flipflopJK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod16 " "Found entity 1: cont_mod16" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/cont_mod16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seletor_Imagem.v 1 1 " "Found 1 design units, including 1 entities, in source file Seletor_Imagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_Imagem " "Found entity 1: Seletor_Imagem" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/Seletor_Imagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_adub_limp.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_adub_limp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_adub_limp " "Found entity 1: mef_adub_limp" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/mef_adub_limp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cxa.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cxa " "Found entity 1: decode_cxa" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/decode_cxa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_simb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_simb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_simb " "Found entity 1: decode_simb" {  } { { "decode_simb.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/decode_simb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x4_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x4_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x4_normal " "Found entity 1: mux_1x4_normal" {  } { { "mux_1x4_normal.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/mux_1x4_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod2.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod2 " "Found entity 1: cont_mod2" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/cont_mod2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_rst " "Found entity 1: fft_rst" {  } { { "fft_rst.v" "" { Text "/home/aluno/Downloads/rega3/RegaAutomaticav3/fft_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721760282390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721760282398 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 23 15:44:42 2024 " "Processing ended: Tue Jul 23 15:44:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721760282398 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721760282398 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721760282398 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282398 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721760282486 ""}
