Test passed !

C:\Users\user\Desktop\HLS\labA_vitis\labA-4\solution1\sim\verilog>set PATH= 

C:\Users\user\Desktop\HLS\labA_vitis\labA-4\solution1\sim\verilog>call Z:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries  -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s axi_interfaces -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_axi_s_d_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_axi_s_d_o.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces_acc_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_acc_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axi_interfaces_acc_RAM_AUTO_1R1W
Compiling module xil_defaultlib.axi_interfaces_flow_control_loop...
Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...
Compiling module xil_defaultlib.axi_interfaces
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o
Compiling module xil_defaultlib.AESL_axi_s_d_i
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Compiling module work.glbl
Built simulation snapshot axi_interfaces

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file axi_interfaces.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_axi_interfaces_top/AESL_inst_axi_interfaces//AESL_inst_axi_interfaces_activity
Time resolution is 1 ps
open_wave_config axi_interfaces_dataflow_ana.wcfg
source axi_interfaces.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_TREADY -into $return_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_TVALID -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/d_o_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_TREADY -into $tb_return_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_axi_interfaces_top/d_i_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_TVALID -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config axi_interfaces.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
find kernel block.
// RTL Simulation : 1 / 1 [100.00%] @ "254000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 278 ns : File "C:/Users/user/Desktop/HLS/labA_vitis/labA-4/solution1/sim/verilog/axi_interfaces.autotb.v" Line 247
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 14 18:10:44 2022...
Test passed !
