{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580653235685 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580653235813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580653235910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580653235961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580653235961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580653237875 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580653239465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580653239465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580653239465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580653239465 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580653239465 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580653239600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580653239600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580653239600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580653239600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580653239600 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580653239600 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580653239635 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Pin COUT not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { COUT } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 776 768 944 792 "COUT" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[3\] " "Pin min0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[2\] " "Pin min0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[1\] " "Pin min0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[0\] " "Pin min0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 560 696 872 576 "min0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[3\] " "Pin min1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[2\] " "Pin min1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[1\] " "Pin min1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[0\] " "Pin min1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { min1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 688 696 872 704 "min1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[3\] " "Pin ms0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[2\] " "Pin ms0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[1\] " "Pin ms0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms0\[0\] " "Pin ms0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 704 880 64 "ms0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[3\] " "Pin ms1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[2\] " "Pin ms1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[1\] " "Pin ms1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ms1\[0\] " "Pin ms1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { ms1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 704 880 192 "ms1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ms1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[3\] " "Pin s0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[2\] " "Pin s0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[1\] " "Pin s0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[0\] " "Pin s0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s0[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 296 696 872 312 "s0" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[3] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[2] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[1] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { s1[0] } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 432 696 872 448 "s1" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { RST } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 288 8 176 304 "RST" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Pin EN not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { EN } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 176 8 176 192 "EN" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/fpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 8 176 64 "CLK" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580653241457 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580653241457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580653243215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580653243244 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580653243256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580653243256 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580653243257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580653243414 ""}  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 48 8 176 64 "CLK" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580653243414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt10:inst6\|Equal0  " "Automatically promoted node cnt10:inst6\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580653243414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12~0 " "Destination node inst12~0" {  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 728 664 728 840 "inst12" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580653243414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580653243414 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/quartus/fpga/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt10:inst6|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580653243414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580653243415 ""}  } { { "src/clock.bdf" "" { Schematic "E:/module/FPGA/share/clock/src/clock.bdf" { { 288 8 176 304 "RST" "" } } } } { "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/fpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/module/FPGA/share/clock/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580653243415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580653244067 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580653244097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580653244098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580653244100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580653244103 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580653244128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580653244129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580653244130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580653244134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580653244135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580653244135 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 1 25 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 1 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580653244152 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580653244152 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580653244152 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580653244156 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580653244156 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580653244156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580653244311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580653247359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580653247881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580653248001 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580653250169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580653250170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580653250532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y43 X21_Y53 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53" {  } { { "loc" "" { Generic "E:/module/FPGA/share/clock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} 11 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580653256173 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580653256173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580653258571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580653258574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580653258574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580653258736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580653258931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580653259570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580653259603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580653259951 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580653260823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/module/FPGA/share/clock/output/clock.fit.smsg " "Generated suppressed messages file E:/module/FPGA/share/clock/output/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580653262619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5374 " "Peak virtual memory: 5374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580653263413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 22:21:03 2020 " "Processing ended: Sun Feb 02 22:21:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580653263413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580653263413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580653263413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580653263413 ""}
