<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Anuj Sarode - Professional experience at ISRO Space Application Center">
    <title>Professional Experience | Anuj Sarode</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header role="banner">
        <nav role="navigation" aria-label="Main navigation">
            <a href="index.html" class="logo">Anuj Sarode</a>
            <button class="menu-toggle" aria-label="Toggle menu" id="menuToggle">☰</button>
            <ul class="nav-links" id="navLinks">
                <li><a href="index.html">Home</a></li>
                <li><a href="education.html">Education</a></li>
                <li><a href="skills.html">Skills</a></li>
                <li><a href="experience.html" class="active">Experience</a></li>
                <li><a href="leadership.html">Leadership & Volunteer</a></li>
                <li><a href="interests.html">Interests</a></li>
                <li><a href="portfolio.html">Resume</a></li>
            </ul>
        </nav>
    </header>

    <div class="section-header">
        <h1>Professional Experience</h1>
    </div>

    <main>
        <section class="content-section">
            <div class="experience-grid">
                <article class="experience-card fade-in">
                    <div class="job-header">
                        <div>
                            <h3 class="job-title">Scientist/Engineer "SE"</h3>
                            <p class="company">Space Application Center, Indian Space Research Organization, India</p>
                        </div>
                        <p class="job-date">July 2024 - July 2025</p>
                    </div>
                    <div class="job-description">
                        <ul>
                            <li>Worked on developing and optimizing wafer bonding processes—metal–metal thermocompression, LiNbO3-on-silicon (direct/adhesive), temporary BEOL bonding, and anodic sealing to support Wafer level packaging, photonics and MEMS applications at the Space Applications Center.</li>
                            <li>Designed calibration wafer with fiducial using KLayout for wafer bonder camera and backlash calibration to improve process yield, saving significant time in procurement.</li>
                            <li>To improve the thermal performance of high-power devices for future RF amplifier assembly, studied the feasibility of the assembly process on Metal Matrix Composite (Silver-Diamond) using various attachment materials.</li>
                            <li>Developed flip-chip die attach process for Indium and SAC solder-based high-density chips for space qualified assembly.</li>
                            <li>Conducted market analysis and authored RFPs (∼ 300K) for photonic assembly equipment, and managed acquisition of cleanroom supplies (∼$80k) to ensure continuous lab operations.</li>
                        </ul>
                    </div>
                </article>

                <article class="experience-card fade-in">
                    <div class="job-header">
                        <div>
                            <h3 class="job-title">Scientist/Engineer "SD"</h3>
                            <p class="company">Space Application Center, Indian Space Research Organization, India</p>
                        </div>
                        <p class="job-date">July 2020 - June 2024</p>
                    </div>
                    <div class="job-description">
                        <ul>
                            <li>Implemented a silver sintering process to improve thermal dissipation in high-power amplifiers, replacing a gold-based method and reducing turnaround time by 40% and cost by 30%.</li>
                            <li>Developed Au stud bonding process, including bumping using automated wire bonder, coining, and flip-chip bonding of bumped devices using flip-chip bonder for assembly of RF MMICs.</li>
                            <li>Engineered a novel package design and hermetic sealing process using new materials, reducing turnaround time by ∼50% and process cost by ∼20%.</li>
                            <li>Served as the key liaison with four external suppliers for outsourced micro-electronics assembly workload (∼$100,000 annual budget) from July 2020 to July 2025, ensuring schedule adherence and quality compliance.</li>
                            <li>Establishment and maintenance of the auxiliary support systems, such as chiller, compressor and Nitrogen generator for advance packaging equipment.</li>
                            <li>Identified and trained a team of three technicians for the daily operation of an automatic wire bonder-F&S 5600 and wafer bonder-AWB-04, achieving higher throughput by skill development of the technicians.</li>
                            <li>Involved in Package Design Review, creation and approval of fabrication sequences for assembly of RF satellite subsystems.</li>
                        </ul>
                    </div>
                </article>

                <article class="experience-card fade-in">
                    <div class="job-header">
                        <div>
                            <h3 class="job-title">Scientist/Engineer "SC"</h3>
                            <p class="company">Space Application Center, Indian Space Research Organization, India</p>
                        </div>
                        <p class="job-date">July 2016 - June 2020</p>
                    </div>
                    <div class="job-description">
                        <ul>
                            <li>Led new process introduction for automated wire bonding on gold pads of GaAs and GaN chips by designing experiments, optimizing process parameters, and collaborating with QA, achieving 99% yield and 3× throughput compared to manual methods.</li>
                            <li>Developed micro-assembly processes for Multi-Chip Modules on multi-layer radio frequency substrates for ISRO satellites.</li>
                            <li>Received certification for ISRO-PAX-305, high reliability (based on MIL-STD-883) assembly from ISRO.</li>
                        </ul>
                    </div>
                </article>
            </div>
        </section>
    </main>

    <footer>
        <div class="footer-content">
            <div class="footer-column">
                <h4>Contact</h4>
                <ul>
                    <li><a href="mailto:anujsarode17@gmail.com">Email</a></li>
                    <li><a href="tel:+16027435398">Phone</a></li>
                    <li><a href="https://www.linkedin.com/in/anuj-sarode-0b72971b" target="_blank" rel="noopener noreferrer">LinkedIn</a></li>
                </ul>
            </div>
            <div class="footer-column">
                <h4>Education</h4>
                <ul>
                    <li>Arizona State University</li>
                    <li>IIST, Thiruvananthapuram</li>
                </ul>
            </div>
            <div class="footer-column">
                <h4>Expertise</h4>
                <ul>
                    <li>Semiconductor Fabrication</li>
                    <li>Advanced Packaging</li>
                    <li>RF Hardware Assembly</li>
                    <li>Wafer Bonding</li>
                </ul>
            </div>
            <div class="footer-column">
                <h4>Experience</h4>
                <ul>
                    <li>ISRO - Space Applications</li>
                    <li>9+ Years Experience</li>
                    <li>Satellite Systems</li>
                </ul>
            </div>
        </div>
        <div class="footer-bottom">
            <p>&copy; 2026 Anuj Sarode. All rights reserved.</p>
        </div>
    </footer>

    <script src="main.js"></script>
</body>
</html>
