# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog" --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl" --include "H:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../SD_BOOT.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v" \
"../../../../SD_BOOT.ip_user_files/bd/zynq/sim/zynq.v" \
"../../../../SD_BOOT.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
