
FHUB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050dc  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08005330  08005330  00006330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005350  08005350  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005350  08005350  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005350  08005350  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005350  08005350  00006350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005354  08005354  00006354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005358  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000000c  08005364  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08005364  00007128  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d153  00000000  00000000  00007042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017b3  00000000  00000000  00014195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  00015948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000840  00000000  00000000  00016448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a84f  00000000  00000000  00016c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c632  00000000  00000000  000414d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011642c  00000000  00000000  0004db09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163f35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e8c  00000000  00000000  00163f78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  00166e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	2000000c 	.word	0x2000000c
 8000270:	00000000 	.word	0x00000000
 8000274:	08005318 	.word	0x08005318

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	20000010 	.word	0x20000010
 8000290:	08005318 	.word	0x08005318

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000298:	f000 fbd2 	bl	8000a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029c:	f000 f87c 	bl	8000398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a0:	f000 f9b4 	bl	800060c <MX_GPIO_Init>
  MX_ADC1_Init();
 80002a4:	f000 f8ee 	bl	8000484 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 80002a8:	f000 f950 	bl	800054c <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80002ac:	4834      	ldr	r0, [pc, #208]	@ (8000380 <main+0xec>)
 80002ae:	f002 fb37 	bl	8002920 <HAL_FDCAN_Start>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <main+0x28>
		Error_Handler();
 80002b8:	f000 fa12 	bl	80006e0 <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		ADC_Select_S1();
 80002bc:	f000 f9c0 	bl	8000640 <ADC_Select_S1>
		HAL_ADC_Start(&hadc1);
 80002c0:	4830      	ldr	r0, [pc, #192]	@ (8000384 <main+0xf0>)
 80002c2:	f001 f893 	bl	80013ec <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80002c6:	f04f 31ff 	mov.w	r1, #4294967295
 80002ca:	482e      	ldr	r0, [pc, #184]	@ (8000384 <main+0xf0>)
 80002cc:	f001 f97c 	bl	80015c8 <HAL_ADC_PollForConversion>
		s1_aceleracion = HAL_ADC_GetValue(&hadc1);
 80002d0:	482c      	ldr	r0, [pc, #176]	@ (8000384 <main+0xf0>)
 80002d2:	f001 fa51 	bl	8001778 <HAL_ADC_GetValue>
 80002d6:	4603      	mov	r3, r0
 80002d8:	b29a      	uxth	r2, r3
 80002da:	4b2b      	ldr	r3, [pc, #172]	@ (8000388 <main+0xf4>)
 80002dc:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc1);
 80002de:	4829      	ldr	r0, [pc, #164]	@ (8000384 <main+0xf0>)
 80002e0:	f001 f93e 	bl	8001560 <HAL_ADC_Stop>
		HAL_Delay(1);
 80002e4:	2001      	movs	r0, #1
 80002e6:	f000 fc69 	bl	8000bbc <HAL_Delay>

		ADC_Select_S2();
 80002ea:	f000 f9d1 	bl	8000690 <ADC_Select_S2>
		HAL_ADC_Start(&hadc1);
 80002ee:	4825      	ldr	r0, [pc, #148]	@ (8000384 <main+0xf0>)
 80002f0:	f001 f87c 	bl	80013ec <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80002f4:	f04f 31ff 	mov.w	r1, #4294967295
 80002f8:	4822      	ldr	r0, [pc, #136]	@ (8000384 <main+0xf0>)
 80002fa:	f001 f965 	bl	80015c8 <HAL_ADC_PollForConversion>
		s2_aceleracion = HAL_ADC_GetValue(&hadc1);
 80002fe:	4821      	ldr	r0, [pc, #132]	@ (8000384 <main+0xf0>)
 8000300:	f001 fa3a 	bl	8001778 <HAL_ADC_GetValue>
 8000304:	4603      	mov	r3, r0
 8000306:	b29a      	uxth	r2, r3
 8000308:	4b20      	ldr	r3, [pc, #128]	@ (800038c <main+0xf8>)
 800030a:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc1);
 800030c:	481d      	ldr	r0, [pc, #116]	@ (8000384 <main+0xf0>)
 800030e:	f001 f927 	bl	8001560 <HAL_ADC_Stop>
		HAL_Delay(1);
 8000312:	2001      	movs	r0, #1
 8000314:	f000 fc52 	bl	8000bbc <HAL_Delay>

		TxHeader.Identifier = 0x100;
 8000318:	4b1d      	ldr	r3, [pc, #116]	@ (8000390 <main+0xfc>)
 800031a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800031e:	601a      	str	r2, [r3, #0]
		TxHeader.DataLength = 6;
 8000320:	4b1b      	ldr	r3, [pc, #108]	@ (8000390 <main+0xfc>)
 8000322:	2206      	movs	r2, #6
 8000324:	60da      	str	r2, [r3, #12]
		TxHeader.IdType = FDCAN_STANDARD_ID;
 8000326:	4b1a      	ldr	r3, [pc, #104]	@ (8000390 <main+0xfc>)
 8000328:	2200      	movs	r2, #0
 800032a:	605a      	str	r2, [r3, #4]
		TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800032c:	4b18      	ldr	r3, [pc, #96]	@ (8000390 <main+0xfc>)
 800032e:	2200      	movs	r2, #0
 8000330:	619a      	str	r2, [r3, #24]
		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000332:	4b17      	ldr	r3, [pc, #92]	@ (8000390 <main+0xfc>)
 8000334:	2200      	movs	r2, #0
 8000336:	609a      	str	r2, [r3, #8]

		TxData[0] = (s1_aceleracion >> 16) & 0xFF; // S APPS 1
 8000338:	4b16      	ldr	r3, [pc, #88]	@ (8000394 <main+0x100>)
 800033a:	2200      	movs	r2, #0
 800033c:	701a      	strb	r2, [r3, #0]
		TxData[1] = (s1_aceleracion >> 8) & 0xFF;
 800033e:	4b12      	ldr	r3, [pc, #72]	@ (8000388 <main+0xf4>)
 8000340:	881b      	ldrh	r3, [r3, #0]
 8000342:	0a1b      	lsrs	r3, r3, #8
 8000344:	b29b      	uxth	r3, r3
 8000346:	b2da      	uxtb	r2, r3
 8000348:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <main+0x100>)
 800034a:	705a      	strb	r2, [r3, #1]
		TxData[2] = s1_aceleracion & 0xFF;
 800034c:	4b0e      	ldr	r3, [pc, #56]	@ (8000388 <main+0xf4>)
 800034e:	881b      	ldrh	r3, [r3, #0]
 8000350:	b2da      	uxtb	r2, r3
 8000352:	4b10      	ldr	r3, [pc, #64]	@ (8000394 <main+0x100>)
 8000354:	709a      	strb	r2, [r3, #2]
		TxData[3] = (s2_aceleracion >> 16) & 0xFF; // S APPS 2
 8000356:	4b0f      	ldr	r3, [pc, #60]	@ (8000394 <main+0x100>)
 8000358:	2200      	movs	r2, #0
 800035a:	70da      	strb	r2, [r3, #3]
		TxData[4] = (s2_aceleracion >> 8) & 0xFF;
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <main+0xf8>)
 800035e:	881b      	ldrh	r3, [r3, #0]
 8000360:	0a1b      	lsrs	r3, r3, #8
 8000362:	b29b      	uxth	r3, r3
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <main+0x100>)
 8000368:	711a      	strb	r2, [r3, #4]
		TxData[5] = s2_aceleracion & 0xFF;
 800036a:	4b08      	ldr	r3, [pc, #32]	@ (800038c <main+0xf8>)
 800036c:	881b      	ldrh	r3, [r3, #0]
 800036e:	b2da      	uxtb	r2, r3
 8000370:	4b08      	ldr	r3, [pc, #32]	@ (8000394 <main+0x100>)
 8000372:	715a      	strb	r2, [r3, #5]

		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK) {
 8000374:	4a07      	ldr	r2, [pc, #28]	@ (8000394 <main+0x100>)
 8000376:	4906      	ldr	r1, [pc, #24]	@ (8000390 <main+0xfc>)
 8000378:	4801      	ldr	r0, [pc, #4]	@ (8000380 <main+0xec>)
 800037a:	f002 faf9 	bl	8002970 <HAL_FDCAN_AddMessageToTxFifoQ>
		ADC_Select_S1();
 800037e:	e79d      	b.n	80002bc <main+0x28>
 8000380:	20000090 	.word	0x20000090
 8000384:	20000028 	.word	0x20000028
 8000388:	20000120 	.word	0x20000120
 800038c:	20000122 	.word	0x20000122
 8000390:	200000f4 	.word	0x200000f4
 8000394:	20000118 	.word	0x20000118

08000398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b09c      	sub	sp, #112	@ 0x70
 800039c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039e:	f107 0320 	add.w	r3, r7, #32
 80003a2:	2250      	movs	r2, #80	@ 0x50
 80003a4:	2100      	movs	r1, #0
 80003a6:	4618      	mov	r0, r3
 80003a8:	f004 ff8a 	bl	80052c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ac:	f107 0308 	add.w	r3, r7, #8
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
 80003bc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003be:	4b2f      	ldr	r3, [pc, #188]	@ (800047c <SystemClock_Config+0xe4>)
 80003c0:	691b      	ldr	r3, [r3, #16]
 80003c2:	4a2e      	ldr	r2, [pc, #184]	@ (800047c <SystemClock_Config+0xe4>)
 80003c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003c8:	6113      	str	r3, [r2, #16]
 80003ca:	4b2c      	ldr	r3, [pc, #176]	@ (800047c <SystemClock_Config+0xe4>)
 80003cc:	691b      	ldr	r3, [r3, #16]
 80003ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003d6:	bf00      	nop
 80003d8:	4b28      	ldr	r3, [pc, #160]	@ (800047c <SystemClock_Config+0xe4>)
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	f003 0308 	and.w	r3, r3, #8
 80003e0:	2b08      	cmp	r3, #8
 80003e2:	d1f9      	bne.n	80003d8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 80003e4:	2312      	movs	r3, #18
 80003e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003e8:	2301      	movs	r3, #1
 80003ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80003ec:	2308      	movs	r3, #8
 80003ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003f0:	2340      	movs	r3, #64	@ 0x40
 80003f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80003f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80003fa:	2320      	movs	r3, #32
 80003fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003fe:	2302      	movs	r3, #2
 8000400:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8000402:	2302      	movs	r3, #2
 8000404:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000406:	2301      	movs	r3, #1
 8000408:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 129;
 800040a:	2381      	movs	r3, #129	@ 0x81
 800040c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800040e:	2302      	movs	r3, #2
 8000410:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000412:	2306      	movs	r3, #6
 8000414:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000416:	2302      	movs	r3, #2
 8000418:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800041a:	2308      	movs	r3, #8
 800041c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800041e:	2300      	movs	r3, #0
 8000420:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000426:	f107 0320 	add.w	r3, r7, #32
 800042a:	4618      	mov	r0, r3
 800042c:	f002 fd20 	bl	8002e70 <HAL_RCC_OscConfig>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000436:	f000 f953 	bl	80006e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043a:	231f      	movs	r3, #31
 800043c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800043e:	2300      	movs	r3, #0
 8000440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000442:	2300      	movs	r3, #0
 8000444:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000446:	2300      	movs	r3, #0
 8000448:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800044a:	2300      	movs	r3, #0
 800044c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800044e:	2300      	movs	r3, #0
 8000450:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000452:	f107 0308 	add.w	r3, r7, #8
 8000456:	2101      	movs	r1, #1
 8000458:	4618      	mov	r0, r3
 800045a:	f003 f941 	bl	80036e0 <HAL_RCC_ClockConfig>
 800045e:	4603      	mov	r3, r0
 8000460:	2b00      	cmp	r3, #0
 8000462:	d001      	beq.n	8000468 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000464:	f000 f93c 	bl	80006e0 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000468:	4b05      	ldr	r3, [pc, #20]	@ (8000480 <SystemClock_Config+0xe8>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a04      	ldr	r2, [pc, #16]	@ (8000480 <SystemClock_Config+0xe8>)
 800046e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000472:	6013      	str	r3, [r2, #0]
}
 8000474:	bf00      	nop
 8000476:	3770      	adds	r7, #112	@ 0x70
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	44020800 	.word	0x44020800
 8000480:	40022000 	.word	0x40022000

08000484 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b088      	sub	sp, #32
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800048a:	463b      	mov	r3, r7
 800048c:	2220      	movs	r2, #32
 800048e:	2100      	movs	r1, #0
 8000490:	4618      	mov	r0, r3
 8000492:	f004 ff15 	bl	80052c0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000496:	4b2a      	ldr	r3, [pc, #168]	@ (8000540 <MX_ADC1_Init+0xbc>)
 8000498:	4a2a      	ldr	r2, [pc, #168]	@ (8000544 <MX_ADC1_Init+0xc0>)
 800049a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800049c:	4b28      	ldr	r3, [pc, #160]	@ (8000540 <MX_ADC1_Init+0xbc>)
 800049e:	2200      	movs	r2, #0
 80004a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004a2:	4b27      	ldr	r3, [pc, #156]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004a8:	4b25      	ldr	r3, [pc, #148]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004ae:	4b24      	ldr	r3, [pc, #144]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004b4:	4b22      	ldr	r3, [pc, #136]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004b6:	2204      	movs	r2, #4
 80004b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004ba:	4b21      	ldr	r3, [pc, #132]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004bc:	2200      	movs	r2, #0
 80004be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80004c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004da:	4b19      	ldr	r3, [pc, #100]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004dc:	2200      	movs	r2, #0
 80004de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004e0:	4b17      	ldr	r3, [pc, #92]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80004e8:	4b15      	ldr	r3, [pc, #84]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004ee:	4b14      	ldr	r3, [pc, #80]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80004f4:	4b12      	ldr	r3, [pc, #72]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004fc:	4810      	ldr	r0, [pc, #64]	@ (8000540 <MX_ADC1_Init+0xbc>)
 80004fe:	f000 fe21 	bl	8001144 <HAL_ADC_Init>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000508:	f000 f8ea 	bl	80006e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800050c:	4b0e      	ldr	r3, [pc, #56]	@ (8000548 <MX_ADC1_Init+0xc4>)
 800050e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000510:	2306      	movs	r3, #6
 8000512:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000514:	2300      	movs	r3, #0
 8000516:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000518:	237f      	movs	r3, #127	@ 0x7f
 800051a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800051c:	2304      	movs	r3, #4
 800051e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000524:	463b      	mov	r3, r7
 8000526:	4619      	mov	r1, r3
 8000528:	4805      	ldr	r0, [pc, #20]	@ (8000540 <MX_ADC1_Init+0xbc>)
 800052a:	f001 f933 	bl	8001794 <HAL_ADC_ConfigChannel>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000534:	f000 f8d4 	bl	80006e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000538:	bf00      	nop
 800053a:	3720      	adds	r7, #32
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000028 	.word	0x20000028
 8000544:	42028000 	.word	0x42028000
 8000548:	3ac04000 	.word	0x3ac04000

0800054c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000552:	4b2c      	ldr	r3, [pc, #176]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000554:	4a2c      	ldr	r2, [pc, #176]	@ (8000608 <MX_FDCAN1_Init+0xbc>)
 8000556:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000558:	4b2a      	ldr	r3, [pc, #168]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 800055a:	2200      	movs	r2, #0
 800055c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800055e:	4b29      	ldr	r3, [pc, #164]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000564:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800056a:	4b26      	ldr	r3, [pc, #152]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 800056c:	2200      	movs	r2, #0
 800056e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000570:	4b24      	ldr	r3, [pc, #144]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000572:	2200      	movs	r2, #0
 8000574:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000576:	4b23      	ldr	r3, [pc, #140]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000578:	2200      	movs	r2, #0
 800057a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800057c:	4b21      	ldr	r3, [pc, #132]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 800057e:	2204      	movs	r2, #4
 8000580:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000582:	4b20      	ldr	r3, [pc, #128]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000584:	2201      	movs	r2, #1
 8000586:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 28;
 8000588:	4b1e      	ldr	r3, [pc, #120]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 800058a:	221c      	movs	r2, #28
 800058c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 14;
 800058e:	4b1d      	ldr	r3, [pc, #116]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000590:	220e      	movs	r2, #14
 8000592:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000594:	4b1b      	ldr	r3, [pc, #108]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 8000596:	2201      	movs	r2, #1
 8000598:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800059a:	4b1a      	ldr	r3, [pc, #104]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 800059c:	2201      	movs	r2, #1
 800059e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80005a0:	4b18      	ldr	r3, [pc, #96]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80005a6:	4b17      	ldr	r3, [pc, #92]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80005ac:	4b15      	ldr	r3, [pc, #84]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80005b2:	4b14      	ldr	r3, [pc, #80]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80005b8:	4b12      	ldr	r3, [pc, #72]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80005be:	4811      	ldr	r0, [pc, #68]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005c0:	f001 fffa 	bl	80025b8 <HAL_FDCAN_Init>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80005ca:	f000 f889 	bl	80006e0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80005ce:	2300      	movs	r3, #0
 80005d0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80005d6:	2302      	movs	r3, #2
 80005d8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80005da:	2301      	movs	r3, #1
 80005dc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 80005de:	2300      	movs	r3, #0
 80005e0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 80005e6:	463b      	mov	r3, r7
 80005e8:	4619      	mov	r1, r3
 80005ea:	4806      	ldr	r0, [pc, #24]	@ (8000604 <MX_FDCAN1_Init+0xb8>)
 80005ec:	f002 f93e 	bl	800286c <HAL_FDCAN_ConfigFilter>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_FDCAN1_Init+0xae>
		Error_Handler();
 80005f6:	f000 f873 	bl	80006e0 <Error_Handler>
	}

  /* USER CODE END FDCAN1_Init 2 */

}
 80005fa:	bf00      	nop
 80005fc:	3718      	adds	r7, #24
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000090 	.word	0x20000090
 8000608:	4000a400 	.word	0x4000a400

0800060c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <MX_GPIO_Init+0x30>)
 8000614:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000618:	4a08      	ldr	r2, [pc, #32]	@ (800063c <MX_GPIO_Init+0x30>)
 800061a:	f043 0301 	orr.w	r3, r3, #1
 800061e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000622:	4b06      	ldr	r3, [pc, #24]	@ (800063c <MX_GPIO_Init+0x30>)
 8000624:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	44020c00 	.word	0x44020c00

08000640 <ADC_Select_S1>:

/* USER CODE BEGIN 4 */

void ADC_Select_S1 (void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000646:	463b      	mov	r3, r7
 8000648:	2220      	movs	r2, #32
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f004 fe37 	bl	80052c0 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_7;
 8000652:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <ADC_Select_S1+0x48>)
 8000654:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000656:	2306      	movs	r3, #6
 8000658:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800065a:	2300      	movs	r3, #0
 800065c:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800065e:	237f      	movs	r3, #127	@ 0x7f
 8000660:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000662:	2304      	movs	r3, #4
 8000664:	613b      	str	r3, [r7, #16]
	  sConfig.Offset = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	4619      	mov	r1, r3
 800066e:	4807      	ldr	r0, [pc, #28]	@ (800068c <ADC_Select_S1+0x4c>)
 8000670:	f001 f890 	bl	8001794 <HAL_ADC_ConfigChannel>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <ADC_Select_S1+0x3e>
	  {
	    Error_Handler();
 800067a:	f000 f831 	bl	80006e0 <Error_Handler>
	  }
}
 800067e:	bf00      	nop
 8000680:	3720      	adds	r7, #32
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	1d500080 	.word	0x1d500080
 800068c:	20000028 	.word	0x20000028

08000690 <ADC_Select_S2>:

void ADC_Select_S2 (void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b088      	sub	sp, #32
 8000694:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000696:	463b      	mov	r3, r7
 8000698:	2220      	movs	r2, #32
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f004 fe0f 	bl	80052c0 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_8;
 80006a2:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <ADC_Select_S2+0x48>)
 80006a4:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a6:	2306      	movs	r3, #6
 80006a8:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006aa:	2300      	movs	r3, #0
 80006ac:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ae:	237f      	movs	r3, #127	@ 0x7f
 80006b0:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006b2:	2304      	movs	r3, #4
 80006b4:	613b      	str	r3, [r7, #16]
	  sConfig.Offset = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ba:	463b      	mov	r3, r7
 80006bc:	4619      	mov	r1, r3
 80006be:	4807      	ldr	r0, [pc, #28]	@ (80006dc <ADC_Select_S2+0x4c>)
 80006c0:	f001 f868 	bl	8001794 <HAL_ADC_ConfigChannel>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <ADC_Select_S2+0x3e>
	  {
	    Error_Handler();
 80006ca:	f000 f809 	bl	80006e0 <Error_Handler>
	  }
}
 80006ce:	bf00      	nop
 80006d0:	3720      	adds	r7, #32
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	21800100 	.word	0x21800100
 80006dc:	20000028 	.word	0x20000028

080006e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e4:	b672      	cpsid	i
}
 80006e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e8:	bf00      	nop
 80006ea:	e7fd      	b.n	80006e8 <Error_Handler+0x8>

080006ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
	...

080006fc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b0be      	sub	sp, #248	@ 0xf8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000714:	f107 0310 	add.w	r3, r7, #16
 8000718:	22d0      	movs	r2, #208	@ 0xd0
 800071a:	2100      	movs	r1, #0
 800071c:	4618      	mov	r0, r3
 800071e:	f004 fdcf 	bl	80052c0 <memset>
  if(hadc->Instance==ADC1)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a23      	ldr	r2, [pc, #140]	@ (80007b4 <HAL_ADC_MspInit+0xb8>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d13f      	bne.n	80007ac <HAL_ADC_MspInit+0xb0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800072c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000730:	f04f 0300 	mov.w	r3, #0
 8000734:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000738:	2300      	movs	r3, #0
 800073a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800073e:	f107 0310 	add.w	r3, r7, #16
 8000742:	4618      	mov	r0, r3
 8000744:	f003 facc 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <HAL_ADC_MspInit+0x56>
    {
      Error_Handler();
 800074e:	f7ff ffc7 	bl	80006e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000752:	4b19      	ldr	r3, [pc, #100]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 8000754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000758:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 800075a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800075e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000762:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 8000764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000770:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 8000772:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000776:	4a10      	ldr	r2, [pc, #64]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000780:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <HAL_ADC_MspInit+0xbc>)
 8000782:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = S_APPS_1_Pin|S_APPS_2_Pin;
 800078e:	230c      	movs	r3, #12
 8000790:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000794:	2303      	movs	r3, #3
 8000796:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80007a4:	4619      	mov	r1, r3
 80007a6:	4805      	ldr	r0, [pc, #20]	@ (80007bc <HAL_ADC_MspInit+0xc0>)
 80007a8:	f002 fa04 	bl	8002bb4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80007ac:	bf00      	nop
 80007ae:	37f8      	adds	r7, #248	@ 0xf8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	42028000 	.word	0x42028000
 80007b8:	44020c00 	.word	0x44020c00
 80007bc:	42020000 	.word	0x42020000

080007c0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b0be      	sub	sp, #248	@ 0xf8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	22d0      	movs	r2, #208	@ 0xd0
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f004 fd6d 	bl	80052c0 <memset>
  if(hfdcan->Instance==FDCAN1)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a27      	ldr	r2, [pc, #156]	@ (8000888 <HAL_FDCAN_MspInit+0xc8>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d147      	bne.n	8000880 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007f0:	f04f 0200 	mov.w	r2, #0
 80007f4:	f04f 0304 	mov.w	r3, #4
 80007f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 80007fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000800:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000804:	f107 0310 	add.w	r3, r7, #16
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fa69 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000814:	f7ff ff64 	bl	80006e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000818:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 800081a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800081e:	4a1b      	ldr	r2, [pc, #108]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 8000820:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000824:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000828:	4b18      	ldr	r3, [pc, #96]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 800082a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800082e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b15      	ldr	r3, [pc, #84]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 8000838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800083c:	4a13      	ldr	r2, [pc, #76]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 800083e:	f043 0301 	orr.w	r3, r3, #1
 8000842:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000846:	4b11      	ldr	r3, [pc, #68]	@ (800088c <HAL_FDCAN_MspInit+0xcc>)
 8000848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000854:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085c:	2302      	movs	r3, #2
 800085e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800086e:	2309      	movs	r3, #9
 8000870:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000874:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000878:	4619      	mov	r1, r3
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <HAL_FDCAN_MspInit+0xd0>)
 800087c:	f002 f99a 	bl	8002bb4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000880:	bf00      	nop
 8000882:	37f8      	adds	r7, #248	@ 0xf8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	4000a400 	.word	0x4000a400
 800088c:	44020c00 	.word	0x44020c00
 8000890:	42020000 	.word	0x42020000

08000894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <NMI_Handler+0x4>

0800089c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <HardFault_Handler+0x4>

080008a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <MemManage_Handler+0x4>

080008ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <BusFault_Handler+0x4>

080008b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <UsageFault_Handler+0x4>

080008bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ea:	f000 f947 	bl	8000b7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008fa:	4b35      	ldr	r3, [pc, #212]	@ (80009d0 <SystemInit+0xdc>)
 80008fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000900:	4a33      	ldr	r2, [pc, #204]	@ (80009d0 <SystemInit+0xdc>)
 8000902:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000906:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800090a:	4b32      	ldr	r3, [pc, #200]	@ (80009d4 <SystemInit+0xe0>)
 800090c:	2201      	movs	r2, #1
 800090e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000910:	4b30      	ldr	r3, [pc, #192]	@ (80009d4 <SystemInit+0xe0>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000916:	4b2f      	ldr	r3, [pc, #188]	@ (80009d4 <SystemInit+0xe0>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800091c:	4b2d      	ldr	r3, [pc, #180]	@ (80009d4 <SystemInit+0xe0>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	492c      	ldr	r1, [pc, #176]	@ (80009d4 <SystemInit+0xe0>)
 8000922:	4b2d      	ldr	r3, [pc, #180]	@ (80009d8 <SystemInit+0xe4>)
 8000924:	4013      	ands	r3, r2
 8000926:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000928:	4b2a      	ldr	r3, [pc, #168]	@ (80009d4 <SystemInit+0xe0>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800092e:	4b29      	ldr	r3, [pc, #164]	@ (80009d4 <SystemInit+0xe0>)
 8000930:	2200      	movs	r2, #0
 8000932:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000934:	4b27      	ldr	r3, [pc, #156]	@ (80009d4 <SystemInit+0xe0>)
 8000936:	2200      	movs	r2, #0
 8000938:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800093a:	4b26      	ldr	r3, [pc, #152]	@ (80009d4 <SystemInit+0xe0>)
 800093c:	4a27      	ldr	r2, [pc, #156]	@ (80009dc <SystemInit+0xe8>)
 800093e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000940:	4b24      	ldr	r3, [pc, #144]	@ (80009d4 <SystemInit+0xe0>)
 8000942:	2200      	movs	r2, #0
 8000944:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000946:	4b23      	ldr	r3, [pc, #140]	@ (80009d4 <SystemInit+0xe0>)
 8000948:	4a24      	ldr	r2, [pc, #144]	@ (80009dc <SystemInit+0xe8>)
 800094a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 800094c:	4b21      	ldr	r3, [pc, #132]	@ (80009d4 <SystemInit+0xe0>)
 800094e:	2200      	movs	r2, #0
 8000950:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000952:	4b20      	ldr	r3, [pc, #128]	@ (80009d4 <SystemInit+0xe0>)
 8000954:	4a21      	ldr	r2, [pc, #132]	@ (80009dc <SystemInit+0xe8>)
 8000956:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000958:	4b1e      	ldr	r3, [pc, #120]	@ (80009d4 <SystemInit+0xe0>)
 800095a:	2200      	movs	r2, #0
 800095c:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800095e:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <SystemInit+0xe0>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a1c      	ldr	r2, [pc, #112]	@ (80009d4 <SystemInit+0xe0>)
 8000964:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000968:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800096a:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <SystemInit+0xe0>)
 800096c:	2200      	movs	r2, #0
 800096e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000970:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <SystemInit+0xdc>)
 8000972:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000976:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000978:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <SystemInit+0xec>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000980:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000988:	d003      	beq.n	8000992 <SystemInit+0x9e>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000990:	d117      	bne.n	80009c2 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000992:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <SystemInit+0xec>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b00      	cmp	r3, #0
 800099c:	d005      	beq.n	80009aa <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <SystemInit+0xec>)
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <SystemInit+0xf0>)
 80009a2:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80009a4:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <SystemInit+0xec>)
 80009a6:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <SystemInit+0xf4>)
 80009a8:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80009aa:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <SystemInit+0xec>)
 80009ac:	69db      	ldr	r3, [r3, #28]
 80009ae:	4a0c      	ldr	r2, [pc, #48]	@ (80009e0 <SystemInit+0xec>)
 80009b0:	f043 0302 	orr.w	r3, r3, #2
 80009b4:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80009b6:	4b0a      	ldr	r3, [pc, #40]	@ (80009e0 <SystemInit+0xec>)
 80009b8:	69db      	ldr	r3, [r3, #28]
 80009ba:	4a09      	ldr	r2, [pc, #36]	@ (80009e0 <SystemInit+0xec>)
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	61d3      	str	r3, [r2, #28]
  }
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00
 80009d4:	44020c00 	.word	0x44020c00
 80009d8:	eae2eae3 	.word	0xeae2eae3
 80009dc:	01010280 	.word	0x01010280
 80009e0:	40022000 	.word	0x40022000
 80009e4:	08192a3b 	.word	0x08192a3b
 80009e8:	4c5d6e7f 	.word	0x4c5d6e7f

080009ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009ec:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009f0:	f7ff ff80 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f4:	480c      	ldr	r0, [pc, #48]	@ (8000a28 <LoopForever+0x6>)
  ldr r1, =_edata
 80009f6:	490d      	ldr	r1, [pc, #52]	@ (8000a2c <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000a30 <LoopForever+0xe>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009fc:	e002      	b.n	8000a04 <LoopCopyDataInit>

080009fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a02:	3304      	adds	r3, #4

08000a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a08:	d3f9      	bcc.n	80009fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a38 <LoopForever+0x16>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a10:	e001      	b.n	8000a16 <LoopFillZerobss>

08000a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a14:	3204      	adds	r2, #4

08000a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a18:	d3fb      	bcc.n	8000a12 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a1a:	f004 fc59 	bl	80052d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a1e:	f7ff fc39 	bl	8000294 <main>

08000a22 <LoopForever>:

LoopForever:
    b LoopForever
 8000a22:	e7fe      	b.n	8000a22 <LoopForever>
  ldr   r0, =_estack
 8000a24:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a2c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a30:	08005358 	.word	0x08005358
  ldr r2, =_sbss
 8000a34:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a38:	20000128 	.word	0x20000128

08000a3c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a3c:	e7fe      	b.n	8000a3c <ADC1_IRQHandler>
	...

08000a40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a44:	2003      	movs	r0, #3
 8000a46:	f001 fce2 	bl	800240e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000a4a:	f003 f801 	bl	8003a50 <HAL_RCC_GetSysClockFreq>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <HAL_Init+0x44>)
 8000a52:	6a1b      	ldr	r3, [r3, #32]
 8000a54:	f003 030f 	and.w	r3, r3, #15
 8000a58:	490b      	ldr	r1, [pc, #44]	@ (8000a88 <HAL_Init+0x48>)
 8000a5a:	5ccb      	ldrb	r3, [r1, r3]
 8000a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a60:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <HAL_Init+0x4c>)
 8000a62:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000a64:	2004      	movs	r0, #4
 8000a66:	f001 fd19 	bl	800249c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a6a:	200f      	movs	r0, #15
 8000a6c:	f000 f810 	bl	8000a90 <HAL_InitTick>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e002      	b.n	8000a80 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a7a:	f7ff fe37 	bl	80006ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a7e:	2300      	movs	r3, #0
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	44020c00 	.word	0x44020c00
 8000a88:	08005330 	.word	0x08005330
 8000a8c:	20000000 	.word	0x20000000

08000a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000a9c:	4b33      	ldr	r3, [pc, #204]	@ (8000b6c <HAL_InitTick+0xdc>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d101      	bne.n	8000aa8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e05c      	b.n	8000b62 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000aa8:	4b31      	ldr	r3, [pc, #196]	@ (8000b70 <HAL_InitTick+0xe0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f003 0304 	and.w	r3, r3, #4
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d10c      	bne.n	8000ace <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <HAL_InitTick+0xe4>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b6c <HAL_InitTick+0xdc>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	4619      	mov	r1, r3
 8000abe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	e037      	b.n	8000b3e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000ace:	f001 fd3d 	bl	800254c <HAL_SYSTICK_GetCLKSourceConfig>
 8000ad2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d023      	beq.n	8000b22 <HAL_InitTick+0x92>
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d82d      	bhi.n	8000b3c <HAL_InitTick+0xac>
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d003      	beq.n	8000aee <HAL_InitTick+0x5e>
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d00d      	beq.n	8000b08 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000aec:	e026      	b.n	8000b3c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000aee:	4b21      	ldr	r3, [pc, #132]	@ (8000b74 <HAL_InitTick+0xe4>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b6c <HAL_InitTick+0xdc>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	4619      	mov	r1, r3
 8000af8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000afc:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b04:	60fb      	str	r3, [r7, #12]
        break;
 8000b06:	e01a      	b.n	8000b3e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b08:	4b18      	ldr	r3, [pc, #96]	@ (8000b6c <HAL_InitTick+0xdc>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b12:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b16:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b1e:	60fb      	str	r3, [r7, #12]
        break;
 8000b20:	e00d      	b.n	8000b3e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b22:	4b12      	ldr	r3, [pc, #72]	@ (8000b6c <HAL_InitTick+0xdc>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	461a      	mov	r2, r3
 8000b28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b38:	60fb      	str	r3, [r7, #12]
        break;
 8000b3a:	e000      	b.n	8000b3e <HAL_InitTick+0xae>
        break;
 8000b3c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000b3e:	68f8      	ldr	r0, [r7, #12]
 8000b40:	f001 fc8a 	bl	8002458 <HAL_SYSTICK_Config>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e009      	b.n	8000b62 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	6879      	ldr	r1, [r7, #4]
 8000b52:	f04f 30ff 	mov.w	r0, #4294967295
 8000b56:	f001 fc65 	bl	8002424 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000b5a:	4a07      	ldr	r2, [pc, #28]	@ (8000b78 <HAL_InitTick+0xe8>)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	e000e010 	.word	0xe000e010
 8000b74:	20000000 	.word	0x20000000
 8000b78:	20000004 	.word	0x20000004

08000b7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <HAL_IncTick+0x20>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_IncTick+0x24>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ba0 <HAL_IncTick+0x24>)
 8000b8e:	6013      	str	r3, [r2, #0]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20000124 	.word	0x20000124

08000ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	@ (8000bb8 <HAL_GetTick+0x14>)
 8000baa:	681b      	ldr	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	20000124 	.word	0x20000124

08000bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc4:	f7ff ffee 	bl	8000ba4 <HAL_GetTick>
 8000bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd4:	d005      	beq.n	8000be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c00 <HAL_Delay+0x44>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4413      	add	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000be2:	bf00      	nop
 8000be4:	f7ff ffde 	bl	8000ba4 <HAL_GetTick>
 8000be8:	4602      	mov	r2, r0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d8f7      	bhi.n	8000be4 <HAL_Delay+0x28>
  {
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000008 	.word	0x20000008

08000c04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
}
 8000c1e:	bf00      	nop
 8000c20:	370c      	adds	r7, #12
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
 8000c32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	609a      	str	r2, [r3, #8]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8000c7a:	f043 0201 	orr.w	r2, r3, #1
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8000c9a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8000c9e:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	42028000 	.word	0x42028000

08000cb8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b087      	sub	sp, #28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
 8000cc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	3360      	adds	r3, #96	@ 0x60
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	4413      	add	r3, r2
 8000cd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <LL_ADC_SetOffset+0x44>)
 8000cda:	4013      	ands	r3, r2
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000ce2:	683a      	ldr	r2, [r7, #0]
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000cf0:	bf00      	nop
 8000cf2:	371c      	adds	r7, #28
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	03fff000 	.word	0x03fff000

08000d00 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	3360      	adds	r3, #96	@ 0x60
 8000d0e:	461a      	mov	r2, r3
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	4413      	add	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b087      	sub	sp, #28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3360      	adds	r3, #96	@ 0x60
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000d56:	bf00      	nop
 8000d58:	371c      	adds	r7, #28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000d62:	b480      	push	{r7}
 8000d64:	b087      	sub	sp, #28
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	3360      	adds	r3, #96	@ 0x60
 8000d72:	461a      	mov	r2, r3
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	4413      	add	r3, r2
 8000d7a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	431a      	orrs	r2, r3
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000d8c:	bf00      	nop
 8000d8e:	371c      	adds	r7, #28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b087      	sub	sp, #28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	3360      	adds	r3, #96	@ 0x60
 8000da8:	461a      	mov	r2, r3
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	431a      	orrs	r2, r3
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000dc2:	bf00      	nop
 8000dc4:	371c      	adds	r7, #28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b083      	sub	sp, #12
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	695b      	ldr	r3, [r3, #20]
 8000ddc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	431a      	orrs	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	615a      	str	r2, [r3, #20]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d101      	bne.n	8000e0c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e000      	b.n	8000e0e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b087      	sub	sp, #28
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	3330      	adds	r3, #48	@ 0x30
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	0a1b      	lsrs	r3, r3, #8
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	4413      	add	r3, r2
 8000e38:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	f003 031f 	and.w	r3, r3, #31
 8000e44:	211f      	movs	r1, #31
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	401a      	ands	r2, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	0e9b      	lsrs	r3, r3, #26
 8000e52:	f003 011f 	and.w	r1, r3, #31
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	f003 031f 	and.w	r3, r3, #31
 8000e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e60:	431a      	orrs	r2, r3
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000e66:	bf00      	nop
 8000e68:	371c      	adds	r7, #28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b087      	sub	sp, #28
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	60f8      	str	r0, [r7, #12]
 8000e7a:	60b9      	str	r1, [r7, #8]
 8000e7c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	3314      	adds	r3, #20
 8000e82:	461a      	mov	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	0e5b      	lsrs	r3, r3, #25
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	f003 0304 	and.w	r3, r3, #4
 8000e8e:	4413      	add	r3, r2
 8000e90:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	0d1b      	lsrs	r3, r3, #20
 8000e9a:	f003 031f 	and.w	r3, r3, #31
 8000e9e:	2107      	movs	r1, #7
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	0d1b      	lsrs	r3, r3, #20
 8000eac:	f003 031f 	and.w	r3, r3, #31
 8000eb0:	6879      	ldr	r1, [r7, #4]
 8000eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000ebc:	bf00      	nop
 8000ebe:	371c      	adds	r7, #28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0318 	and.w	r3, r3, #24
 8000eea:	4908      	ldr	r1, [pc, #32]	@ (8000f0c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000eec:	40d9      	lsrs	r1, r3
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	400b      	ands	r3, r1
 8000ef2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	000fffff 	.word	0x000fffff

08000f10 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f003 031f 	and.w	r3, r3, #31
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000f58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6093      	str	r3, [r2, #8]
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f80:	d101      	bne.n	8000f86 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000fa4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000fa8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000fd0:	d101      	bne.n	8000fd6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ff4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ff8:	f043 0201 	orr.w	r2, r3, #1
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800101c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001020:	f043 0202 	orr.w	r2, r3, #2
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b01      	cmp	r3, #1
 8001046:	d101      	bne.n	800104c <LL_ADC_IsEnabled+0x18>
 8001048:	2301      	movs	r3, #1
 800104a:	e000      	b.n	800104e <LL_ADC_IsEnabled+0x1a>
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b02      	cmp	r3, #2
 800106c:	d101      	bne.n	8001072 <LL_ADC_IsDisableOngoing+0x18>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <LL_ADC_IsDisableOngoing+0x1a>
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001090:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001094:	f043 0204 	orr.w	r2, r3, #4
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010bc:	f043 0210 	orr.w	r2, r3, #16
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f003 0304 	and.w	r3, r3, #4
 80010e0:	2b04      	cmp	r3, #4
 80010e2:	d101      	bne.n	80010e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001106:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800110a:	f043 0220 	orr.w	r2, r3, #32
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f003 0308 	and.w	r3, r3, #8
 800112e:	2b08      	cmp	r3, #8
 8001130:	d101      	bne.n	8001136 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001132:	2301      	movs	r3, #1
 8001134:	e000      	b.n	8001138 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b089      	sub	sp, #36	@ 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e136      	b.n	80013cc <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001168:	2b00      	cmp	r3, #0
 800116a:	d109      	bne.n	8001180 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fac5 	bl	80006fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fef1 	bl	8000f6c <LL_ADC_IsDeepPowerDownEnabled>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fed7 	bl	8000f48 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff0c 	bl	8000fbc <LL_ADC_IsInternalRegulatorEnabled>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d115      	bne.n	80011d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fef0 	bl	8000f94 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011b4:	4b87      	ldr	r3, [pc, #540]	@ (80013d4 <HAL_ADC_Init+0x290>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	099b      	lsrs	r3, r3, #6
 80011ba:	4a87      	ldr	r2, [pc, #540]	@ (80013d8 <HAL_ADC_Init+0x294>)
 80011bc:	fba2 2303 	umull	r2, r3, r2, r3
 80011c0:	099b      	lsrs	r3, r3, #6
 80011c2:	3301      	adds	r3, #1
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011c8:	e002      	b.n	80011d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f9      	bne.n	80011ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff feee 	bl	8000fbc <LL_ADC_IsInternalRegulatorEnabled>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ea:	f043 0210 	orr.w	r2, r3, #16
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011f6:	f043 0201 	orr.w	r2, r3, #1
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff62 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 800120c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001212:	f003 0310 	and.w	r3, r3, #16
 8001216:	2b00      	cmp	r3, #0
 8001218:	f040 80cf 	bne.w	80013ba <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	2b00      	cmp	r3, #0
 8001220:	f040 80cb 	bne.w	80013ba <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001228:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800122c:	f043 0202 	orr.w	r2, r3, #2
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fefb 	bl	8001034 <LL_ADC_IsEnabled>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d110      	bne.n	8001266 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001244:	4865      	ldr	r0, [pc, #404]	@ (80013dc <HAL_ADC_Init+0x298>)
 8001246:	f7ff fef5 	bl	8001034 <LL_ADC_IsEnabled>
 800124a:	4604      	mov	r4, r0
 800124c:	4864      	ldr	r0, [pc, #400]	@ (80013e0 <HAL_ADC_Init+0x29c>)
 800124e:	f7ff fef1 	bl	8001034 <LL_ADC_IsEnabled>
 8001252:	4603      	mov	r3, r0
 8001254:	4323      	orrs	r3, r4
 8001256:	2b00      	cmp	r3, #0
 8001258:	d105      	bne.n	8001266 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	4619      	mov	r1, r3
 8001260:	4860      	ldr	r0, [pc, #384]	@ (80013e4 <HAL_ADC_Init+0x2a0>)
 8001262:	f7ff fccf 	bl	8000c04 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7e5b      	ldrb	r3, [r3, #25]
 800126a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001270:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001276:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800127c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001284:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d106      	bne.n	80012a2 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001298:	3b01      	subs	r3, #1
 800129a:	045b      	lsls	r3, r3, #17
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d009      	beq.n	80012be <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ae:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b6:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68da      	ldr	r2, [r3, #12]
 80012c4:	4b48      	ldr	r3, [pc, #288]	@ (80013e8 <HAL_ADC_Init+0x2a4>)
 80012c6:	4013      	ands	r3, r2
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	6812      	ldr	r2, [r2, #0]
 80012cc:	69b9      	ldr	r1, [r7, #24]
 80012ce:	430b      	orrs	r3, r1
 80012d0:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff16 	bl	800111e <LL_ADC_INJ_IsConversionOngoing>
 80012f2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d13d      	bne.n	8001376 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d13a      	bne.n	8001376 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	7e1b      	ldrb	r3, [r3, #24]
 8001304:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800130c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 800130e:	4313      	orrs	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800131c:	f023 0302 	bic.w	r3, r3, #2
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6812      	ldr	r2, [r2, #0]
 8001324:	69b9      	ldr	r1, [r7, #24]
 8001326:	430b      	orrs	r3, r1
 8001328:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001330:	2b01      	cmp	r3, #1
 8001332:	d118      	bne.n	8001366 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800133e:	f023 0304 	bic.w	r3, r3, #4
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800134a:	4311      	orrs	r1, r2
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001350:	4311      	orrs	r1, r2
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001356:	430a      	orrs	r2, r1
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f042 0201 	orr.w	r2, r2, #1
 8001362:	611a      	str	r2, [r3, #16]
 8001364:	e007      	b.n	8001376 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	691a      	ldr	r2, [r3, #16]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f022 0201 	bic.w	r2, r2, #1
 8001374:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d10c      	bne.n	8001398 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001384:	f023 010f 	bic.w	r1, r3, #15
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	1e5a      	subs	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	430a      	orrs	r2, r1
 8001394:	631a      	str	r2, [r3, #48]	@ 0x30
 8001396:	e007      	b.n	80013a8 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f022 020f 	bic.w	r2, r2, #15
 80013a6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ac:	f023 0303 	bic.w	r3, r3, #3
 80013b0:	f043 0201 	orr.w	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80013b8:	e007      	b.n	80013ca <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013be:	f043 0210 	orr.w	r2, r3, #16
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80013ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3724      	adds	r7, #36	@ 0x24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd90      	pop	{r4, r7, pc}
 80013d4:	20000000 	.word	0x20000000
 80013d8:	053e2d63 	.word	0x053e2d63
 80013dc:	42028000 	.word	0x42028000
 80013e0:	42028100 	.word	0x42028100
 80013e4:	42028300 	.word	0x42028300
 80013e8:	fff04007 	.word	0xfff04007

080013ec <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80013f4:	4857      	ldr	r0, [pc, #348]	@ (8001554 <HAL_ADC_Start+0x168>)
 80013f6:	f7ff fd8b 	bl	8000f10 <LL_ADC_GetMultimode>
 80013fa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fe65 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	f040 809c 	bne.w	8001546 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001414:	2b01      	cmp	r3, #1
 8001416:	d101      	bne.n	800141c <HAL_ADC_Start+0x30>
 8001418:	2302      	movs	r3, #2
 800141a:	e097      	b.n	800154c <HAL_ADC_Start+0x160>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f000 fe81 	bl	800212c <ADC_Enable>
 800142a:	4603      	mov	r3, r0
 800142c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800142e:	7dfb      	ldrb	r3, [r7, #23]
 8001430:	2b00      	cmp	r3, #0
 8001432:	f040 8083 	bne.w	800153c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800143e:	f023 0301 	bic.w	r3, r3, #1
 8001442:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a42      	ldr	r2, [pc, #264]	@ (8001558 <HAL_ADC_Start+0x16c>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d002      	beq.n	800145a <HAL_ADC_Start+0x6e>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	e000      	b.n	800145c <HAL_ADC_Start+0x70>
 800145a:	4b40      	ldr	r3, [pc, #256]	@ (800155c <HAL_ADC_Start+0x170>)
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	4293      	cmp	r3, r2
 8001462:	d002      	beq.n	800146a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d105      	bne.n	8001476 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800147e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001482:	d106      	bne.n	8001492 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001488:	f023 0206 	bic.w	r2, r3, #6
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001490:	e002      	b.n	8001498 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	221c      	movs	r2, #28
 800149e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001558 <HAL_ADC_Start+0x16c>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d002      	beq.n	80014b8 <HAL_ADC_Start+0xcc>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	e000      	b.n	80014ba <HAL_ADC_Start+0xce>
 80014b8:	4b28      	ldr	r3, [pc, #160]	@ (800155c <HAL_ADC_Start+0x170>)
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	4293      	cmp	r3, r2
 80014c0:	d008      	beq.n	80014d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d005      	beq.n	80014d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	2b05      	cmp	r3, #5
 80014cc:	d002      	beq.n	80014d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	2b09      	cmp	r3, #9
 80014d2:	d114      	bne.n	80014fe <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fdc2 	bl	8001080 <LL_ADC_REG_StartConversion>
 80014fc:	e025      	b.n	800154a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a12      	ldr	r2, [pc, #72]	@ (8001558 <HAL_ADC_Start+0x16c>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d002      	beq.n	800151a <HAL_ADC_Start+0x12e>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	e000      	b.n	800151c <HAL_ADC_Start+0x130>
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <HAL_ADC_Start+0x170>)
 800151c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00f      	beq.n	800154a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001532:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	659a      	str	r2, [r3, #88]	@ 0x58
 800153a:	e006      	b.n	800154a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001544:	e001      	b.n	800154a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001546:	2302      	movs	r3, #2
 8001548:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800154a:	7dfb      	ldrb	r3, [r7, #23]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	42028300 	.word	0x42028300
 8001558:	42028100 	.word	0x42028100
 800155c:	42028000 	.word	0x42028000

08001560 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800156e:	2b01      	cmp	r3, #1
 8001570:	d101      	bne.n	8001576 <HAL_ADC_Stop+0x16>
 8001572:	2302      	movs	r3, #2
 8001574:	e023      	b.n	80015be <HAL_ADC_Stop+0x5e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2201      	movs	r2, #1
 800157a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800157e:	2103      	movs	r1, #3
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 fd17 	bl	8001fb4 <ADC_ConversionStop>
 8001586:	4603      	mov	r3, r0
 8001588:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d111      	bne.n	80015b4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f000 fe4d 	bl	8002230 <ADC_Disable>
 8001596:	4603      	mov	r3, r0
 8001598:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d109      	bne.n	80015b4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	f043 0201 	orr.w	r2, r3, #1
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015d2:	4866      	ldr	r0, [pc, #408]	@ (800176c <HAL_ADC_PollForConversion+0x1a4>)
 80015d4:	f7ff fc9c 	bl	8000f10 <LL_ADC_GetMultimode>
 80015d8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d102      	bne.n	80015e8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80015e2:	2308      	movs	r3, #8
 80015e4:	61fb      	str	r3, [r7, #28]
 80015e6:	e02a      	b.n	800163e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d005      	beq.n	80015fa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b05      	cmp	r3, #5
 80015f2:	d002      	beq.n	80015fa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b09      	cmp	r3, #9
 80015f8:	d111      	bne.n	800161e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	2b00      	cmp	r3, #0
 8001606:	d007      	beq.n	8001618 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160c:	f043 0220 	orr.w	r2, r3, #32
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e0a4      	b.n	8001762 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001618:	2304      	movs	r3, #4
 800161a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800161c:	e00f      	b.n	800163e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800161e:	4853      	ldr	r0, [pc, #332]	@ (800176c <HAL_ADC_PollForConversion+0x1a4>)
 8001620:	f7ff fc84 	bl	8000f2c <LL_ADC_GetMultiDMATransfer>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d007      	beq.n	800163a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162e:	f043 0220 	orr.w	r2, r3, #32
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e093      	b.n	8001762 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800163a:	2304      	movs	r3, #4
 800163c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800163e:	f7ff fab1 	bl	8000ba4 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001644:	e021      	b.n	800168a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800164c:	d01d      	beq.n	800168a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800164e:	f7ff faa9 	bl	8000ba4 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	d302      	bcc.n	8001664 <HAL_ADC_PollForConversion+0x9c>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d112      	bne.n	800168a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	4013      	ands	r3, r2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10b      	bne.n	800168a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001676:	f043 0204 	orr.w	r2, r3, #4
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e06b      	b.n	8001762 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	4013      	ands	r3, r2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0d6      	beq.n	8001646 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800169c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff fba3 	bl	8000df4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d01c      	beq.n	80016ee <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7e5b      	ldrb	r3, [r3, #25]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d118      	bne.n	80016ee <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0308 	and.w	r3, r3, #8
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d111      	bne.n	80016ee <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d105      	bne.n	80016ee <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e6:	f043 0201 	orr.w	r2, r3, #1
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001770 <HAL_ADC_PollForConversion+0x1a8>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d002      	beq.n	80016fe <HAL_ADC_PollForConversion+0x136>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	e000      	b.n	8001700 <HAL_ADC_PollForConversion+0x138>
 80016fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <HAL_ADC_PollForConversion+0x1ac>)
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6812      	ldr	r2, [r2, #0]
 8001704:	4293      	cmp	r3, r2
 8001706:	d008      	beq.n	800171a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d005      	beq.n	800171a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	2b05      	cmp	r3, #5
 8001712:	d002      	beq.n	800171a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	2b09      	cmp	r3, #9
 8001718:	d104      	bne.n	8001724 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	61bb      	str	r3, [r7, #24]
 8001722:	e00c      	b.n	800173e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a11      	ldr	r2, [pc, #68]	@ (8001770 <HAL_ADC_PollForConversion+0x1a8>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d002      	beq.n	8001734 <HAL_ADC_PollForConversion+0x16c>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	e000      	b.n	8001736 <HAL_ADC_PollForConversion+0x16e>
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <HAL_ADC_PollForConversion+0x1ac>)
 8001736:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	2b08      	cmp	r3, #8
 8001742:	d104      	bne.n	800174e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2208      	movs	r2, #8
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	e008      	b.n	8001760 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d103      	bne.n	8001760 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	220c      	movs	r2, #12
 800175e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3720      	adds	r7, #32
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	42028300 	.word	0x42028300
 8001770:	42028100 	.word	0x42028100
 8001774:	42028000 	.word	0x42028000

08001778 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b0b6      	sub	sp, #216	@ 0xd8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d101      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x22>
 80017b2:	2302      	movs	r3, #2
 80017b4:	e3e6      	b.n	8001f84 <HAL_ADC_ConfigChannel+0x7f0>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2201      	movs	r2, #1
 80017ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fc84 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 83cb 	bne.w	8001f66 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d009      	beq.n	80017ec <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4ab0      	ldr	r2, [pc, #704]	@ (8001aa0 <HAL_ADC_ConfigChannel+0x30c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d109      	bne.n	80017f6 <HAL_ADC_ConfigChannel+0x62>
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	4aaf      	ldr	r2, [pc, #700]	@ (8001aa4 <HAL_ADC_ConfigChannel+0x310>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d104      	bne.n	80017f6 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fa4d 	bl	8000c90 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	6859      	ldr	r1, [r3, #4]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	f7ff fb09 	bl	8000e1a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fc5f 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001812:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fc7f 	bl	800111e <LL_ADC_INJ_IsConversionOngoing>
 8001820:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001824:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001828:	2b00      	cmp	r3, #0
 800182a:	f040 81dd 	bne.w	8001be8 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800182e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001832:	2b00      	cmp	r3, #0
 8001834:	f040 81d8 	bne.w	8001be8 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001840:	d10f      	bne.n	8001862 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6818      	ldr	r0, [r3, #0]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2200      	movs	r2, #0
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff fb10 	bl	8000e72 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fab7 	bl	8000dce <LL_ADC_SetSamplingTimeCommonConfig>
 8001860:	e00e      	b.n	8001880 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	6819      	ldr	r1, [r3, #0]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	461a      	mov	r2, r3
 8001870:	f7ff faff 	bl	8000e72 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff faa7 	bl	8000dce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	08db      	lsrs	r3, r3, #3
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d022      	beq.n	80018e8 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6818      	ldr	r0, [r3, #0]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	6919      	ldr	r1, [r3, #16]
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80018b2:	f7ff fa01 	bl	8000cb8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	6919      	ldr	r1, [r3, #16]
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	461a      	mov	r2, r3
 80018c4:	f7ff fa4d 	bl	8000d62 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d102      	bne.n	80018de <HAL_ADC_ConfigChannel+0x14a>
 80018d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018dc:	e000      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x14c>
 80018de:	2300      	movs	r3, #0
 80018e0:	461a      	mov	r2, r3
 80018e2:	f7ff fa59 	bl	8000d98 <LL_ADC_SetOffsetSaturation>
 80018e6:	e17f      	b.n	8001be8 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fa06 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10a      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x180>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff f9fb 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 800190a:	4603      	mov	r3, r0
 800190c:	0e9b      	lsrs	r3, r3, #26
 800190e:	f003 021f 	and.w	r2, r3, #31
 8001912:	e01e      	b.n	8001952 <HAL_ADC_ConfigChannel+0x1be>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2100      	movs	r1, #0
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff f9f0 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001920:	4603      	mov	r3, r0
 8001922:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001926:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800192a:	fa93 f3a3 	rbit	r3, r3
 800192e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8001932:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001936:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800193a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d101      	bne.n	8001946 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8001942:	2320      	movs	r3, #32
 8001944:	e004      	b.n	8001950 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8001946:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800194a:	fab3 f383 	clz	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800195a:	2b00      	cmp	r3, #0
 800195c:	d105      	bne.n	800196a <HAL_ADC_ConfigChannel+0x1d6>
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	0e9b      	lsrs	r3, r3, #26
 8001964:	f003 031f 	and.w	r3, r3, #31
 8001968:	e018      	b.n	800199c <HAL_ADC_ConfigChannel+0x208>
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001976:	fa93 f3a3 	rbit	r3, r3
 800197a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800197e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001982:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001986:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800198e:	2320      	movs	r3, #32
 8001990:	e004      	b.n	800199c <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8001992:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001996:	fab3 f383 	clz	r3, r3
 800199a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800199c:	429a      	cmp	r2, r3
 800199e:	d106      	bne.n	80019ae <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff f9bf 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2101      	movs	r1, #1
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff f9a3 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d10a      	bne.n	80019da <HAL_ADC_ConfigChannel+0x246>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2101      	movs	r1, #1
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff f998 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	0e9b      	lsrs	r3, r3, #26
 80019d4:	f003 021f 	and.w	r2, r3, #31
 80019d8:	e01e      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x284>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2101      	movs	r1, #1
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff f98d 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80019e6:	4603      	mov	r3, r0
 80019e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019f0:	fa93 f3a3 	rbit	r3, r3
 80019f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80019f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80019fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001a00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8001a08:	2320      	movs	r3, #32
 8001a0a:	e004      	b.n	8001a16 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8001a0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a10:	fab3 f383 	clz	r3, r3
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d105      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x29c>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	0e9b      	lsrs	r3, r3, #26
 8001a2a:	f003 031f 	and.w	r3, r3, #31
 8001a2e:	e018      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x2ce>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a3c:	fa93 f3a3 	rbit	r3, r3
 8001a40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001a44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001a4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8001a54:	2320      	movs	r3, #32
 8001a56:	e004      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8001a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d106      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff f95c 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2102      	movs	r1, #2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff f940 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10e      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x314>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2102      	movs	r1, #2
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff f935 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	0e9b      	lsrs	r3, r3, #26
 8001a9a:	f003 021f 	and.w	r2, r3, #31
 8001a9e:	e022      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x352>
 8001aa0:	04300002 	.word	0x04300002
 8001aa4:	407f0000 	.word	0x407f0000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2102      	movs	r1, #2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff f926 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001abe:	fa93 f3a3 	rbit	r3, r3
 8001ac2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001ac6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001aca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001ace:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8001ad6:	2320      	movs	r3, #32
 8001ad8:	e004      	b.n	8001ae4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8001ada:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ade:	fab3 f383 	clz	r3, r3
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d105      	bne.n	8001afe <HAL_ADC_ConfigChannel+0x36a>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	0e9b      	lsrs	r3, r3, #26
 8001af8:	f003 031f 	and.w	r3, r3, #31
 8001afc:	e016      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x398>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b0a:	fa93 f3a3 	rbit	r3, r3
 8001b0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001b10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001b12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8001b1e:	2320      	movs	r3, #32
 8001b20:	e004      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8001b22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d106      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2102      	movs	r1, #2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff f8f7 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2103      	movs	r1, #3
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff f8db 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10a      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x3d6>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2103      	movs	r1, #3
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff f8d0 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	0e9b      	lsrs	r3, r3, #26
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	e017      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x406>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2103      	movs	r1, #3
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff f8c5 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001b76:	4603      	mov	r3, r0
 8001b78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001b82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b84:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001b86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d101      	bne.n	8001b90 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001b8c:	2320      	movs	r3, #32
 8001b8e:	e003      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001b90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b92:	fab3 f383 	clz	r3, r3
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d105      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x41e>
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	0e9b      	lsrs	r3, r3, #26
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	e011      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x442>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001bba:	fa93 f3a3 	rbit	r3, r3
 8001bbe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001bc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8001bca:	2320      	movs	r3, #32
 8001bcc:	e003      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8001bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bd0:	fab3 f383 	clz	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d106      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2200      	movs	r2, #0
 8001be0:	2103      	movs	r1, #3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff f8a2 	bl	8000d2c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fa21 	bl	8001034 <LL_ADC_IsEnabled>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f040 813f 	bne.w	8001e78 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	6819      	ldr	r1, [r3, #0]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	461a      	mov	r2, r3
 8001c08:	f7ff f95e 	bl	8000ec8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	4a8e      	ldr	r2, [pc, #568]	@ (8001e4c <HAL_ADC_ConfigChannel+0x6b8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	f040 8130 	bne.w	8001e78 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10b      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x4ac>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	0e9b      	lsrs	r3, r3, #26
 8001c2e:	3301      	adds	r3, #1
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	2b09      	cmp	r3, #9
 8001c36:	bf94      	ite	ls
 8001c38:	2301      	movls	r3, #1
 8001c3a:	2300      	movhi	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	e019      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x4e0>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c48:	fa93 f3a3 	rbit	r3, r3
 8001c4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001c4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c50:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001c52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8001c58:	2320      	movs	r3, #32
 8001c5a:	e003      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8001c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c5e:	fab3 f383 	clz	r3, r3
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	3301      	adds	r3, #1
 8001c66:	f003 031f 	and.w	r3, r3, #31
 8001c6a:	2b09      	cmp	r3, #9
 8001c6c:	bf94      	ite	ls
 8001c6e:	2301      	movls	r3, #1
 8001c70:	2300      	movhi	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d079      	beq.n	8001d6c <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d107      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x500>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	0e9b      	lsrs	r3, r3, #26
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	069b      	lsls	r3, r3, #26
 8001c8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c92:	e015      	b.n	8001cc0 <HAL_ADC_ConfigChannel+0x52c>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c9c:	fa93 f3a3 	rbit	r3, r3
 8001ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001ca2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ca4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d101      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8001cac:	2320      	movs	r3, #32
 8001cae:	e003      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8001cb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cb2:	fab3 f383 	clz	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	3301      	adds	r3, #1
 8001cba:	069b      	lsls	r3, r3, #26
 8001cbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d109      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x54c>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	0e9b      	lsrs	r3, r3, #26
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	f003 031f 	and.w	r3, r3, #31
 8001cd8:	2101      	movs	r1, #1
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	e017      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x57c>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8001cf8:	2320      	movs	r3, #32
 8001cfa:	e003      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8001cfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cfe:	fab3 f383 	clz	r3, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	3301      	adds	r3, #1
 8001d06:	f003 031f 	and.w	r3, r3, #31
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	ea42 0103 	orr.w	r1, r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10a      	bne.n	8001d36 <HAL_ADC_ConfigChannel+0x5a2>
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	0e9b      	lsrs	r3, r3, #26
 8001d26:	3301      	adds	r3, #1
 8001d28:	f003 021f 	and.w	r2, r3, #31
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	051b      	lsls	r3, r3, #20
 8001d34:	e018      	b.n	8001d68 <HAL_ADC_ConfigChannel+0x5d4>
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d3e:	fa93 f3a3 	rbit	r3, r3
 8001d42:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8001d4e:	2320      	movs	r3, #32
 8001d50:	e003      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8001d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d54:	fab3 f383 	clz	r3, r3
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4613      	mov	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	4413      	add	r3, r2
 8001d66:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d68:	430b      	orrs	r3, r1
 8001d6a:	e080      	b.n	8001e6e <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d107      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x5f4>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	0e9b      	lsrs	r3, r3, #26
 8001d7e:	3301      	adds	r3, #1
 8001d80:	069b      	lsls	r3, r3, #26
 8001d82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d86:	e015      	b.n	8001db4 <HAL_ADC_ConfigChannel+0x620>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d90:	fa93 f3a3 	rbit	r3, r3
 8001d94:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d98:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8001da0:	2320      	movs	r3, #32
 8001da2:	e003      	b.n	8001dac <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8001da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001da6:	fab3 f383 	clz	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3301      	adds	r3, #1
 8001dae:	069b      	lsls	r3, r3, #26
 8001db0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_ADC_ConfigChannel+0x640>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	0e9b      	lsrs	r3, r3, #26
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd2:	e017      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x670>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	fa93 f3a3 	rbit	r3, r3
 8001de0:	61fb      	str	r3, [r7, #28]
  return result;
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8001dec:	2320      	movs	r3, #32
 8001dee:	e003      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	3301      	adds	r3, #1
 8001dfa:	f003 031f 	and.w	r3, r3, #31
 8001dfe:	2101      	movs	r1, #1
 8001e00:	fa01 f303 	lsl.w	r3, r1, r3
 8001e04:	ea42 0103 	orr.w	r1, r2, r3
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10d      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x69c>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0e9b      	lsrs	r3, r3, #26
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	3b1e      	subs	r3, #30
 8001e28:	051b      	lsls	r3, r3, #20
 8001e2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e2e:	e01d      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x6d8>
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	fa93 f3a3 	rbit	r3, r3
 8001e3c:	613b      	str	r3, [r7, #16]
  return result;
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d103      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8001e48:	2320      	movs	r3, #32
 8001e4a:	e005      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x6c4>
 8001e4c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	fab3 f383 	clz	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f003 021f 	and.w	r2, r3, #31
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	3b1e      	subs	r3, #30
 8001e66:	051b      	lsls	r3, r3, #20
 8001e68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e6c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e72:	4619      	mov	r1, r3
 8001e74:	f7fe fffd 	bl	8000e72 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4b43      	ldr	r3, [pc, #268]	@ (8001f8c <HAL_ADC_ConfigChannel+0x7f8>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d079      	beq.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e84:	4842      	ldr	r0, [pc, #264]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7fc>)
 8001e86:	f7fe fee3 	bl	8000c50 <LL_ADC_GetCommonPathInternalCh>
 8001e8a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a40      	ldr	r2, [pc, #256]	@ (8001f94 <HAL_ADC_ConfigChannel+0x800>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d124      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001e9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d11e      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8001f98 <HAL_ADC_ConfigChannel+0x804>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d164      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001eb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4835      	ldr	r0, [pc, #212]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7fc>)
 8001eba:	f7fe feb6 	bl	8000c2a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ebe:	4b37      	ldr	r3, [pc, #220]	@ (8001f9c <HAL_ADC_ConfigChannel+0x808>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	099b      	lsrs	r3, r3, #6
 8001ec4:	4a36      	ldr	r2, [pc, #216]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x80c>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	099b      	lsrs	r3, r3, #6
 8001ecc:	3301      	adds	r3, #1
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ed2:	e002      	b.n	8001eda <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f9      	bne.n	8001ed4 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ee0:	e04a      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a2f      	ldr	r2, [pc, #188]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x810>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d113      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001eec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ef0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10d      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x814>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d13a      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4820      	ldr	r0, [pc, #128]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7fc>)
 8001f0e:	f7fe fe8c 	bl	8000c2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f12:	e031      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a24      	ldr	r2, [pc, #144]	@ (8001fac <HAL_ADC_ConfigChannel+0x818>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d113      	bne.n	8001f46 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10d      	bne.n	8001f46 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8001f98 <HAL_ADC_ConfigChannel+0x804>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d121      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4814      	ldr	r0, [pc, #80]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7fc>)
 8001f40:	f7fe fe73 	bl	8000c2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8001f44:	e018      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a19      	ldr	r2, [pc, #100]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x81c>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d113      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a10      	ldr	r2, [pc, #64]	@ (8001f98 <HAL_ADC_ConfigChannel+0x804>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d00e      	beq.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fe84 	bl	8000c6c <LL_ADC_EnableChannelVDDcore>
 8001f64:	e008      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6a:	f043 0220 	orr.w	r2, r3, #32
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001f80:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	37d8      	adds	r7, #216	@ 0xd8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	80080000 	.word	0x80080000
 8001f90:	42028300 	.word	0x42028300
 8001f94:	c3210000 	.word	0xc3210000
 8001f98:	42028000 	.word	0x42028000
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	053e2d63 	.word	0x053e2d63
 8001fa4:	43290000 	.word	0x43290000
 8001fa8:	42028100 	.word	0x42028100
 8001fac:	c7520000 	.word	0xc7520000
 8001fb0:	475a0000 	.word	0x475a0000

08001fb4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff f880 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001fd0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff f8a1 	bl	800111e <LL_ADC_INJ_IsConversionOngoing>
 8001fdc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d103      	bne.n	8001fec <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8098 	beq.w	800211c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d02a      	beq.n	8002050 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7e5b      	ldrb	r3, [r3, #25]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d126      	bne.n	8002050 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	7e1b      	ldrb	r3, [r3, #24]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d122      	bne.n	8002050 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800200a:	2301      	movs	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800200e:	e014      	b.n	800203a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	4a45      	ldr	r2, [pc, #276]	@ (8002128 <ADC_ConversionStop+0x174>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d90d      	bls.n	8002034 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201c:	f043 0210 	orr.w	r2, r3, #16
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002028:	f043 0201 	orr.w	r2, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e074      	b.n	800211e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	3301      	adds	r3, #1
 8002038:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002044:	2b40      	cmp	r3, #64	@ 0x40
 8002046:	d1e3      	bne.n	8002010 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2240      	movs	r2, #64	@ 0x40
 800204e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d014      	beq.n	8002080 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff f838 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00c      	beq.n	8002080 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fff5 	bl	800105a <LL_ADC_IsDisableOngoing>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d104      	bne.n	8002080 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff f814 	bl	80010a8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d014      	beq.n	80020b0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff f847 	bl	800111e <LL_ADC_INJ_IsConversionOngoing>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00c      	beq.n	80020b0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe ffdd 	bl	800105a <LL_ADC_IsDisableOngoing>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d104      	bne.n	80020b0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff f823 	bl	80010f6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d005      	beq.n	80020c2 <ADC_ConversionStop+0x10e>
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d105      	bne.n	80020c8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80020bc:	230c      	movs	r3, #12
 80020be:	617b      	str	r3, [r7, #20]
        break;
 80020c0:	e005      	b.n	80020ce <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80020c2:	2308      	movs	r3, #8
 80020c4:	617b      	str	r3, [r7, #20]
        break;
 80020c6:	e002      	b.n	80020ce <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80020c8:	2304      	movs	r3, #4
 80020ca:	617b      	str	r3, [r7, #20]
        break;
 80020cc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80020ce:	f7fe fd69 	bl	8000ba4 <HAL_GetTick>
 80020d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80020d4:	e01b      	b.n	800210e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80020d6:	f7fe fd65 	bl	8000ba4 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b05      	cmp	r3, #5
 80020e2:	d914      	bls.n	800210e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00d      	beq.n	800210e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f6:	f043 0210 	orr.w	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002102:	f043 0201 	orr.w	r2, r3, #1
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e007      	b.n	800211e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	4013      	ands	r3, r2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1dc      	bne.n	80020d6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3720      	adds	r7, #32
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	a33fffff 	.word	0xa33fffff

0800212c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7fe ff79 	bl	8001034 <LL_ADC_IsEnabled>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d166      	bne.n	8002216 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	4b34      	ldr	r3, [pc, #208]	@ (8002220 <ADC_Enable+0xf4>)
 8002150:	4013      	ands	r3, r2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00d      	beq.n	8002172 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215a:	f043 0210 	orr.w	r2, r3, #16
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002166:	f043 0201 	orr.w	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e052      	b.n	8002218 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe ff34 	bl	8000fe4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800217c:	4829      	ldr	r0, [pc, #164]	@ (8002224 <ADC_Enable+0xf8>)
 800217e:	f7fe fd67 	bl	8000c50 <LL_ADC_GetCommonPathInternalCh>
 8002182:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002184:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002188:	2b00      	cmp	r3, #0
 800218a:	d010      	beq.n	80021ae <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800218c:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <ADC_Enable+0xfc>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	099b      	lsrs	r3, r3, #6
 8002192:	4a26      	ldr	r2, [pc, #152]	@ (800222c <ADC_Enable+0x100>)
 8002194:	fba2 2303 	umull	r2, r3, r2, r3
 8002198:	099b      	lsrs	r3, r3, #6
 800219a:	3301      	adds	r3, #1
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021a0:	e002      	b.n	80021a8 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f9      	bne.n	80021a2 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021ae:	f7fe fcf9 	bl	8000ba4 <HAL_GetTick>
 80021b2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021b4:	e028      	b.n	8002208 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe ff3a 	bl	8001034 <LL_ADC_IsEnabled>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d104      	bne.n	80021d0 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe ff0a 	bl	8000fe4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021d0:	f7fe fce8 	bl	8000ba4 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d914      	bls.n	8002208 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d00d      	beq.n	8002208 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f0:	f043 0210 	orr.w	r2, r3, #16
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e007      	b.n	8002218 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b01      	cmp	r3, #1
 8002214:	d1cf      	bne.n	80021b6 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	8000003f 	.word	0x8000003f
 8002224:	42028300 	.word	0x42028300
 8002228:	20000000 	.word	0x20000000
 800222c:	053e2d63 	.word	0x053e2d63

08002230 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4618      	mov	r0, r3
 800223e:	f7fe ff0c 	bl	800105a <LL_ADC_IsDisableOngoing>
 8002242:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe fef3 	bl	8001034 <LL_ADC_IsEnabled>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d047      	beq.n	80022e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d144      	bne.n	80022e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 030d 	and.w	r3, r3, #13
 8002264:	2b01      	cmp	r3, #1
 8002266:	d10c      	bne.n	8002282 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe fecd 	bl	800100c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2203      	movs	r2, #3
 8002278:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800227a:	f7fe fc93 	bl	8000ba4 <HAL_GetTick>
 800227e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002280:	e029      	b.n	80022d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002286:	f043 0210 	orr.w	r2, r3, #16
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002292:	f043 0201 	orr.w	r2, r3, #1
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e023      	b.n	80022e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800229e:	f7fe fc81 	bl	8000ba4 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d914      	bls.n	80022d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00d      	beq.n	80022d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	f043 0210 	orr.w	r2, r3, #16
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ca:	f043 0201 	orr.w	r2, r3, #1
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e007      	b.n	80022e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1dc      	bne.n	800229e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800230c:	4013      	ands	r3, r2
 800230e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800231c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002322:	4a04      	ldr	r2, [pc, #16]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	60d3      	str	r3, [r2, #12]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800233c:	4b04      	ldr	r3, [pc, #16]	@ (8002350 <__NVIC_GetPriorityGrouping+0x18>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 0307 	and.w	r3, r3, #7
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002364:	2b00      	cmp	r3, #0
 8002366:	db0a      	blt.n	800237e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	b2da      	uxtb	r2, r3
 800236c:	490c      	ldr	r1, [pc, #48]	@ (80023a0 <__NVIC_SetPriority+0x4c>)
 800236e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002372:	0112      	lsls	r2, r2, #4
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	440b      	add	r3, r1
 8002378:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800237c:	e00a      	b.n	8002394 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4908      	ldr	r1, [pc, #32]	@ (80023a4 <__NVIC_SetPriority+0x50>)
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	3b04      	subs	r3, #4
 800238c:	0112      	lsls	r2, r2, #4
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	440b      	add	r3, r1
 8002392:	761a      	strb	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000e100 	.word	0xe000e100
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	@ 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f1c3 0307 	rsb	r3, r3, #7
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	bf28      	it	cs
 80023c6:	2304      	movcs	r3, #4
 80023c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3304      	adds	r3, #4
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d902      	bls.n	80023d8 <NVIC_EncodePriority+0x30>
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3b03      	subs	r3, #3
 80023d6:	e000      	b.n	80023da <NVIC_EncodePriority+0x32>
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	f04f 32ff 	mov.w	r2, #4294967295
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43da      	mvns	r2, r3
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	401a      	ands	r2, r3
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023f0:	f04f 31ff 	mov.w	r1, #4294967295
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	fa01 f303 	lsl.w	r3, r1, r3
 80023fa:	43d9      	mvns	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	4313      	orrs	r3, r2
         );
}
 8002402:	4618      	mov	r0, r3
 8002404:	3724      	adds	r7, #36	@ 0x24
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff ff6a 	bl	80022f0 <__NVIC_SetPriorityGrouping>
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
 8002430:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002432:	f7ff ff81 	bl	8002338 <__NVIC_GetPriorityGrouping>
 8002436:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	6978      	ldr	r0, [r7, #20]
 800243e:	f7ff ffb3 	bl	80023a8 <NVIC_EncodePriority>
 8002442:	4602      	mov	r2, r0
 8002444:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff82 	bl	8002354 <__NVIC_SetPriority>
}
 8002450:	bf00      	nop
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3b01      	subs	r3, #1
 8002464:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002468:	d301      	bcc.n	800246e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800246a:	2301      	movs	r3, #1
 800246c:	e00d      	b.n	800248a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800246e:	4a0a      	ldr	r2, [pc, #40]	@ (8002498 <HAL_SYSTICK_Config+0x40>)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	3b01      	subs	r3, #1
 8002474:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002476:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <HAL_SYSTICK_Config+0x40>)
 8002478:	2200      	movs	r2, #0
 800247a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <HAL_SYSTICK_Config+0x40>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a05      	ldr	r2, [pc, #20]	@ (8002498 <HAL_SYSTICK_Config+0x40>)
 8002482:	f043 0303 	orr.w	r3, r3, #3
 8002486:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000e010 	.word	0xe000e010

0800249c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d844      	bhi.n	8002534 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80024aa:	a201      	add	r2, pc, #4	@ (adr r2, 80024b0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80024ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b0:	080024d3 	.word	0x080024d3
 80024b4:	080024f1 	.word	0x080024f1
 80024b8:	08002513 	.word	0x08002513
 80024bc:	08002535 	.word	0x08002535
 80024c0:	080024c5 	.word	0x080024c5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024ca:	f043 0304 	orr.w	r3, r3, #4
 80024ce:	6013      	str	r3, [r2, #0]
      break;
 80024d0:	e031      	b.n	8002536 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024d8:	f023 0304 	bic.w	r3, r3, #4
 80024dc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80024de:	4b1a      	ldr	r3, [pc, #104]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024e4:	4a18      	ldr	r2, [pc, #96]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024e6:	f023 030c 	bic.w	r3, r3, #12
 80024ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80024ee:	e022      	b.n	8002536 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024f0:	4b14      	ldr	r3, [pc, #80]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a13      	ldr	r2, [pc, #76]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024f6:	f023 0304 	bic.w	r3, r3, #4
 80024fa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80024fc:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002502:	f023 030c 	bic.w	r3, r3, #12
 8002506:	4a10      	ldr	r2, [pc, #64]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002508:	f043 0304 	orr.w	r3, r3, #4
 800250c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002510:	e011      	b.n	8002536 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a0b      	ldr	r2, [pc, #44]	@ (8002544 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002518:	f023 0304 	bic.w	r3, r3, #4
 800251c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002520:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002524:	f023 030c 	bic.w	r3, r3, #12
 8002528:	4a07      	ldr	r2, [pc, #28]	@ (8002548 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800252a:	f043 0308 	orr.w	r3, r3, #8
 800252e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002532:	e000      	b.n	8002536 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002534:	bf00      	nop
  }
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000e010 	.word	0xe000e010
 8002548:	44020c00 	.word	0x44020c00

0800254c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002552:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d002      	beq.n	8002564 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800255e:	2304      	movs	r3, #4
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	e01e      	b.n	80025a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002564:	4b13      	ldr	r3, [pc, #76]	@ (80025b4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002566:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	2b08      	cmp	r3, #8
 8002574:	d00f      	beq.n	8002596 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d80f      	bhi.n	800259c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	2b04      	cmp	r3, #4
 8002586:	d003      	beq.n	8002590 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002588:	e008      	b.n	800259c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
        break;
 800258e:	e008      	b.n	80025a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002590:	2301      	movs	r3, #1
 8002592:	607b      	str	r3, [r7, #4]
        break;
 8002594:	e005      	b.n	80025a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002596:	2302      	movs	r3, #2
 8002598:	607b      	str	r3, [r7, #4]
        break;
 800259a:	e002      	b.n	80025a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800259c:	2300      	movs	r3, #0
 800259e:	607b      	str	r3, [r7, #4]
        break;
 80025a0:	bf00      	nop
    }
  }
  return systick_source;
 80025a2:	687b      	ldr	r3, [r7, #4]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000e010 	.word	0xe000e010
 80025b4:	44020c00 	.word	0x44020c00

080025b8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e147      	b.n	800285a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d106      	bne.n	80025e4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7fe f8ee 	bl	80007c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	699a      	ldr	r2, [r3, #24]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0210 	bic.w	r2, r2, #16
 80025f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025f4:	f7fe fad6 	bl	8000ba4 <HAL_GetTick>
 80025f8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80025fa:	e012      	b.n	8002622 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80025fc:	f7fe fad2 	bl	8000ba4 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b0a      	cmp	r3, #10
 8002608:	d90b      	bls.n	8002622 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260e:	f043 0201 	orr.w	r2, r3, #1
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2203      	movs	r2, #3
 800261a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e11b      	b.n	800285a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b08      	cmp	r3, #8
 800262e:	d0e5      	beq.n	80025fc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	699a      	ldr	r2, [r3, #24]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0201 	orr.w	r2, r2, #1
 800263e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002640:	f7fe fab0 	bl	8000ba4 <HAL_GetTick>
 8002644:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002646:	e012      	b.n	800266e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002648:	f7fe faac 	bl	8000ba4 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b0a      	cmp	r3, #10
 8002654:	d90b      	bls.n	800266e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2203      	movs	r2, #3
 8002666:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e0f5      	b.n	800285a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d0e5      	beq.n	8002648 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	699a      	ldr	r2, [r3, #24]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0202 	orr.w	r2, r2, #2
 800268a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a74      	ldr	r2, [pc, #464]	@ (8002864 <HAL_FDCAN_Init+0x2ac>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d103      	bne.n	800269e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002696:	4a74      	ldr	r2, [pc, #464]	@ (8002868 <HAL_FDCAN_Init+0x2b0>)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7c1b      	ldrb	r3, [r3, #16]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d108      	bne.n	80026b8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	699a      	ldr	r2, [r3, #24]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026b4:	619a      	str	r2, [r3, #24]
 80026b6:	e007      	b.n	80026c8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699a      	ldr	r2, [r3, #24]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026c6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	7c5b      	ldrb	r3, [r3, #17]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d108      	bne.n	80026e2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	699a      	ldr	r2, [r3, #24]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026de:	619a      	str	r2, [r3, #24]
 80026e0:	e007      	b.n	80026f2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	699a      	ldr	r2, [r3, #24]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80026f0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	7c9b      	ldrb	r3, [r3, #18]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d108      	bne.n	800270c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699a      	ldr	r2, [r3, #24]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002708:	619a      	str	r2, [r3, #24]
 800270a:	e007      	b.n	800271c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	699a      	ldr	r2, [r3, #24]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800271a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699a      	ldr	r2, [r3, #24]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002740:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	691a      	ldr	r2, [r3, #16]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0210 	bic.w	r2, r2, #16
 8002750:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d108      	bne.n	800276c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	699a      	ldr	r2, [r3, #24]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f042 0204 	orr.w	r2, r2, #4
 8002768:	619a      	str	r2, [r3, #24]
 800276a:	e02c      	b.n	80027c6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d028      	beq.n	80027c6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d01c      	beq.n	80027b6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699a      	ldr	r2, [r3, #24]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800278a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691a      	ldr	r2, [r3, #16]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0210 	orr.w	r2, r2, #16
 800279a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d110      	bne.n	80027c6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	699a      	ldr	r2, [r3, #24]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0220 	orr.w	r2, r2, #32
 80027b2:	619a      	str	r2, [r3, #24]
 80027b4:	e007      	b.n	80027c6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	699a      	ldr	r2, [r3, #24]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f042 0220 	orr.w	r2, r2, #32
 80027c4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80027d6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80027de:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80027ee:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80027f0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027fa:	d115      	bne.n	8002828 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002806:	3b01      	subs	r3, #1
 8002808:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800280a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	3b01      	subs	r3, #1
 8002812:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002814:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	3b01      	subs	r3, #1
 800281e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002824:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002826:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f8da 	bl	80029f8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	4000a400 	.word	0x4000a400
 8002868:	4000a500 	.word	0x4000a500

0800286c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800286c:	b480      	push	{r7}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800287c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800287e:	7dfb      	ldrb	r3, [r7, #23]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d002      	beq.n	800288a <HAL_FDCAN_ConfigFilter+0x1e>
 8002884:	7dfb      	ldrb	r3, [r7, #23]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d13d      	bne.n	8002906 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d119      	bne.n	80028c6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800289e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80028a6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80028ac:	4313      	orrs	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	e01d      	b.n	8002902 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	075a      	lsls	r2, r3, #29
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	079a      	lsls	r2, r3, #30
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	4313      	orrs	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	4413      	add	r3, r2
 80028ee:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	3304      	adds	r3, #4
 80028fa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	e006      	b.n	8002914 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800290a:	f043 0202 	orr.w	r2, r3, #2
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
  }
}
 8002914:	4618      	mov	r0, r3
 8002916:	371c      	adds	r7, #28
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b01      	cmp	r3, #1
 8002932:	d110      	bne.n	8002956 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699a      	ldr	r2, [r3, #24]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0201 	bic.w	r2, r2, #1
 800294a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	e006      	b.n	8002964 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295a:	f043 0204 	orr.w	r2, r3, #4
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
  }
}
 8002964:	4618      	mov	r0, r3
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d12c      	bne.n	80029e2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e023      	b.n	80029f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80029b0:	0c1b      	lsrs	r3, r3, #16
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f87c 	bl	8002abc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2101      	movs	r1, #1
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	fa01 f202 	lsl.w	r2, r1, r2
 80029d0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80029d4:	2201      	movs	r2, #1
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	409a      	lsls	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e006      	b.n	80029f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e6:	f043 0208 	orr.w	r2, r3, #8
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
  }
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3718      	adds	r7, #24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002a00:	4b2c      	ldr	r3, [pc, #176]	@ (8002ab4 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8002a02:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a2b      	ldr	r2, [pc, #172]	@ (8002ab8 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d103      	bne.n	8002a16 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002a14:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a24:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a2c:	041a      	lsls	r2, r3, #16
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a4a:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a52:	061a      	lsls	r2, r3, #24
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	e005      	b.n	8002a98 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	3304      	adds	r3, #4
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d3f3      	bcc.n	8002a8c <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	4000ac00 	.word	0x4000ac00
 8002ab8:	4000a800 	.word	0x4000a800

08002abc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b089      	sub	sp, #36	@ 0x24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10a      	bne.n	8002ae8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002ada:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	e00a      	b.n	8002afe <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002af0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002af6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002af8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002afc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002b08:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002b0e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002b14:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	4613      	mov	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	440b      	add	r3, r1
 8002b30:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	69fa      	ldr	r2, [r7, #28]
 8002b36:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	3304      	adds	r3, #4
 8002b3c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	3304      	adds	r3, #4
 8002b48:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	617b      	str	r3, [r7, #20]
 8002b4e:	e020      	b.n	8002b92 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	3303      	adds	r3, #3
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	4413      	add	r3, r2
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	3302      	adds	r3, #2
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	440b      	add	r3, r1
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002b68:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	440b      	add	r3, r1
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002b76:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002b78:	6879      	ldr	r1, [r7, #4]
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	440a      	add	r2, r1
 8002b7e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002b80:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	3304      	adds	r3, #4
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	4a06      	ldr	r2, [pc, #24]	@ (8002bb0 <FDCAN_CopyMessageToRAM+0xf4>)
 8002b98:	5cd3      	ldrb	r3, [r2, r3]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d3d6      	bcc.n	8002b50 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	3724      	adds	r7, #36	@ 0x24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	08005340 	.word	0x08005340

08002bb4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b087      	sub	sp, #28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002bc2:	e142      	b.n	8002e4a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	2101      	movs	r1, #1
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f000 8134 	beq.w	8002e44 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x38>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b12      	cmp	r3, #18
 8002bea:	d125      	bne.n	8002c38 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3208      	adds	r2, #8
 8002bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	220f      	movs	r2, #15
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	f003 020f 	and.w	r2, r3, #15
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	08da      	lsrs	r2, r3, #3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	3208      	adds	r2, #8
 8002c32:	6979      	ldr	r1, [r7, #20]
 8002c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	2203      	movs	r2, #3
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0203 	and.w	r2, r3, #3
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d00b      	beq.n	8002c8c <HAL_GPIO_Init+0xd8>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d007      	beq.n	8002c8c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c80:	2b11      	cmp	r3, #17
 8002c82:	d003      	beq.n	8002c8c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b12      	cmp	r3, #18
 8002c8a:	d130      	bne.n	8002cee <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	2203      	movs	r2, #3
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	091b      	lsrs	r3, r3, #4
 8002cd8:	f003 0201 	and.w	r2, r3, #1
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d109      	bne.n	8002d0e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d11b      	bne.n	8002d3e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d017      	beq.n	8002d3e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	2203      	movs	r2, #3
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	4013      	ands	r3, r2
 8002d24:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d07c      	beq.n	8002e44 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002d4a:	4a47      	ldr	r2, [pc, #284]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	3318      	adds	r3, #24
 8002d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d56:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	220f      	movs	r2, #15
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	43db      	mvns	r3, r3
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	0a9a      	lsrs	r2, r3, #10
 8002d72:	4b3e      	ldr	r3, [pc, #248]	@ (8002e6c <HAL_GPIO_Init+0x2b8>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	f002 0203 	and.w	r2, r2, #3
 8002d7c:	00d2      	lsls	r2, r2, #3
 8002d7e:	4093      	lsls	r3, r2
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002d86:	4938      	ldr	r1, [pc, #224]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	089b      	lsrs	r3, r3, #2
 8002d8c:	3318      	adds	r3, #24
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002d94:	4b34      	ldr	r3, [pc, #208]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	4013      	ands	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002db8:	4a2b      	ldr	r2, [pc, #172]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002de2:	4a21      	ldr	r2, [pc, #132]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002de8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dee:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	43db      	mvns	r3, r3
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	4013      	ands	r3, r2
 8002df8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002e0e:	4a16      	ldr	r2, [pc, #88]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002e16:	4b14      	ldr	r3, [pc, #80]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e1c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	43db      	mvns	r3, r3
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4013      	ands	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <HAL_GPIO_Init+0x2b4>)
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	3301      	adds	r3, #1
 8002e48:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f47f aeb5 	bne.w	8002bc4 <HAL_GPIO_Init+0x10>
  }
}
 8002e5a:	bf00      	nop
 8002e5c:	bf00      	nop
 8002e5e:	371c      	adds	r7, #28
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	44022000 	.word	0x44022000
 8002e6c:	002f7f7f 	.word	0x002f7f7f

08002e70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d102      	bne.n	8002e84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	f000 bc28 	b.w	80036d4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e84:	4b94      	ldr	r3, [pc, #592]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	f003 0318 	and.w	r3, r3, #24
 8002e8c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002e8e:	4b92      	ldr	r3, [pc, #584]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d05b      	beq.n	8002f5c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d005      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x46>
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	2b18      	cmp	r3, #24
 8002eae:	d114      	bne.n	8002eda <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d111      	bne.n	8002eda <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d102      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	f000 bc08 	b.w	80036d4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002ec4:	4b84      	ldr	r3, [pc, #528]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	041b      	lsls	r3, r3, #16
 8002ed2:	4981      	ldr	r1, [pc, #516]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002ed8:	e040      	b.n	8002f5c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d023      	beq.n	8002f2a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002ee2:	4b7d      	ldr	r3, [pc, #500]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a7c      	ldr	r2, [pc, #496]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eee:	f7fd fe59 	bl	8000ba4 <HAL_GetTick>
 8002ef2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002ef6:	f7fd fe55 	bl	8000ba4 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e3e5      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002f08:	4b73      	ldr	r3, [pc, #460]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002f14:	4b70      	ldr	r3, [pc, #448]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	041b      	lsls	r3, r3, #16
 8002f22:	496d      	ldr	r1, [pc, #436]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	618b      	str	r3, [r1, #24]
 8002f28:	e018      	b.n	8002f5c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f2a:	4b6b      	ldr	r3, [pc, #428]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a6a      	ldr	r2, [pc, #424]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f36:	f7fd fe35 	bl	8000ba4 <HAL_GetTick>
 8002f3a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002f3e:	f7fd fe31 	bl	8000ba4 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e3c1      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002f50:	4b61      	ldr	r3, [pc, #388]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1f0      	bne.n	8002f3e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 80a0 	beq.w	80030aa <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	2b10      	cmp	r3, #16
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_OscConfig+0x10c>
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	2b18      	cmp	r3, #24
 8002f74:	d109      	bne.n	8002f8a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 8092 	bne.w	80030aa <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e3a4      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f92:	d106      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x132>
 8002f94:	4b50      	ldr	r3, [pc, #320]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a4f      	ldr	r2, [pc, #316]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f9e:	6013      	str	r3, [r2, #0]
 8002fa0:	e058      	b.n	8003054 <HAL_RCC_OscConfig+0x1e4>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d112      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x160>
 8002faa:	4b4b      	ldr	r3, [pc, #300]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a4a      	ldr	r2, [pc, #296]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	4b48      	ldr	r3, [pc, #288]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a47      	ldr	r2, [pc, #284]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fbc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b45      	ldr	r3, [pc, #276]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a44      	ldr	r2, [pc, #272]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	e041      	b.n	8003054 <HAL_RCC_OscConfig+0x1e4>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fd8:	d112      	bne.n	8003000 <HAL_RCC_OscConfig+0x190>
 8002fda:	4b3f      	ldr	r3, [pc, #252]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a3e      	ldr	r2, [pc, #248]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fe4:	6013      	str	r3, [r2, #0]
 8002fe6:	4b3c      	ldr	r3, [pc, #240]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a3b      	ldr	r2, [pc, #236]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002fec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ff0:	6013      	str	r3, [r2, #0]
 8002ff2:	4b39      	ldr	r3, [pc, #228]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a38      	ldr	r2, [pc, #224]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8002ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ffc:	6013      	str	r3, [r2, #0]
 8002ffe:	e029      	b.n	8003054 <HAL_RCC_OscConfig+0x1e4>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003008:	d112      	bne.n	8003030 <HAL_RCC_OscConfig+0x1c0>
 800300a:	4b33      	ldr	r3, [pc, #204]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a32      	ldr	r2, [pc, #200]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	4b30      	ldr	r3, [pc, #192]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a2f      	ldr	r2, [pc, #188]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 800301c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	4b2d      	ldr	r3, [pc, #180]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a2c      	ldr	r2, [pc, #176]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	e011      	b.n	8003054 <HAL_RCC_OscConfig+0x1e4>
 8003030:	4b29      	ldr	r3, [pc, #164]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a28      	ldr	r2, [pc, #160]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003036:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	4b26      	ldr	r3, [pc, #152]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a25      	ldr	r2, [pc, #148]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003042:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b23      	ldr	r3, [pc, #140]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 800304e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fd fda2 	bl	8000ba4 <HAL_GetTick>
 8003060:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003064:	f7fd fd9e 	bl	8000ba4 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e32e      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003076:	4b18      	ldr	r3, [pc, #96]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x1f4>
 8003082:	e012      	b.n	80030aa <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7fd fd8e 	bl	8000ba4 <HAL_GetTick>
 8003088:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800308c:	f7fd fd8a 	bl	8000ba4 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e31a      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800309e:	4b0e      	ldr	r3, [pc, #56]	@ (80030d8 <HAL_RCC_OscConfig+0x268>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f000 809a 	beq.w	80031ec <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d005      	beq.n	80030ca <HAL_RCC_OscConfig+0x25a>
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	2b18      	cmp	r3, #24
 80030c2:	d149      	bne.n	8003158 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d146      	bne.n	8003158 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d104      	bne.n	80030dc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e2fe      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
 80030d6:	bf00      	nop
 80030d8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d11c      	bne.n	800311c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80030e2:	4b9a      	ldr	r3, [pc, #616]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0218 	and.w	r2, r3, #24
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d014      	beq.n	800311c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80030f2:	4b96      	ldr	r3, [pc, #600]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f023 0218 	bic.w	r2, r3, #24
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	4993      	ldr	r1, [pc, #588]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003100:	4313      	orrs	r3, r2
 8003102:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003104:	f000 fdd0 	bl	8003ca8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003108:	4b91      	ldr	r3, [pc, #580]	@ (8003350 <HAL_RCC_OscConfig+0x4e0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd fcbf 	bl	8000a90 <HAL_InitTick>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e2db      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311c:	f7fd fd42 	bl	8000ba4 <HAL_GetTick>
 8003120:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003124:	f7fd fd3e 	bl	8000ba4 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e2ce      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003136:	4b85      	ldr	r3, [pc, #532]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003142:	4b82      	ldr	r3, [pc, #520]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	041b      	lsls	r3, r3, #16
 8003150:	497e      	ldr	r1, [pc, #504]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003156:	e049      	b.n	80031ec <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d02c      	beq.n	80031ba <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003160:	4b7a      	ldr	r3, [pc, #488]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f023 0218 	bic.w	r2, r3, #24
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	4977      	ldr	r1, [pc, #476]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800316e:	4313      	orrs	r3, r2
 8003170:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003172:	4b76      	ldr	r3, [pc, #472]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a75      	ldr	r2, [pc, #468]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317e:	f7fd fd11 	bl	8000ba4 <HAL_GetTick>
 8003182:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003184:	e008      	b.n	8003198 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003186:	f7fd fd0d 	bl	8000ba4 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b02      	cmp	r3, #2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e29d      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003198:	4b6c      	ldr	r3, [pc, #432]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0f0      	beq.n	8003186 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80031a4:	4b69      	ldr	r3, [pc, #420]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	041b      	lsls	r3, r3, #16
 80031b2:	4966      	ldr	r1, [pc, #408]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	610b      	str	r3, [r1, #16]
 80031b8:	e018      	b.n	80031ec <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ba:	4b64      	ldr	r3, [pc, #400]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a63      	ldr	r2, [pc, #396]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80031c0:	f023 0301 	bic.w	r3, r3, #1
 80031c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c6:	f7fd fced 	bl	8000ba4 <HAL_GetTick>
 80031ca:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80031ce:	f7fd fce9 	bl	8000ba4 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e279      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031e0:	4b5a      	ldr	r3, [pc, #360]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1f0      	bne.n	80031ce <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d03c      	beq.n	8003272 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d01c      	beq.n	800323a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003200:	4b52      	ldr	r3, [pc, #328]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003202:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003206:	4a51      	ldr	r2, [pc, #324]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003208:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800320c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003210:	f7fd fcc8 	bl	8000ba4 <HAL_GetTick>
 8003214:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003218:	f7fd fcc4 	bl	8000ba4 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e254      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800322a:	4b48      	ldr	r3, [pc, #288]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800322c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ef      	beq.n	8003218 <HAL_RCC_OscConfig+0x3a8>
 8003238:	e01b      	b.n	8003272 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800323a:	4b44      	ldr	r3, [pc, #272]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800323c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003240:	4a42      	ldr	r2, [pc, #264]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003242:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003246:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324a:	f7fd fcab 	bl	8000ba4 <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003252:	f7fd fca7 	bl	8000ba4 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e237      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003264:	4b39      	ldr	r3, [pc, #228]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003266:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800326a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1ef      	bne.n	8003252 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80d2 	beq.w	8003424 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003280:	4b34      	ldr	r3, [pc, #208]	@ (8003354 <HAL_RCC_OscConfig+0x4e4>)
 8003282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b00      	cmp	r3, #0
 800328a:	d118      	bne.n	80032be <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800328c:	4b31      	ldr	r3, [pc, #196]	@ (8003354 <HAL_RCC_OscConfig+0x4e4>)
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	4a30      	ldr	r2, [pc, #192]	@ (8003354 <HAL_RCC_OscConfig+0x4e4>)
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003298:	f7fd fc84 	bl	8000ba4 <HAL_GetTick>
 800329c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a0:	f7fd fc80 	bl	8000ba4 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e210      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80032b2:	4b28      	ldr	r3, [pc, #160]	@ (8003354 <HAL_RCC_OscConfig+0x4e4>)
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d108      	bne.n	80032d8 <HAL_RCC_OscConfig+0x468>
 80032c6:	4b21      	ldr	r3, [pc, #132]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032cc:	4a1f      	ldr	r2, [pc, #124]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032ce:	f043 0301 	orr.w	r3, r3, #1
 80032d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032d6:	e074      	b.n	80033c2 <HAL_RCC_OscConfig+0x552>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d118      	bne.n	8003312 <HAL_RCC_OscConfig+0x4a2>
 80032e0:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032e6:	4a19      	ldr	r2, [pc, #100]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032f0:	4b16      	ldr	r3, [pc, #88]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032f6:	4a15      	ldr	r2, [pc, #84]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 80032f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003300:	4b12      	ldr	r3, [pc, #72]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003306:	4a11      	ldr	r2, [pc, #68]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003308:	f023 0304 	bic.w	r3, r3, #4
 800330c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003310:	e057      	b.n	80033c2 <HAL_RCC_OscConfig+0x552>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b05      	cmp	r3, #5
 8003318:	d11e      	bne.n	8003358 <HAL_RCC_OscConfig+0x4e8>
 800331a:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800331c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003320:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003322:	f043 0304 	orr.w	r3, r3, #4
 8003326:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800332a:	4b08      	ldr	r3, [pc, #32]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800332c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003330:	4a06      	ldr	r2, [pc, #24]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003336:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800333a:	4b04      	ldr	r3, [pc, #16]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 800333c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003340:	4a02      	ldr	r2, [pc, #8]	@ (800334c <HAL_RCC_OscConfig+0x4dc>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800334a:	e03a      	b.n	80033c2 <HAL_RCC_OscConfig+0x552>
 800334c:	44020c00 	.word	0x44020c00
 8003350:	20000004 	.word	0x20000004
 8003354:	44020800 	.word	0x44020800
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b85      	cmp	r3, #133	@ 0x85
 800335e:	d118      	bne.n	8003392 <HAL_RCC_OscConfig+0x522>
 8003360:	4ba2      	ldr	r3, [pc, #648]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003362:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003366:	4aa1      	ldr	r2, [pc, #644]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003368:	f043 0304 	orr.w	r3, r3, #4
 800336c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003370:	4b9e      	ldr	r3, [pc, #632]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003372:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003376:	4a9d      	ldr	r2, [pc, #628]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800337c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003380:	4b9a      	ldr	r3, [pc, #616]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003382:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003386:	4a99      	ldr	r2, [pc, #612]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003390:	e017      	b.n	80033c2 <HAL_RCC_OscConfig+0x552>
 8003392:	4b96      	ldr	r3, [pc, #600]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003394:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003398:	4a94      	ldr	r2, [pc, #592]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800339a:	f023 0301 	bic.w	r3, r3, #1
 800339e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80033a2:	4b92      	ldr	r3, [pc, #584]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80033a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033a8:	4a90      	ldr	r2, [pc, #576]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80033aa:	f023 0304 	bic.w	r3, r3, #4
 80033ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80033b2:	4b8e      	ldr	r3, [pc, #568]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80033b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033b8:	4a8c      	ldr	r2, [pc, #560]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80033ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d016      	beq.n	80033f8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ca:	f7fd fbeb 	bl	8000ba4 <HAL_GetTick>
 80033ce:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033d0:	e00a      	b.n	80033e8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033d2:	f7fd fbe7 	bl	8000ba4 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e175      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e8:	4b80      	ldr	r3, [pc, #512]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80033ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0ed      	beq.n	80033d2 <HAL_RCC_OscConfig+0x562>
 80033f6:	e015      	b.n	8003424 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f8:	f7fd fbd4 	bl	8000ba4 <HAL_GetTick>
 80033fc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033fe:	e00a      	b.n	8003416 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003400:	f7fd fbd0 	bl	8000ba4 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800340e:	4293      	cmp	r3, r2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e15e      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003416:	4b75      	ldr	r3, [pc, #468]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003418:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1ed      	bne.n	8003400 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d036      	beq.n	800349e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	2b00      	cmp	r3, #0
 8003436:	d019      	beq.n	800346c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003438:	4b6c      	ldr	r3, [pc, #432]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a6b      	ldr	r2, [pc, #428]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800343e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003442:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003444:	f7fd fbae 	bl	8000ba4 <HAL_GetTick>
 8003448:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800344c:	f7fd fbaa 	bl	8000ba4 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e13a      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800345e:	4b63      	ldr	r3, [pc, #396]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0f0      	beq.n	800344c <HAL_RCC_OscConfig+0x5dc>
 800346a:	e018      	b.n	800349e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800346c:	4b5f      	ldr	r3, [pc, #380]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a5e      	ldr	r2, [pc, #376]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003472:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003476:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003478:	f7fd fb94 	bl	8000ba4 <HAL_GetTick>
 800347c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003480:	f7fd fb90 	bl	8000ba4 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e120      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003492:	4b56      	ldr	r3, [pc, #344]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 8115 	beq.w	80036d2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	2b18      	cmp	r3, #24
 80034ac:	f000 80af 	beq.w	800360e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	f040 8086 	bne.w	80035c6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80034ba:	4b4c      	ldr	r3, [pc, #304]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a4b      	ldr	r2, [pc, #300]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80034c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c6:	f7fd fb6d 	bl	8000ba4 <HAL_GetTick>
 80034ca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80034cc:	e008      	b.n	80034e0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80034ce:	f7fd fb69 	bl	8000ba4 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d901      	bls.n	80034e0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e0f9      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80034e0:	4b42      	ldr	r3, [pc, #264]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f0      	bne.n	80034ce <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80034ec:	4b3f      	ldr	r3, [pc, #252]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80034f4:	f023 0303 	bic.w	r3, r3, #3
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003500:	0212      	lsls	r2, r2, #8
 8003502:	430a      	orrs	r2, r1
 8003504:	4939      	ldr	r1, [pc, #228]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003506:	4313      	orrs	r3, r2
 8003508:	628b      	str	r3, [r1, #40]	@ 0x28
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800350e:	3b01      	subs	r3, #1
 8003510:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003518:	3b01      	subs	r3, #1
 800351a:	025b      	lsls	r3, r3, #9
 800351c:	b29b      	uxth	r3, r3
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003524:	3b01      	subs	r3, #1
 8003526:	041b      	lsls	r3, r3, #16
 8003528:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	3b01      	subs	r3, #1
 8003534:	061b      	lsls	r3, r3, #24
 8003536:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800353a:	492c      	ldr	r1, [pc, #176]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800353c:	4313      	orrs	r3, r2
 800353e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003540:	4b2a      	ldr	r3, [pc, #168]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003544:	4a29      	ldr	r2, [pc, #164]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003546:	f023 0310 	bic.w	r3, r3, #16
 800354a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003550:	4a26      	ldr	r2, [pc, #152]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003556:	4b25      	ldr	r3, [pc, #148]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355a:	4a24      	ldr	r2, [pc, #144]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800355c:	f043 0310 	orr.w	r3, r3, #16
 8003560:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003562:	4b22      	ldr	r3, [pc, #136]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003566:	f023 020c 	bic.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	491f      	ldr	r1, [pc, #124]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003570:	4313      	orrs	r3, r2
 8003572:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003574:	4b1d      	ldr	r3, [pc, #116]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	f023 0220 	bic.w	r2, r3, #32
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003580:	491a      	ldr	r1, [pc, #104]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003586:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358a:	4a18      	ldr	r2, [pc, #96]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003590:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003592:	4b16      	ldr	r3, [pc, #88]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a15      	ldr	r2, [pc, #84]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 8003598:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800359c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359e:	f7fd fb01 	bl	8000ba4 <HAL_GetTick>
 80035a2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80035a6:	f7fd fafd 	bl	8000ba4 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e08d      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80035b8:	4b0c      	ldr	r3, [pc, #48]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x736>
 80035c4:	e085      	b.n	80036d2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80035c6:	4b09      	ldr	r3, [pc, #36]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a08      	ldr	r2, [pc, #32]	@ (80035ec <HAL_RCC_OscConfig+0x77c>)
 80035cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d2:	f7fd fae7 	bl	8000ba4 <HAL_GetTick>
 80035d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80035d8:	e00a      	b.n	80035f0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80035da:	f7fd fae3 	bl	8000ba4 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d903      	bls.n	80035f0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e073      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
 80035ec:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80035f0:	4b3a      	ldr	r3, [pc, #232]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1ee      	bne.n	80035da <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80035fc:	4b37      	ldr	r3, [pc, #220]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80035fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003600:	4a36      	ldr	r2, [pc, #216]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 8003602:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003606:	f023 0303 	bic.w	r3, r3, #3
 800360a:	6293      	str	r3, [r2, #40]	@ 0x28
 800360c:	e061      	b.n	80036d2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800360e:	4b33      	ldr	r3, [pc, #204]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 8003610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003612:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003614:	4b31      	ldr	r3, [pc, #196]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 8003616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003618:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	2b01      	cmp	r3, #1
 8003620:	d031      	beq.n	8003686 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	f003 0203 	and.w	r2, r3, #3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800362c:	429a      	cmp	r2, r3
 800362e:	d12a      	bne.n	8003686 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800363c:	429a      	cmp	r2, r3
 800363e:	d122      	bne.n	8003686 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800364a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800364c:	429a      	cmp	r2, r3
 800364e:	d11a      	bne.n	8003686 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	0a5b      	lsrs	r3, r3, #9
 8003654:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800365e:	429a      	cmp	r2, r3
 8003660:	d111      	bne.n	8003686 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	0c1b      	lsrs	r3, r3, #16
 8003666:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003670:	429a      	cmp	r2, r3
 8003672:	d108      	bne.n	8003686 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	0e1b      	lsrs	r3, r3, #24
 8003678:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003680:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003682:	429a      	cmp	r2, r3
 8003684:	d001      	beq.n	800368a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e024      	b.n	80036d4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800368a:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 800368c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368e:	08db      	lsrs	r3, r3, #3
 8003690:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003698:	429a      	cmp	r2, r3
 800369a:	d01a      	beq.n	80036d2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800369c:	4b0f      	ldr	r3, [pc, #60]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 800369e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a0:	4a0e      	ldr	r2, [pc, #56]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80036a2:	f023 0310 	bic.w	r3, r3, #16
 80036a6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7fd fa7c 	bl	8000ba4 <HAL_GetTick>
 80036ac:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80036ae:	bf00      	nop
 80036b0:	f7fd fa78 	bl	8000ba4 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d0f9      	beq.n	80036b0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c0:	4a06      	ldr	r2, [pc, #24]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80036c6:	4b05      	ldr	r3, [pc, #20]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80036c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ca:	4a04      	ldr	r2, [pc, #16]	@ (80036dc <HAL_RCC_OscConfig+0x86c>)
 80036cc:	f043 0310 	orr.w	r3, r3, #16
 80036d0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3720      	adds	r7, #32
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	44020c00 	.word	0x44020c00

080036e0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e19e      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036f4:	4b83      	ldr	r3, [pc, #524]	@ (8003904 <HAL_RCC_ClockConfig+0x224>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d910      	bls.n	8003724 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003702:	4b80      	ldr	r3, [pc, #512]	@ (8003904 <HAL_RCC_ClockConfig+0x224>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f023 020f 	bic.w	r2, r3, #15
 800370a:	497e      	ldr	r1, [pc, #504]	@ (8003904 <HAL_RCC_ClockConfig+0x224>)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003712:	4b7c      	ldr	r3, [pc, #496]	@ (8003904 <HAL_RCC_ClockConfig+0x224>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d001      	beq.n	8003724 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e186      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	d012      	beq.n	8003756 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	695a      	ldr	r2, [r3, #20]
 8003734:	4b74      	ldr	r3, [pc, #464]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	0a1b      	lsrs	r3, r3, #8
 800373a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800373e:	429a      	cmp	r2, r3
 8003740:	d909      	bls.n	8003756 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003742:	4b71      	ldr	r3, [pc, #452]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	021b      	lsls	r3, r3, #8
 8003750:	496d      	ldr	r1, [pc, #436]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003752:	4313      	orrs	r3, r2
 8003754:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b00      	cmp	r3, #0
 8003760:	d012      	beq.n	8003788 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	4b68      	ldr	r3, [pc, #416]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	091b      	lsrs	r3, r3, #4
 800376c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003770:	429a      	cmp	r2, r3
 8003772:	d909      	bls.n	8003788 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003774:	4b64      	ldr	r3, [pc, #400]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	4961      	ldr	r1, [pc, #388]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003784:	4313      	orrs	r3, r2
 8003786:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b00      	cmp	r3, #0
 8003792:	d010      	beq.n	80037b6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68da      	ldr	r2, [r3, #12]
 8003798:	4b5b      	ldr	r3, [pc, #364]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d908      	bls.n	80037b6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80037a4:	4b58      	ldr	r3, [pc, #352]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4955      	ldr	r1, [pc, #340]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d010      	beq.n	80037e4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	4b50      	ldr	r3, [pc, #320]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d908      	bls.n	80037e4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80037d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	f023 020f 	bic.w	r2, r3, #15
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	494a      	ldr	r1, [pc, #296]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 8093 	beq.w	8003918 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b03      	cmp	r3, #3
 80037f8:	d107      	bne.n	800380a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80037fa:	4b43      	ldr	r3, [pc, #268]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d121      	bne.n	800384a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e113      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d107      	bne.n	8003822 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003812:	4b3d      	ldr	r3, [pc, #244]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d115      	bne.n	800384a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e107      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d107      	bne.n	800383a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800382a:	4b37      	ldr	r3, [pc, #220]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003832:	2b00      	cmp	r3, #0
 8003834:	d109      	bne.n	800384a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e0fb      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800383a:	4b33      	ldr	r3, [pc, #204]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e0f3      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800384a:	4b2f      	ldr	r3, [pc, #188]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f023 0203 	bic.w	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	492c      	ldr	r1, [pc, #176]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003858:	4313      	orrs	r3, r2
 800385a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800385c:	f7fd f9a2 	bl	8000ba4 <HAL_GetTick>
 8003860:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	2b03      	cmp	r3, #3
 8003868:	d112      	bne.n	8003890 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800386a:	e00a      	b.n	8003882 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800386c:	f7fd f99a 	bl	8000ba4 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387a:	4293      	cmp	r3, r2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e0d7      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003882:	4b21      	ldr	r3, [pc, #132]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	f003 0318 	and.w	r3, r3, #24
 800388a:	2b18      	cmp	r3, #24
 800388c:	d1ee      	bne.n	800386c <HAL_RCC_ClockConfig+0x18c>
 800388e:	e043      	b.n	8003918 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d112      	bne.n	80038be <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003898:	e00a      	b.n	80038b0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800389a:	f7fd f983 	bl	8000ba4 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e0c0      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80038b0:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	f003 0318 	and.w	r3, r3, #24
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d1ee      	bne.n	800389a <HAL_RCC_ClockConfig+0x1ba>
 80038bc:	e02c      	b.n	8003918 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d122      	bne.n	800390c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80038c6:	e00a      	b.n	80038de <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80038c8:	f7fd f96c 	bl	8000ba4 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e0a9      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80038de:	4b0a      	ldr	r3, [pc, #40]	@ (8003908 <HAL_RCC_ClockConfig+0x228>)
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	f003 0318 	and.w	r3, r3, #24
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d1ee      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x1e8>
 80038ea:	e015      	b.n	8003918 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80038ec:	f7fd f95a 	bl	8000ba4 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d906      	bls.n	800390c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e097      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
 8003902:	bf00      	nop
 8003904:	40022000 	.word	0x40022000
 8003908:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800390c:	4b4b      	ldr	r3, [pc, #300]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	f003 0318 	and.w	r3, r3, #24
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1e9      	bne.n	80038ec <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d010      	beq.n	8003946 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	4b44      	ldr	r3, [pc, #272]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	429a      	cmp	r2, r3
 8003932:	d208      	bcs.n	8003946 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003934:	4b41      	ldr	r3, [pc, #260]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f023 020f 	bic.w	r2, r3, #15
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	493e      	ldr	r1, [pc, #248]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003942:	4313      	orrs	r3, r2
 8003944:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003946:	4b3e      	ldr	r3, [pc, #248]	@ (8003a40 <HAL_RCC_ClockConfig+0x360>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	429a      	cmp	r2, r3
 8003952:	d210      	bcs.n	8003976 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003954:	4b3a      	ldr	r3, [pc, #232]	@ (8003a40 <HAL_RCC_ClockConfig+0x360>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f023 020f 	bic.w	r2, r3, #15
 800395c:	4938      	ldr	r1, [pc, #224]	@ (8003a40 <HAL_RCC_ClockConfig+0x360>)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	4313      	orrs	r3, r2
 8003962:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003964:	4b36      	ldr	r3, [pc, #216]	@ (8003a40 <HAL_RCC_ClockConfig+0x360>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 030f 	and.w	r3, r3, #15
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	d001      	beq.n	8003976 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e05d      	b.n	8003a32 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	d010      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	4b2d      	ldr	r3, [pc, #180]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800398e:	429a      	cmp	r2, r3
 8003990:	d208      	bcs.n	80039a4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003992:	4b2a      	ldr	r3, [pc, #168]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	4927      	ldr	r1, [pc, #156]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0308 	and.w	r3, r3, #8
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d012      	beq.n	80039d6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	091b      	lsrs	r3, r3, #4
 80039ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039be:	429a      	cmp	r2, r3
 80039c0:	d209      	bcs.n	80039d6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80039c2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	491a      	ldr	r1, [pc, #104]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0310 	and.w	r3, r3, #16
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d012      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695a      	ldr	r2, [r3, #20]
 80039e6:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d209      	bcs.n	8003a08 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	490e      	ldr	r1, [pc, #56]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003a08:	f000 f822 	bl	8003a50 <HAL_RCC_GetSysClockFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <HAL_RCC_ClockConfig+0x35c>)
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	490b      	ldr	r1, [pc, #44]	@ (8003a44 <HAL_RCC_ClockConfig+0x364>)
 8003a18:	5ccb      	ldrb	r3, [r1, r3]
 8003a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a48 <HAL_RCC_ClockConfig+0x368>)
 8003a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003a22:	4b0a      	ldr	r3, [pc, #40]	@ (8003a4c <HAL_RCC_ClockConfig+0x36c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fd f832 	bl	8000a90 <HAL_InitTick>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003a30:	7afb      	ldrb	r3, [r7, #11]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	44020c00 	.word	0x44020c00
 8003a40:	40022000 	.word	0x40022000
 8003a44:	08005330 	.word	0x08005330
 8003a48:	20000000 	.word	0x20000000
 8003a4c:	20000004 	.word	0x20000004

08003a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b089      	sub	sp, #36	@ 0x24
 8003a54:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003a56:	4b8c      	ldr	r3, [pc, #560]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	f003 0318 	and.w	r3, r3, #24
 8003a5e:	2b08      	cmp	r3, #8
 8003a60:	d102      	bne.n	8003a68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003a62:	4b8a      	ldr	r3, [pc, #552]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x23c>)
 8003a64:	61fb      	str	r3, [r7, #28]
 8003a66:	e107      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a68:	4b87      	ldr	r3, [pc, #540]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	f003 0318 	and.w	r3, r3, #24
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d112      	bne.n	8003a9a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003a74:	4b84      	ldr	r3, [pc, #528]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003a80:	4b81      	ldr	r3, [pc, #516]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	08db      	lsrs	r3, r3, #3
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	4a81      	ldr	r2, [pc, #516]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x240>)
 8003a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	e0f1      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003a94:	4b7e      	ldr	r3, [pc, #504]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x240>)
 8003a96:	61fb      	str	r3, [r7, #28]
 8003a98:	e0ee      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f003 0318 	and.w	r3, r3, #24
 8003aa2:	2b10      	cmp	r3, #16
 8003aa4:	d102      	bne.n	8003aac <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003aa6:	4b7b      	ldr	r3, [pc, #492]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x244>)
 8003aa8:	61fb      	str	r3, [r7, #28]
 8003aaa:	e0e5      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aac:	4b76      	ldr	r3, [pc, #472]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	f003 0318 	and.w	r3, r3, #24
 8003ab4:	2b18      	cmp	r3, #24
 8003ab6:	f040 80dd 	bne.w	8003c74 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003aba:	4b73      	ldr	r3, [pc, #460]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003ac4:	4b70      	ldr	r3, [pc, #448]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	0a1b      	lsrs	r3, r3, #8
 8003aca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ace:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad4:	091b      	lsrs	r3, r3, #4
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003adc:	4b6a      	ldr	r3, [pc, #424]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003ae0:	08db      	lsrs	r3, r3, #3
 8003ae2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	fb02 f303 	mul.w	r3, r2, r3
 8003aec:	ee07 3a90 	vmov	s15, r3
 8003af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 80b7 	beq.w	8003c6e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d003      	beq.n	8003b0e <HAL_RCC_GetSysClockFreq+0xbe>
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d056      	beq.n	8003bba <HAL_RCC_GetSysClockFreq+0x16a>
 8003b0c:	e077      	b.n	8003bfe <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003b0e:	4b5e      	ldr	r3, [pc, #376]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0320 	and.w	r3, r3, #32
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d02d      	beq.n	8003b76 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003b1a:	4b5b      	ldr	r3, [pc, #364]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	08db      	lsrs	r3, r3, #3
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	4a5a      	ldr	r2, [pc, #360]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x240>)
 8003b26:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	ee07 3a90 	vmov	s15, r3
 8003b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	ee07 3a90 	vmov	s15, r3
 8003b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b44:	4b50      	ldr	r3, [pc, #320]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4c:	ee07 3a90 	vmov	s15, r3
 8003b50:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b54:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b58:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x248>
 8003b5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b60:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b68:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b70:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003b74:	e065      	b.n	8003c42 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	ee07 3a90 	vmov	s15, r3
 8003b7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b80:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8003c9c <HAL_RCC_GetSysClockFreq+0x24c>
 8003b84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b88:	4b3f      	ldr	r3, [pc, #252]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b90:	ee07 3a90 	vmov	s15, r3
 8003b94:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b98:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b9c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x248>
 8003ba0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ba4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ba8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bb4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003bb8:	e043      	b.n	8003c42 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	ee07 3a90 	vmov	s15, r3
 8003bc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bc4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003ca0 <HAL_RCC_GetSysClockFreq+0x250>
 8003bc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bd4:	ee07 3a90 	vmov	s15, r3
 8003bd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bdc:	ed97 6a02 	vldr	s12, [r7, #8]
 8003be0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x248>
 8003be4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003be8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003bfc:	e021      	b.n	8003c42 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	ee07 3a90 	vmov	s15, r3
 8003c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c08:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003ca4 <HAL_RCC_GetSysClockFreq+0x254>
 8003c0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c10:	4b1d      	ldr	r3, [pc, #116]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c18:	ee07 3a90 	vmov	s15, r3
 8003c1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c20:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c24:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x248>
 8003c28:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003c2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c34:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c3c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003c40:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003c42:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x238>)
 8003c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c46:	0a5b      	lsrs	r3, r3, #9
 8003c48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	ee07 3a90 	vmov	s15, r3
 8003c56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c5a:	edd7 6a06 	vldr	s13, [r7, #24]
 8003c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c66:	ee17 3a90 	vmov	r3, s15
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	e004      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61fb      	str	r3, [r7, #28]
 8003c72:	e001      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003c74:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x240>)
 8003c76:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003c78:	69fb      	ldr	r3, [r7, #28]
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3724      	adds	r7, #36	@ 0x24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	44020c00 	.word	0x44020c00
 8003c8c:	003d0900 	.word	0x003d0900
 8003c90:	03d09000 	.word	0x03d09000
 8003c94:	017d7840 	.word	0x017d7840
 8003c98:	46000000 	.word	0x46000000
 8003c9c:	4c742400 	.word	0x4c742400
 8003ca0:	4bbebc20 	.word	0x4bbebc20
 8003ca4:	4a742400 	.word	0x4a742400

08003ca8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003cac:	f7ff fed0 	bl	8003a50 <HAL_RCC_GetSysClockFreq>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003cb6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003cba:	4907      	ldr	r1, [pc, #28]	@ (8003cd8 <HAL_RCC_GetHCLKFreq+0x30>)
 8003cbc:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003cbe:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc6:	4a05      	ldr	r2, [pc, #20]	@ (8003cdc <HAL_RCC_GetHCLKFreq+0x34>)
 8003cc8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003cca:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <HAL_RCC_GetHCLKFreq+0x34>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	44020c00 	.word	0x44020c00
 8003cd8:	08005330 	.word	0x08005330
 8003cdc:	20000000 	.word	0x20000000

08003ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce4:	b0ba      	sub	sp, #232	@ 0xe8
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cec:	2300      	movs	r3, #0
 8003cee:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003cf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d00:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003d04:	2500      	movs	r5, #0
 8003d06:	ea54 0305 	orrs.w	r3, r4, r5
 8003d0a:	d00b      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003d0c:	4bcd      	ldr	r3, [pc, #820]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003d0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d12:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003d16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1c:	4ac9      	ldr	r2, [pc, #804]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003d1e:	430b      	orrs	r3, r1
 8003d20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	f002 0801 	and.w	r8, r2, #1
 8003d30:	f04f 0900 	mov.w	r9, #0
 8003d34:	ea58 0309 	orrs.w	r3, r8, r9
 8003d38:	d042      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003d3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d40:	2b05      	cmp	r3, #5
 8003d42:	d823      	bhi.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003d44:	a201      	add	r2, pc, #4	@ (adr r2, 8003d4c <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d95 	.word	0x08003d95
 8003d50:	08003d65 	.word	0x08003d65
 8003d54:	08003d79 	.word	0x08003d79
 8003d58:	08003d95 	.word	0x08003d95
 8003d5c:	08003d95 	.word	0x08003d95
 8003d60:	08003d95 	.word	0x08003d95
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d68:	3308      	adds	r3, #8
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f001 f978 	bl	8005060 <RCCEx_PLL2_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8003d76:	e00e      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d7c:	3330      	adds	r3, #48	@ 0x30
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f001 fa06 	bl	8005190 <RCCEx_PLL3_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8003d8a:	e004      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003d92:	e000      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8003d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d96:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10c      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003d9e:	4ba9      	ldr	r3, [pc, #676]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003da0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003da4:	f023 0107 	bic.w	r1, r3, #7
 8003da8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dae:	4aa5      	ldr	r2, [pc, #660]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003db0:	430b      	orrs	r3, r1
 8003db2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003db6:	e003      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003dbc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f002 0a02 	and.w	sl, r2, #2
 8003dcc:	f04f 0b00 	mov.w	fp, #0
 8003dd0:	ea5a 030b 	orrs.w	r3, sl, fp
 8003dd4:	f000 8088 	beq.w	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003dd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dde:	2b28      	cmp	r3, #40	@ 0x28
 8003de0:	d868      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003de2:	a201      	add	r2, pc, #4	@ (adr r2, 8003de8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de8:	08003ebd 	.word	0x08003ebd
 8003dec:	08003eb5 	.word	0x08003eb5
 8003df0:	08003eb5 	.word	0x08003eb5
 8003df4:	08003eb5 	.word	0x08003eb5
 8003df8:	08003eb5 	.word	0x08003eb5
 8003dfc:	08003eb5 	.word	0x08003eb5
 8003e00:	08003eb5 	.word	0x08003eb5
 8003e04:	08003eb5 	.word	0x08003eb5
 8003e08:	08003e8d 	.word	0x08003e8d
 8003e0c:	08003eb5 	.word	0x08003eb5
 8003e10:	08003eb5 	.word	0x08003eb5
 8003e14:	08003eb5 	.word	0x08003eb5
 8003e18:	08003eb5 	.word	0x08003eb5
 8003e1c:	08003eb5 	.word	0x08003eb5
 8003e20:	08003eb5 	.word	0x08003eb5
 8003e24:	08003eb5 	.word	0x08003eb5
 8003e28:	08003ea1 	.word	0x08003ea1
 8003e2c:	08003eb5 	.word	0x08003eb5
 8003e30:	08003eb5 	.word	0x08003eb5
 8003e34:	08003eb5 	.word	0x08003eb5
 8003e38:	08003eb5 	.word	0x08003eb5
 8003e3c:	08003eb5 	.word	0x08003eb5
 8003e40:	08003eb5 	.word	0x08003eb5
 8003e44:	08003eb5 	.word	0x08003eb5
 8003e48:	08003ebd 	.word	0x08003ebd
 8003e4c:	08003eb5 	.word	0x08003eb5
 8003e50:	08003eb5 	.word	0x08003eb5
 8003e54:	08003eb5 	.word	0x08003eb5
 8003e58:	08003eb5 	.word	0x08003eb5
 8003e5c:	08003eb5 	.word	0x08003eb5
 8003e60:	08003eb5 	.word	0x08003eb5
 8003e64:	08003eb5 	.word	0x08003eb5
 8003e68:	08003ebd 	.word	0x08003ebd
 8003e6c:	08003eb5 	.word	0x08003eb5
 8003e70:	08003eb5 	.word	0x08003eb5
 8003e74:	08003eb5 	.word	0x08003eb5
 8003e78:	08003eb5 	.word	0x08003eb5
 8003e7c:	08003eb5 	.word	0x08003eb5
 8003e80:	08003eb5 	.word	0x08003eb5
 8003e84:	08003eb5 	.word	0x08003eb5
 8003e88:	08003ebd 	.word	0x08003ebd
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e90:	3308      	adds	r3, #8
 8003e92:	4618      	mov	r0, r3
 8003e94:	f001 f8e4 	bl	8005060 <RCCEx_PLL2_Config>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003e9e:	e00e      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ea0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ea4:	3330      	adds	r3, #48	@ 0x30
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 f972 	bl	8005190 <RCCEx_PLL3_Config>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003eb2:	e004      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003eba:	e000      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8003ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ebe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10c      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003ec6:	4b5f      	ldr	r3, [pc, #380]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003ec8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ecc:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003ed0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ed6:	4a5b      	ldr	r2, [pc, #364]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003ed8:	430b      	orrs	r3, r1
 8003eda:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003ede:	e003      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003ee4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ee8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef0:	f002 0304 	and.w	r3, r2, #4
 8003ef4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ef8:	2300      	movs	r3, #0
 8003efa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003efe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003f02:	460b      	mov	r3, r1
 8003f04:	4313      	orrs	r3, r2
 8003f06:	d04e      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003f08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f0e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003f12:	d02c      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8003f14:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003f18:	d825      	bhi.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1e:	d028      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003f20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f24:	d81f      	bhi.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003f26:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f28:	d025      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f2c:	d81b      	bhi.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003f2e:	2b80      	cmp	r3, #128	@ 0x80
 8003f30:	d00f      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003f32:	2b80      	cmp	r3, #128	@ 0x80
 8003f34:	d817      	bhi.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d01f      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8003f3a:	2b40      	cmp	r3, #64	@ 0x40
 8003f3c:	d113      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f42:	3308      	adds	r3, #8
 8003f44:	4618      	mov	r0, r3
 8003f46:	f001 f88b 	bl	8005060 <RCCEx_PLL2_Config>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003f50:	e014      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f56:	3330      	adds	r3, #48	@ 0x30
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f001 f919 	bl	8005190 <RCCEx_PLL3_Config>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003f64:	e00a      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003f6c:	e006      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f6e:	bf00      	nop
 8003f70:	e004      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f72:	bf00      	nop
 8003f74:	e002      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f76:	bf00      	nop
 8003f78:	e000      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10c      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003f84:	4b2f      	ldr	r3, [pc, #188]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003f86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f8a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003f8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f94:	4a2b      	ldr	r2, [pc, #172]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003f96:	430b      	orrs	r3, r1
 8003f98:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003f9c:	e003      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003fa2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fae:	f002 0308 	and.w	r3, r2, #8
 8003fb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003fbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	d056      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8003fc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fcc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003fd0:	d031      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8003fd2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003fd6:	d82a      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fdc:	d02d      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003fde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fe2:	d824      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fe4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fe8:	d029      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8003fea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fee:	d81e      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff4:	d011      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8003ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ffa:	d818      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d023      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004004:	d113      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004006:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800400a:	3308      	adds	r3, #8
 800400c:	4618      	mov	r0, r3
 800400e:	f001 f827 	bl	8005060 <RCCEx_PLL2_Config>
 8004012:	4603      	mov	r3, r0
 8004014:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8004018:	e017      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800401a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800401e:	3330      	adds	r3, #48	@ 0x30
 8004020:	4618      	mov	r0, r3
 8004022:	f001 f8b5 	bl	8005190 <RCCEx_PLL3_Config>
 8004026:	4603      	mov	r3, r0
 8004028:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 800402c:	e00d      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004034:	e009      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004036:	bf00      	nop
 8004038:	e007      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800403a:	bf00      	nop
 800403c:	e005      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800403e:	bf00      	nop
 8004040:	e003      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004042:	bf00      	nop
 8004044:	44020c00 	.word	0x44020c00
        break;
 8004048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800404a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10c      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004052:	4bb9      	ldr	r3, [pc, #740]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004054:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004058:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800405c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004062:	4ab5      	ldr	r2, [pc, #724]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004064:	430b      	orrs	r3, r1
 8004066:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800406a:	e003      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800406c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004070:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004074:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407c:	f002 0310 	and.w	r3, r2, #16
 8004080:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004084:	2300      	movs	r3, #0
 8004086:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800408a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800408e:	460b      	mov	r3, r1
 8004090:	4313      	orrs	r3, r2
 8004092:	d053      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004094:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004098:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800409a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800409e:	d031      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80040a0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80040a4:	d82a      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80040a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040aa:	d02d      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80040ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040b0:	d824      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80040b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040b6:	d029      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80040b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040bc:	d81e      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80040be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c2:	d011      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80040c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c8:	d818      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d020      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80040ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d2:	d113      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040d8:	3308      	adds	r3, #8
 80040da:	4618      	mov	r0, r3
 80040dc:	f000 ffc0 	bl	8005060 <RCCEx_PLL2_Config>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 80040e6:	e014      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040ec:	3330      	adds	r3, #48	@ 0x30
 80040ee:	4618      	mov	r0, r3
 80040f0:	f001 f84e 	bl	8005190 <RCCEx_PLL3_Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 80040fa:	e00a      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004102:	e006      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004104:	bf00      	nop
 8004106:	e004      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004108:	bf00      	nop
 800410a:	e002      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800410c:	bf00      	nop
 800410e:	e000      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004110:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004112:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10c      	bne.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800411a:	4b87      	ldr	r3, [pc, #540]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800411c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004120:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004124:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800412a:	4a83      	ldr	r2, [pc, #524]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800412c:	430b      	orrs	r3, r1
 800412e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004132:	e003      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004134:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004138:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800413c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004144:	f002 0320 	and.w	r3, r2, #32
 8004148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800414c:	2300      	movs	r3, #0
 800414e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004152:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004156:	460b      	mov	r3, r1
 8004158:	4313      	orrs	r3, r2
 800415a:	d053      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800415c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004162:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004166:	d031      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004168:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800416c:	d82a      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800416e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004172:	d02d      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004174:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004178:	d824      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800417a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800417e:	d029      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004180:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004184:	d81e      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800418a:	d011      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800418c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004190:	d818      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004192:	2b00      	cmp	r3, #0
 8004194:	d020      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004196:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800419a:	d113      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800419c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041a0:	3308      	adds	r3, #8
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 ff5c 	bl	8005060 <RCCEx_PLL2_Config>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80041ae:	e014      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80041b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041b4:	3330      	adds	r3, #48	@ 0x30
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 ffea 	bl	8005190 <RCCEx_PLL3_Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80041c2:	e00a      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80041ca:	e006      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80041cc:	bf00      	nop
 80041ce:	e004      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80041d0:	bf00      	nop
 80041d2:	e002      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80041d4:	bf00      	nop
 80041d6:	e000      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80041d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041da:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10c      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80041e2:	4b55      	ldr	r3, [pc, #340]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80041e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80041e8:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80041ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f2:	4a51      	ldr	r2, [pc, #324]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80041f4:	430b      	orrs	r3, r1
 80041f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80041fa:	e003      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004200:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004204:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420c:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004210:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004214:	2300      	movs	r3, #0
 8004216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800421a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800421e:	460b      	mov	r3, r1
 8004220:	4313      	orrs	r3, r2
 8004222:	d053      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004224:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800422a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800422e:	d031      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004230:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004234:	d82a      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004236:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800423a:	d02d      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 800423c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004240:	d824      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004242:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004246:	d029      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004248:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800424c:	d81e      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800424e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004252:	d011      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004254:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004258:	d818      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800425a:	2b00      	cmp	r3, #0
 800425c:	d020      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800425e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004262:	d113      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004264:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004268:	3308      	adds	r3, #8
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fef8 	bl	8005060 <RCCEx_PLL2_Config>
 8004270:	4603      	mov	r3, r0
 8004272:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004276:	e014      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004278:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800427c:	3330      	adds	r3, #48	@ 0x30
 800427e:	4618      	mov	r0, r3
 8004280:	f000 ff86 	bl	8005190 <RCCEx_PLL3_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800428a:	e00a      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004292:	e006      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004294:	bf00      	nop
 8004296:	e004      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004298:	bf00      	nop
 800429a:	e002      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800429c:	bf00      	nop
 800429e:	e000      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80042a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042a2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80042aa:	4b23      	ldr	r3, [pc, #140]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80042ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80042b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80042bc:	430b      	orrs	r3, r1
 80042be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042c2:	e003      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80042c8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80042d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042dc:	2300      	movs	r3, #0
 80042de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80042e2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80042e6:	460b      	mov	r3, r1
 80042e8:	4313      	orrs	r3, r2
 80042ea:	d03d      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80042ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042f6:	d01b      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80042f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042fc:	d814      	bhi.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x648>
 80042fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004302:	d017      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8004304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004308:	d80e      	bhi.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800430a:	2b00      	cmp	r3, #0
 800430c:	d016      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x65c>
 800430e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004312:	d109      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004314:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004318:	3330      	adds	r3, #48	@ 0x30
 800431a:	4618      	mov	r0, r3
 800431c:	f000 ff38 	bl	8005190 <RCCEx_PLL3_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004326:	e00a      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800432e:	e006      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8004330:	bf00      	nop
 8004332:	e004      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8004334:	bf00      	nop
 8004336:	e002      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8004338:	44020c00 	.word	0x44020c00
        break;
 800433c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800433e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10c      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004346:	4b99      	ldr	r3, [pc, #612]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004348:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800434c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004350:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004354:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004356:	4a95      	ldr	r2, [pc, #596]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004358:	430b      	orrs	r3, r1
 800435a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800435e:	e003      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004360:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004364:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004368:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004370:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004378:	2300      	movs	r3, #0
 800437a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800437e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004382:	460b      	mov	r3, r1
 8004384:	4313      	orrs	r3, r2
 8004386:	d03b      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004388:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800438c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800438e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004392:	d01b      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8004394:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004398:	d814      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 800439a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800439e:	d017      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 80043a0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043a4:	d80e      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d014      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 80043aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043ae:	d109      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043b4:	3330      	adds	r3, #48	@ 0x30
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 feea 	bl	8005190 <RCCEx_PLL3_Config>
 80043bc:	4603      	mov	r3, r0
 80043be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80043c2:	e008      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80043ca:	e004      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80043cc:	bf00      	nop
 80043ce:	e002      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80043d0:	bf00      	nop
 80043d2:	e000      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80043d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10c      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80043de:	4b73      	ldr	r3, [pc, #460]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80043e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043e4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80043e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043ee:	4a6f      	ldr	r2, [pc, #444]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80043f0:	430b      	orrs	r3, r1
 80043f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80043f6:	e003      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80043fc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004400:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800440c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004410:	2300      	movs	r3, #0
 8004412:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004416:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800441a:	460b      	mov	r3, r1
 800441c:	4313      	orrs	r3, r2
 800441e:	d03d      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004420:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004428:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800442c:	d01b      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x786>
 800442e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004432:	d814      	bhi.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8004434:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004438:	d017      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800443a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800443e:	d80e      	bhi.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d014      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8004444:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004448:	d109      	bne.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800444a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800444e:	3330      	adds	r3, #48	@ 0x30
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fe9d 	bl	8005190 <RCCEx_PLL3_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 800445c:	e008      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004464:	e004      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8004466:	bf00      	nop
 8004468:	e002      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 800446a:	bf00      	nop
 800446c:	e000      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 800446e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004470:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d10d      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004478:	4b4c      	ldr	r3, [pc, #304]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800447a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800447e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004482:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800448a:	4a48      	ldr	r2, [pc, #288]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800448c:	430b      	orrs	r3, r1
 800448e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004492:	e003      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004494:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004498:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800449c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80044a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044ac:	2300      	movs	r3, #0
 80044ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80044b2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80044b6:	460b      	mov	r3, r1
 80044b8:	4313      	orrs	r3, r2
 80044ba:	d035      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80044bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044c8:	d015      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 80044ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ce:	d80e      	bhi.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d012      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80044d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044d8:	d109      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044de:	3330      	adds	r3, #48	@ 0x30
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 fe55 	bl	8005190 <RCCEx_PLL3_Config>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80044ec:	e006      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80044f4:	e002      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 80044f6:	bf00      	nop
 80044f8:	e000      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 80044fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10d      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004504:	4b29      	ldr	r3, [pc, #164]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004506:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800450a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800450e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004516:	4a25      	ldr	r2, [pc, #148]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004518:	430b      	orrs	r3, r1
 800451a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800451e:	e003      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004524:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8004528:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	2100      	movs	r1, #0
 8004532:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8004536:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800453a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800453e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004542:	460b      	mov	r3, r1
 8004544:	4313      	orrs	r3, r2
 8004546:	d037      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8004548:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004550:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004554:	d015      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8004556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800455a:	d80e      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d012      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8004560:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004564:	d109      	bne.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800456a:	3330      	adds	r3, #48	@ 0x30
 800456c:	4618      	mov	r0, r3
 800456e:	f000 fe0f 	bl	8005190 <RCCEx_PLL3_Config>
 8004572:	4603      	mov	r3, r0
 8004574:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8004578:	e006      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004580:	e002      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8004582:	bf00      	nop
 8004584:	e000      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8004586:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004588:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10f      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8004590:	4b06      	ldr	r3, [pc, #24]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004592:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004596:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800459a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a2:	4a02      	ldr	r2, [pc, #8]	@ (80045ac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80045a4:	430b      	orrs	r3, r1
 80045a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80045aa:	e005      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 80045ac:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80045b4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80045b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c0:	2100      	movs	r1, #0
 80045c2:	67b9      	str	r1, [r7, #120]	@ 0x78
 80045c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045ca:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80045ce:	460b      	mov	r3, r1
 80045d0:	4313      	orrs	r3, r2
 80045d2:	d00e      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80045d4:	4bb8      	ldr	r3, [pc, #736]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	4ab7      	ldr	r2, [pc, #732]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80045da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80045de:	61d3      	str	r3, [r2, #28]
 80045e0:	4bb5      	ldr	r3, [pc, #724]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80045e2:	69d9      	ldr	r1, [r3, #28]
 80045e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045e8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80045ec:	4ab2      	ldr	r2, [pc, #712]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80045ee:	430b      	orrs	r3, r1
 80045f0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80045fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8004600:	2300      	movs	r3, #0
 8004602:	677b      	str	r3, [r7, #116]	@ 0x74
 8004604:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004608:	460b      	mov	r3, r1
 800460a:	4313      	orrs	r3, r2
 800460c:	d055      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800460e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004612:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004616:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800461a:	d031      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 800461c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004620:	d82a      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004626:	d02d      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8004628:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462c:	d824      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x998>
 800462e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004632:	d029      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8004634:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004638:	d81e      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x998>
 800463a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800463e:	d011      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004644:	d818      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8004646:	2b00      	cmp	r3, #0
 8004648:	d020      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 800464a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800464e:	d113      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004650:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004654:	3308      	adds	r3, #8
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fd02 	bl	8005060 <RCCEx_PLL2_Config>
 800465c:	4603      	mov	r3, r0
 800465e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004662:	e014      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004664:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004668:	3330      	adds	r3, #48	@ 0x30
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fd90 	bl	8005190 <RCCEx_PLL3_Config>
 8004670:	4603      	mov	r3, r0
 8004672:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004676:	e00a      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800467e:	e006      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004680:	bf00      	nop
 8004682:	e004      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004684:	bf00      	nop
 8004686:	e002      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8004688:	bf00      	nop
 800468a:	e000      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 800468c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10d      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004696:	4b88      	ldr	r3, [pc, #544]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004698:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800469c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80046a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046a8:	4a83      	ldr	r2, [pc, #524]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80046aa:	430b      	orrs	r3, r1
 80046ac:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80046b0:	e003      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80046b6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80046ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80046c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046c8:	2300      	movs	r3, #0
 80046ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80046d0:	460b      	mov	r3, r1
 80046d2:	4313      	orrs	r3, r2
 80046d4:	d055      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80046d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046de:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80046e2:	d031      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 80046e4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80046e8:	d82a      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 80046ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046ee:	d02d      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 80046f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046f4:	d824      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 80046f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046fa:	d029      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80046fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004700:	d81e      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8004702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004706:	d011      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004708:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800470c:	d818      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800470e:	2b00      	cmp	r3, #0
 8004710:	d020      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8004712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004716:	d113      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004718:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800471c:	3308      	adds	r3, #8
 800471e:	4618      	mov	r0, r3
 8004720:	f000 fc9e 	bl	8005060 <RCCEx_PLL2_Config>
 8004724:	4603      	mov	r3, r0
 8004726:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800472a:	e014      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800472c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004730:	3330      	adds	r3, #48	@ 0x30
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fd2c 	bl	8005190 <RCCEx_PLL3_Config>
 8004738:	4603      	mov	r3, r0
 800473a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800473e:	e00a      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004746:	e006      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004748:	bf00      	nop
 800474a:	e004      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 800474c:	bf00      	nop
 800474e:	e002      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004750:	bf00      	nop
 8004752:	e000      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8004754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004756:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10d      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800475e:	4b56      	ldr	r3, [pc, #344]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004760:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004764:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004768:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800476c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004770:	4a51      	ldr	r2, [pc, #324]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004772:	430b      	orrs	r3, r1
 8004774:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004778:	e003      	b.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800477a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800477e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004782:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800478e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004790:	2300      	movs	r3, #0
 8004792:	667b      	str	r3, [r7, #100]	@ 0x64
 8004794:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004798:	460b      	mov	r3, r1
 800479a:	4313      	orrs	r3, r2
 800479c:	d032      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800479e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80047a6:	2b05      	cmp	r3, #5
 80047a8:	d80f      	bhi.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d211      	bcs.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d911      	bls.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d109      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047ba:	3308      	adds	r3, #8
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 fc4f 	bl	8005060 <RCCEx_PLL2_Config>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80047c8:	e006      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80047d0:	e002      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80047d2:	bf00      	nop
 80047d4:	e000      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80047d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10d      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80047e0:	4b35      	ldr	r3, [pc, #212]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80047e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047e6:	f023 0107 	bic.w	r1, r3, #7
 80047ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80047f2:	4a31      	ldr	r2, [pc, #196]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80047f4:	430b      	orrs	r3, r1
 80047f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047fa:	e003      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004800:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8004804:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480c:	2100      	movs	r1, #0
 800480e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004814:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004816:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800481a:	460b      	mov	r3, r1
 800481c:	4313      	orrs	r3, r2
 800481e:	d024      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8004820:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004824:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004828:	2b00      	cmp	r3, #0
 800482a:	d005      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 800482c:	2b08      	cmp	r3, #8
 800482e:	d005      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004836:	e002      	b.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8004838:	bf00      	nop
 800483a:	e000      	b.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 800483c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800483e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10d      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004846:	4b1c      	ldr	r3, [pc, #112]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8004848:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800484c:	f023 0108 	bic.w	r1, r3, #8
 8004850:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004854:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004858:	4a17      	ldr	r2, [pc, #92]	@ (80048b8 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800485a:	430b      	orrs	r3, r1
 800485c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004860:	e003      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004862:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004866:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800486a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004872:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004876:	653b      	str	r3, [r7, #80]	@ 0x50
 8004878:	2300      	movs	r3, #0
 800487a:	657b      	str	r3, [r7, #84]	@ 0x54
 800487c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004880:	460b      	mov	r3, r1
 8004882:	4313      	orrs	r3, r2
 8004884:	f000 80b9 	beq.w	80049fa <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004888:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	4a0b      	ldr	r2, [pc, #44]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800488e:	f043 0301 	orr.w	r3, r3, #1
 8004892:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004894:	f7fc f986 	bl	8000ba4 <HAL_GetTick>
 8004898:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800489c:	e010      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800489e:	f7fc f981 	bl	8000ba4 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d908      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80048b4:	e00a      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80048b6:	bf00      	nop
 80048b8:	44020c00 	.word	0x44020c00
 80048bc:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80048c0:	4bba      	ldr	r3, [pc, #744]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0e8      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 80048cc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f040 808e 	bne.w	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048d6:	4bb6      	ldr	r3, [pc, #728]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80048d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80048e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d023      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80048ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048f0:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80048f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d01b      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048fc:	4bac      	ldr	r3, [pc, #688]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80048fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800490a:	4ba9      	ldr	r3, [pc, #676]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800490c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004910:	4aa7      	ldr	r2, [pc, #668]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004916:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800491a:	4ba5      	ldr	r3, [pc, #660]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800491c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004920:	4aa3      	ldr	r2, [pc, #652]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004926:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800492a:	4aa1      	ldr	r2, [pc, #644]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800492c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004930:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d019      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004940:	f7fc f930 	bl	8000ba4 <HAL_GetTick>
 8004944:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004948:	e00d      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494a:	f7fc f92b 	bl	8000ba4 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004954:	1ad2      	subs	r2, r2, r3
 8004956:	f241 3388 	movw	r3, #5000	@ 0x1388
 800495a:	429a      	cmp	r2, r3
 800495c:	d903      	bls.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8004964:	e006      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004966:	4b92      	ldr	r3, [pc, #584]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0ea      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8004974:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004978:	2b00      	cmp	r3, #0
 800497a:	d135      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800497c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004980:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004984:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004988:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800498c:	d110      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 800498e:	4b88      	ldr	r3, [pc, #544]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800499a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800499e:	091b      	lsrs	r3, r3, #4
 80049a0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049a4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80049a8:	4a81      	ldr	r2, [pc, #516]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049aa:	430b      	orrs	r3, r1
 80049ac:	61d3      	str	r3, [r2, #28]
 80049ae:	e005      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80049b0:	4b7f      	ldr	r3, [pc, #508]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	4a7e      	ldr	r2, [pc, #504]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049ba:	61d3      	str	r3, [r2, #28]
 80049bc:	4b7c      	ldr	r3, [pc, #496]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049c2:	4a7b      	ldr	r2, [pc, #492]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049cc:	4b78      	ldr	r3, [pc, #480]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049ce:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80049d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80049da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049de:	4a74      	ldr	r2, [pc, #464]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80049e0:	430b      	orrs	r3, r1
 80049e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049e6:	e008      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049e8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80049ec:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 80049f0:	e003      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80049f6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80049fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a02:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004a06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a08:	2300      	movs	r3, #0
 8004a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a0c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004a10:	460b      	mov	r3, r1
 8004a12:	4313      	orrs	r3, r2
 8004a14:	d035      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a1e:	2b30      	cmp	r3, #48	@ 0x30
 8004a20:	d014      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8004a22:	2b30      	cmp	r3, #48	@ 0x30
 8004a24:	d80e      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8004a26:	2b20      	cmp	r3, #32
 8004a28:	d012      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	d80a      	bhi.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d010      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8004a32:	2b10      	cmp	r3, #16
 8004a34:	d106      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a36:	4b5e      	ldr	r3, [pc, #376]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3a:	4a5d      	ldr	r2, [pc, #372]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a40:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8004a42:	e008      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004a4a:	e004      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004a4c:	bf00      	nop
 8004a4e:	e002      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004a50:	bf00      	nop
 8004a52:	e000      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8004a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a56:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10d      	bne.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004a5e:	4b54      	ldr	r3, [pc, #336]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004a60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a64:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004a68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a70:	4a4f      	ldr	r2, [pc, #316]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004a72:	430b      	orrs	r3, r1
 8004a74:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004a78:	e003      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a7a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004a7e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a90:	2300      	movs	r3, #0
 8004a92:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a94:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004a98:	460b      	mov	r3, r1
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	d033      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8004a9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004aa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8004aaa:	2b40      	cmp	r3, #64	@ 0x40
 8004aac:	d007      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004aae:	e010      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ab0:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab4:	4a3e      	ldr	r2, [pc, #248]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aba:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004abc:	e00d      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ac2:	3308      	adds	r3, #8
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 facb 	bl	8005060 <RCCEx_PLL2_Config>
 8004aca:	4603      	mov	r3, r0
 8004acc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004ad0:	e003      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004ad8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ada:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10d      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8004ae2:	4b33      	ldr	r3, [pc, #204]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ae4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ae8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004aec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004af0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004af4:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004af6:	430b      	orrs	r3, r1
 8004af8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004afc:	e003      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b02:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004b12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b14:	2300      	movs	r3, #0
 8004b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b18:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	d04c      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004b22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004b2a:	2b04      	cmp	r3, #4
 8004b2c:	d827      	bhi.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8004b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b34 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8004b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b34:	08004b49 	.word	0x08004b49
 8004b38:	08004b57 	.word	0x08004b57
 8004b3c:	08004b6b 	.word	0x08004b6b
 8004b40:	08004b87 	.word	0x08004b87
 8004b44:	08004b87 	.word	0x08004b87
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b48:	4b19      	ldr	r3, [pc, #100]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4c:	4a18      	ldr	r2, [pc, #96]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b52:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004b54:	e018      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b5a:	3308      	adds	r3, #8
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fa7f 	bl	8005060 <RCCEx_PLL2_Config>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004b68:	e00e      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b6e:	3330      	adds	r3, #48	@ 0x30
 8004b70:	4618      	mov	r0, r3
 8004b72:	f000 fb0d 	bl	8005190 <RCCEx_PLL3_Config>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004b7c:	e004      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004b84:	e000      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8004b86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b88:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d111      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004b90:	4b07      	ldr	r3, [pc, #28]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b96:	f023 0107 	bic.w	r1, r3, #7
 8004b9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ba2:	4a03      	ldr	r2, [pc, #12]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004baa:	e007      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8004bac:	44020800 	.word	0x44020800
 8004bb0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004bb8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004bbc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004bc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bca:	2300      	movs	r3, #0
 8004bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f000 8081 	beq.w	8004cdc <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	d85f      	bhi.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8004be6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bec <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004c71 	.word	0x08004c71
 8004bf0:	08004ca7 	.word	0x08004ca7
 8004bf4:	08004ca7 	.word	0x08004ca7
 8004bf8:	08004ca7 	.word	0x08004ca7
 8004bfc:	08004ca7 	.word	0x08004ca7
 8004c00:	08004ca7 	.word	0x08004ca7
 8004c04:	08004ca7 	.word	0x08004ca7
 8004c08:	08004ca7 	.word	0x08004ca7
 8004c0c:	08004c7f 	.word	0x08004c7f
 8004c10:	08004ca7 	.word	0x08004ca7
 8004c14:	08004ca7 	.word	0x08004ca7
 8004c18:	08004ca7 	.word	0x08004ca7
 8004c1c:	08004ca7 	.word	0x08004ca7
 8004c20:	08004ca7 	.word	0x08004ca7
 8004c24:	08004ca7 	.word	0x08004ca7
 8004c28:	08004ca7 	.word	0x08004ca7
 8004c2c:	08004c93 	.word	0x08004c93
 8004c30:	08004ca7 	.word	0x08004ca7
 8004c34:	08004ca7 	.word	0x08004ca7
 8004c38:	08004ca7 	.word	0x08004ca7
 8004c3c:	08004ca7 	.word	0x08004ca7
 8004c40:	08004ca7 	.word	0x08004ca7
 8004c44:	08004ca7 	.word	0x08004ca7
 8004c48:	08004ca7 	.word	0x08004ca7
 8004c4c:	08004caf 	.word	0x08004caf
 8004c50:	08004ca7 	.word	0x08004ca7
 8004c54:	08004ca7 	.word	0x08004ca7
 8004c58:	08004ca7 	.word	0x08004ca7
 8004c5c:	08004ca7 	.word	0x08004ca7
 8004c60:	08004ca7 	.word	0x08004ca7
 8004c64:	08004ca7 	.word	0x08004ca7
 8004c68:	08004ca7 	.word	0x08004ca7
 8004c6c:	08004caf 	.word	0x08004caf
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c70:	4bb9      	ldr	r3, [pc, #740]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c74:	4ab8      	ldr	r2, [pc, #736]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c7a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004c7c:	e018      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c82:	3308      	adds	r3, #8
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 f9eb 	bl	8005060 <RCCEx_PLL2_Config>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004c90:	e00e      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c96:	3330      	adds	r3, #48	@ 0x30
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fa79 	bl	8005190 <RCCEx_PLL3_Config>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004ca4:	e004      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004cac:	e000      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 8004cae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cb0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10d      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004cb8:	4ba7      	ldr	r3, [pc, #668]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cbe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004cc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cc6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004cca:	4aa3      	ldr	r2, [pc, #652]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004ccc:	430b      	orrs	r3, r1
 8004cce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004cd2:	e003      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004cd8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004cdc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cea:	2300      	movs	r3, #0
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cee:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d04e      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004cf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cfc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d04:	d02e      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d0a:	d827      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004d0c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d0e:	d02b      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8004d10:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d12:	d823      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004d14:	2b80      	cmp	r3, #128	@ 0x80
 8004d16:	d017      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 8004d18:	2b80      	cmp	r3, #128	@ 0x80
 8004d1a:	d81f      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8004d20:	2b40      	cmp	r3, #64	@ 0x40
 8004d22:	d007      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8004d24:	e01a      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d26:	4b8c      	ldr	r3, [pc, #560]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d2a:	4a8b      	ldr	r2, [pc, #556]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d30:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004d32:	e01a      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d38:	3308      	adds	r3, #8
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 f990 	bl	8005060 <RCCEx_PLL2_Config>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004d46:	e010      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d4c:	3330      	adds	r3, #48	@ 0x30
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fa1e 	bl	8005190 <RCCEx_PLL3_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004d5a:	e006      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004d62:	e002      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8004d64:	bf00      	nop
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8004d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10d      	bne.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004d72:	4b79      	ldr	r3, [pc, #484]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d78:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8004d7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d84:	4974      	ldr	r1, [pc, #464]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004d8c:	e003      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d92:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8004d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004da2:	623b      	str	r3, [r7, #32]
 8004da4:	2300      	movs	r3, #0
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004da8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004dac:	460b      	mov	r3, r1
 8004dae:	4313      	orrs	r3, r2
 8004db0:	d055      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8004db2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004db6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004dba:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004dbe:	d031      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8004dc0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004dc4:	d82a      	bhi.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004dc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dca:	d02d      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8004dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dd0:	d824      	bhi.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004dd2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004dd6:	d029      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8004dd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ddc:	d81e      	bhi.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de2:	d011      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8004de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de8:	d818      	bhi.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d020      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8004dee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004df2:	d113      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004df4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004df8:	3308      	adds	r3, #8
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 f930 	bl	8005060 <RCCEx_PLL2_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004e06:	e014      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e0c:	3330      	adds	r3, #48	@ 0x30
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 f9be 	bl	8005190 <RCCEx_PLL3_Config>
 8004e14:	4603      	mov	r3, r0
 8004e16:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004e1a:	e00a      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004e22:	e006      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004e24:	bf00      	nop
 8004e26:	e004      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004e28:	bf00      	nop
 8004e2a:	e002      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004e2c:	bf00      	nop
 8004e2e:	e000      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004e30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e32:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10d      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004e3a:	4b47      	ldr	r3, [pc, #284]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e40:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8004e44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e48:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004e4c:	4942      	ldr	r1, [pc, #264]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004e54:	e003      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e56:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e5a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004e5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	2100      	movs	r1, #0
 8004e68:	61b9      	str	r1, [r7, #24]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	61fb      	str	r3, [r7, #28]
 8004e70:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e74:	460b      	mov	r3, r1
 8004e76:	4313      	orrs	r3, r2
 8004e78:	d03c      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8004e7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e7e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d81b      	bhi.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8004e86:	a201      	add	r2, pc, #4	@ (adr r2, 8004e8c <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8004e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8c:	08004ec7 	.word	0x08004ec7
 8004e90:	08004e9d 	.word	0x08004e9d
 8004e94:	08004eab 	.word	0x08004eab
 8004e98:	08004ec7 	.word	0x08004ec7
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ea6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004ea8:	e00e      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004eae:	3308      	adds	r3, #8
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 f8d5 	bl	8005060 <RCCEx_PLL2_Config>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8004ebc:	e004      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004ec4:	e000      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8004ec6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10d      	bne.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004ed0:	4b21      	ldr	r3, [pc, #132]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004ed2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ed6:	f023 0203 	bic.w	r2, r3, #3
 8004eda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ede:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004ee2:	491d      	ldr	r1, [pc, #116]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004eea:	e003      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ef0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004ef4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	2100      	movs	r1, #0
 8004efe:	6139      	str	r1, [r7, #16]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	d03c      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004f10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f1c:	d00e      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8004f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f22:	d815      	bhi.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d019      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8004f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f2c:	d110      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f32:	4a09      	ldr	r2, [pc, #36]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f38:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004f3a:	e010      	b.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f40:	3308      	adds	r3, #8
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 f88c 	bl	8005060 <RCCEx_PLL2_Config>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004f4e:	e006      	b.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004f56:	e002      	b.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8004f58:	44020c00 	.word	0x44020c00
        break;
 8004f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10d      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004f66:	4b3d      	ldr	r3, [pc, #244]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f78:	4938      	ldr	r1, [pc, #224]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004f80:	e003      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f82:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f86:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f92:	2100      	movs	r1, #0
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	f003 0310 	and.w	r3, r3, #16
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004fa0:	460b      	mov	r3, r1
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	d038      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004fa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004faa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004fae:	2b30      	cmp	r3, #48	@ 0x30
 8004fb0:	d01b      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8004fb2:	2b30      	cmp	r3, #48	@ 0x30
 8004fb4:	d815      	bhi.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8004fb6:	2b10      	cmp	r3, #16
 8004fb8:	d002      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8004fba:	2b20      	cmp	r3, #32
 8004fbc:	d007      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8004fbe:	e010      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fc0:	4b26      	ldr	r3, [pc, #152]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc4:	4a25      	ldr	r2, [pc, #148]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004fc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004fcc:	e00e      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fd2:	3330      	adds	r3, #48	@ 0x30
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 f8db 	bl	8005190 <RCCEx_PLL3_Config>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004fe0:	e004      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004fe8:	e000      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8004fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10d      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004ff4:	4b19      	ldr	r3, [pc, #100]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004ff6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ffa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ffe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005002:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005006:	4915      	ldr	r1, [pc, #84]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800500e:	e003      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005010:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005014:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005018:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800501c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005020:	2100      	movs	r1, #0
 8005022:	6039      	str	r1, [r7, #0]
 8005024:	f003 0308 	and.w	r3, r3, #8
 8005028:	607b      	str	r3, [r7, #4]
 800502a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800502e:	460b      	mov	r3, r1
 8005030:	4313      	orrs	r3, r2
 8005032:	d00c      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8005034:	4b09      	ldr	r3, [pc, #36]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005036:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800503a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800503e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005042:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005046:	4905      	ldr	r1, [pc, #20]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800504e:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8005052:	4618      	mov	r0, r3
 8005054:	37e8      	adds	r7, #232	@ 0xe8
 8005056:	46bd      	mov	sp, r7
 8005058:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800505c:	44020c00 	.word	0x44020c00

08005060 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005068:	4b48      	ldr	r3, [pc, #288]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a47      	ldr	r2, [pc, #284]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800506e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005072:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005074:	f7fb fd96 	bl	8000ba4 <HAL_GetTick>
 8005078:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800507a:	e008      	b.n	800508e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800507c:	f7fb fd92 	bl	8000ba4 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b02      	cmp	r3, #2
 8005088:	d901      	bls.n	800508e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e07a      	b.n	8005184 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800508e:	4b3f      	ldr	r3, [pc, #252]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f0      	bne.n	800507c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800509a:	4b3c      	ldr	r3, [pc, #240]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800509c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80050a2:	f023 0303 	bic.w	r3, r3, #3
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6811      	ldr	r1, [r2, #0]
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6852      	ldr	r2, [r2, #4]
 80050ae:	0212      	lsls	r2, r2, #8
 80050b0:	430a      	orrs	r2, r1
 80050b2:	4936      	ldr	r1, [pc, #216]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	3b01      	subs	r3, #1
 80050be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	3b01      	subs	r3, #1
 80050c8:	025b      	lsls	r3, r3, #9
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	041b      	lsls	r3, r3, #16
 80050d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	061b      	lsls	r3, r3, #24
 80050e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050e8:	4928      	ldr	r1, [pc, #160]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80050ee:	4b27      	ldr	r3, [pc, #156]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	f023 020c 	bic.w	r2, r3, #12
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	4924      	ldr	r1, [pc, #144]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005100:	4b22      	ldr	r3, [pc, #136]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005104:	f023 0220 	bic.w	r2, r3, #32
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	491f      	ldr	r1, [pc, #124]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800510e:	4313      	orrs	r3, r2
 8005110:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005112:	4b1e      	ldr	r3, [pc, #120]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	491c      	ldr	r1, [pc, #112]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800511c:	4313      	orrs	r3, r2
 800511e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005120:	4b1a      	ldr	r3, [pc, #104]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005124:	4a19      	ldr	r2, [pc, #100]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005126:	f023 0310 	bic.w	r3, r3, #16
 800512a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800512c:	4b17      	ldr	r3, [pc, #92]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005134:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6a12      	ldr	r2, [r2, #32]
 800513c:	00d2      	lsls	r2, r2, #3
 800513e:	4913      	ldr	r1, [pc, #76]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005140:	4313      	orrs	r3, r2
 8005142:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005144:	4b11      	ldr	r3, [pc, #68]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005148:	4a10      	ldr	r2, [pc, #64]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 800514a:	f043 0310 	orr.w	r3, r3, #16
 800514e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8005150:	4b0e      	ldr	r3, [pc, #56]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a0d      	ldr	r2, [pc, #52]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005156:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800515a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800515c:	f7fb fd22 	bl	8000ba4 <HAL_GetTick>
 8005160:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005162:	e008      	b.n	8005176 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005164:	f7fb fd1e 	bl	8000ba4 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e006      	b.n	8005184 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005176:	4b05      	ldr	r3, [pc, #20]	@ (800518c <RCCEx_PLL2_Config+0x12c>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d0f0      	beq.n	8005164 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8005182:	2300      	movs	r3, #0

}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	44020c00 	.word	0x44020c00

08005190 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8005198:	4b48      	ldr	r3, [pc, #288]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a47      	ldr	r2, [pc, #284]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800519e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051a2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051a4:	f7fb fcfe 	bl	8000ba4 <HAL_GetTick>
 80051a8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051aa:	e008      	b.n	80051be <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051ac:	f7fb fcfa 	bl	8000ba4 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d901      	bls.n	80051be <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e07a      	b.n	80052b4 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051be:	4b3f      	ldr	r3, [pc, #252]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f0      	bne.n	80051ac <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80051ca:	4b3c      	ldr	r3, [pc, #240]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 80051cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ce:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80051d2:	f023 0303 	bic.w	r3, r3, #3
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6811      	ldr	r1, [r2, #0]
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	6852      	ldr	r2, [r2, #4]
 80051de:	0212      	lsls	r2, r2, #8
 80051e0:	430a      	orrs	r2, r1
 80051e2:	4936      	ldr	r1, [pc, #216]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	630b      	str	r3, [r1, #48]	@ 0x30
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	3b01      	subs	r3, #1
 80051ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	3b01      	subs	r3, #1
 80051f8:	025b      	lsls	r3, r3, #9
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	431a      	orrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	3b01      	subs	r3, #1
 8005204:	041b      	lsls	r3, r3, #16
 8005206:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	3b01      	subs	r3, #1
 8005212:	061b      	lsls	r3, r3, #24
 8005214:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005218:	4928      	ldr	r1, [pc, #160]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800521a:	4313      	orrs	r3, r2
 800521c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800521e:	4b27      	ldr	r3, [pc, #156]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	f023 020c 	bic.w	r2, r3, #12
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	4924      	ldr	r1, [pc, #144]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800522c:	4313      	orrs	r3, r2
 800522e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8005230:	4b22      	ldr	r3, [pc, #136]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005234:	f023 0220 	bic.w	r2, r3, #32
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	491f      	ldr	r1, [pc, #124]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800523e:	4313      	orrs	r3, r2
 8005240:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005242:	4b1e      	ldr	r3, [pc, #120]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005244:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524a:	491c      	ldr	r1, [pc, #112]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800524c:	4313      	orrs	r3, r2
 800524e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8005250:	4b1a      	ldr	r3, [pc, #104]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005254:	4a19      	ldr	r2, [pc, #100]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005256:	f023 0310 	bic.w	r3, r3, #16
 800525a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800525c:	4b17      	ldr	r3, [pc, #92]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800525e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005260:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005264:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6a12      	ldr	r2, [r2, #32]
 800526c:	00d2      	lsls	r2, r2, #3
 800526e:	4913      	ldr	r1, [pc, #76]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005270:	4313      	orrs	r3, r2
 8005272:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8005274:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005278:	4a10      	ldr	r2, [pc, #64]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 800527a:	f043 0310 	orr.w	r3, r3, #16
 800527e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8005280:	4b0e      	ldr	r3, [pc, #56]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 8005286:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800528a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800528c:	f7fb fc8a 	bl	8000ba4 <HAL_GetTick>
 8005290:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005292:	e008      	b.n	80052a6 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005294:	f7fb fc86 	bl	8000ba4 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d901      	bls.n	80052a6 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e006      	b.n	80052b4 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052a6:	4b05      	ldr	r3, [pc, #20]	@ (80052bc <RCCEx_PLL3_Config+0x12c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d0f0      	beq.n	8005294 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	44020c00 	.word	0x44020c00

080052c0 <memset>:
 80052c0:	4402      	add	r2, r0
 80052c2:	4603      	mov	r3, r0
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d100      	bne.n	80052ca <memset+0xa>
 80052c8:	4770      	bx	lr
 80052ca:	f803 1b01 	strb.w	r1, [r3], #1
 80052ce:	e7f9      	b.n	80052c4 <memset+0x4>

080052d0 <__libc_init_array>:
 80052d0:	b570      	push	{r4, r5, r6, lr}
 80052d2:	4d0d      	ldr	r5, [pc, #52]	@ (8005308 <__libc_init_array+0x38>)
 80052d4:	2600      	movs	r6, #0
 80052d6:	4c0d      	ldr	r4, [pc, #52]	@ (800530c <__libc_init_array+0x3c>)
 80052d8:	1b64      	subs	r4, r4, r5
 80052da:	10a4      	asrs	r4, r4, #2
 80052dc:	42a6      	cmp	r6, r4
 80052de:	d109      	bne.n	80052f4 <__libc_init_array+0x24>
 80052e0:	4d0b      	ldr	r5, [pc, #44]	@ (8005310 <__libc_init_array+0x40>)
 80052e2:	2600      	movs	r6, #0
 80052e4:	4c0b      	ldr	r4, [pc, #44]	@ (8005314 <__libc_init_array+0x44>)
 80052e6:	f000 f817 	bl	8005318 <_init>
 80052ea:	1b64      	subs	r4, r4, r5
 80052ec:	10a4      	asrs	r4, r4, #2
 80052ee:	42a6      	cmp	r6, r4
 80052f0:	d105      	bne.n	80052fe <__libc_init_array+0x2e>
 80052f2:	bd70      	pop	{r4, r5, r6, pc}
 80052f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052f8:	3601      	adds	r6, #1
 80052fa:	4798      	blx	r3
 80052fc:	e7ee      	b.n	80052dc <__libc_init_array+0xc>
 80052fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005302:	3601      	adds	r6, #1
 8005304:	4798      	blx	r3
 8005306:	e7f2      	b.n	80052ee <__libc_init_array+0x1e>
 8005308:	08005350 	.word	0x08005350
 800530c:	08005350 	.word	0x08005350
 8005310:	08005350 	.word	0x08005350
 8005314:	08005354 	.word	0x08005354

08005318 <_init>:
 8005318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531a:	bf00      	nop
 800531c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800531e:	bc08      	pop	{r3}
 8005320:	469e      	mov	lr, r3
 8005322:	4770      	bx	lr

08005324 <_fini>:
 8005324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005326:	bf00      	nop
 8005328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800532a:	bc08      	pop	{r3}
 800532c:	469e      	mov	lr, r3
 800532e:	4770      	bx	lr
