#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat May 21 20:00:42 2016
# Process ID: 8196
# Current directory: E:/System_on_Chip/Projects/Final/Project 2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4224 E:\System_on_Chip\Projects\Final\Project 2\project_1\project_1.xpr
# Log file: E:/System_on_Chip/Projects/Final/Project 2/project_1/vivado.log
# Journal file: E:/System_on_Chip/Projects/Final/Project 2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/System_on_Chip/Projects/Project 2/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 768.609 ; gain = 194.789
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name World_map
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {262144} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/System_on_Chip/Projects/Final/map.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Disable_Out_of_Range_Warnings {false} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_ips World_map]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/System_on_Chip/Projects/Final/map.coe' provided. It will be converted relative to IP Instance files '../../../../../../map.coe'
generate_target {instantiation_template} [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'World_map'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'World_map'...
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 881.504 ; gain = 8.516
export_ip_user_files -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}]
launch_run -jobs 2 World_map_synth_1
[Sat May 21 21:53:06 2016] Launched World_map_synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'World_map'... please wait for 'World_map_synth_1' run to finish...
wait_on_run World_map_synth_1
[Sat May 21 21:53:07 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:12 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:17 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:22 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:32 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:42 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:53:52 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:54:02 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:54:22 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:54:43 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:55:03 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:55:23 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:56:07 2016] Waiting for World_map_synth_1 to finish...
[Sat May 21 21:56:07 2016] World_map_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:03:00 . Memory (MB): peak = 881.504 ; gain = 0.000
export_simulation -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}] -directory {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.ip_user_files/sim_scripts} -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'world_map' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 39 of file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v
	Duplicate found in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/world_map_lr/world_map.ngc
[Sat May 21 22:55:16 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'world_map' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 39 of file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v
	Duplicate found in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/world_map_lr/world_map.ngc
[Sun May 22 02:41:09 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips World_map]
generate_target all [get_files  {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'World_map'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'World_map'...
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 933.719 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}] -no_script -force -quiet
reset_run World_map_synth_1
launch_run -jobs 2 World_map_synth_1
[Sun May 22 02:43:47 2016] Launched World_map_synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'World_map'... please wait for 'World_map_synth_1' run to finish...
wait_on_run World_map_synth_1
[Sun May 22 02:43:48 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:43:53 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:43:58 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:44:03 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:44:13 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:44:23 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:44:33 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:44:43 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:45:03 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:45:23 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:45:43 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:46:03 2016] Waiting for World_map_synth_1 to finish...
[Sun May 22 02:46:28 2016] World_map_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:41 . Memory (MB): peak = 933.719 ; gain = 0.000
export_simulation -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/World_map/World_map.xci}}] -directory {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.ip_user_files/sim_scripts} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'world_map' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 39 of file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v
	Duplicate found in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/world_map_lr/world_map.ngc
[Sun May 22 02:52:00 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files {{E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/world_map_lr/world_map.ngc}}
remove_files {{E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_map.v}}
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
[Sun May 22 02:57:02 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:02:52 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274532920A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274532920A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532920A
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:08:39 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:08:39 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/n4fpga_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1772.402 ; gain = 480.434
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/n4fpga_early.xdc]
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/n4fpga.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/n4fpga.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1772.402 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1772.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1879.918 ; gain = 789.801
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:13:00 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:16:12 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:16:12 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:16:51 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:16:52 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:19:57 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:19:57 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:26:13 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:26:13 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:32:45 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:32:45 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:38:24 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:38:24 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun May 22 03:48:52 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 03:51:24 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 03:51:24 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
[Sun May 22 03:57:43 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun May 22 04:00:34 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 04:02:31 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 04:06:29 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 04:06:29 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name world_map_ram
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {262144} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/System_on_Chip/Projects/Final/map.coe} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips world_map_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/System_on_Chip/Projects/Final/map.coe' provided. It will be converted relative to IP Instance files '../../../../../../map.coe'
generate_target {instantiation_template} [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/world_map_ram/world_map_ram.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'world_map_ram'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/world_map_ram/world_map_ram.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'world_map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'world_map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'world_map_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'world_map_ram'...
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1946.910 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/world_map_ram/world_map_ram.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/world_map_ram/world_map_ram.xci}}]
launch_run -jobs 2 world_map_ram_synth_1
[Sun May 22 05:31:52 2016] Launched world_map_ram_synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/world_map_ram_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'world_map_ram'... please wait for 'world_map_ram_synth_1' run to finish...
wait_on_run world_map_ram_synth_1
[Sun May 22 05:31:53 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:31:58 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:03 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:08 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:18 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:28 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:38 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:32:48 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:33:08 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:33:29 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:33:49 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:34:09 2016] Waiting for world_map_ram_synth_1 to finish...
[Sun May 22 05:34:39 2016] world_map_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 1946.910 ; gain = 0.000
export_simulation -of_objects [get_files {{e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/world_map_ram/world_map_ram.xci}}] -directory {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.ip_user_files/sim_scripts} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot_pgm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/new/n4fpga_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Automatic Rojobot/rojobot_rght.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v" into library work [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:1]
[Sun May 22 05:36:32 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532920A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 22 18:51:52 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/runme.log
[Sun May 22 18:51:52 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274532920A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274532920A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532920A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1946.910 ; gain = 0.000
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532920A
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1946.910 ; gain = 0.000
open_project {E:/System_on_Chip/Projects/Project 3/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1946.910 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/alu.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/.Xil/Vivado-8196-Chetan-PC/dcp/alu.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1946.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1946.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1946.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
remove_files -fileset constrs_1 {{E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/constr.xdc}}
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon May 23 17:15:01 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Project 3/project_2/project_2.runs/synth_1/runme.log
[Mon May 23 17:15:01 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Project 3/project_2/project_2.runs/impl_1/runme.log
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc
close [ open {E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc} w ]
add_files -fileset constrs_1 {{E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/sources_1/imports/socproject3code/timing_met.v" into library work [E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/sources_1/imports/socproject3code/timing_met.v:1]
[Mon May 23 17:27:49 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Project 3/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property target_constrs_file {E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/constrs_1/new/c.xdc} [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/sources_1/imports/socproject3code/timing_met.v" into library work [E:/System_on_Chip/Projects/Project 3/project_2/project_2.srcs/sources_1/imports/socproject3code/timing_met.v:1]
[Mon May 23 17:49:50 2016] Launched synth_1...
Run output will be captured here: E:/System_on_Chip/Projects/Project 3/project_2/project_2.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May 23 17:50:59 2016] Launched impl_1...
Run output will be captured here: E:/System_on_Chip/Projects/Project 3/project_2/project_2.runs/impl_1/runme.log
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1946.910 ; gain = 0.000
open_project {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1946.910 ; gain = 0.000
close [ open {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/maze_map_if.v} w ]
add_files {{E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/maze_map_if.v}}
update_compile_order -fileset sources_1
