// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
// Date        : Mon May 11 16:00:00 2015
// Host        : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               c:/vc709_pcie/vc709_pcie.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_funcsim.v
// Design      : vc709_pcie_x8_gen3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "vc709_pcie_x8_gen3,vc709_pcie_x8_gen3_pcie_3_0_7vx,{}" *) (* CORE_GENERATION_INFO = "vc709_pcie_x8_gen3,vc709_pcie_x8_gen3_pcie_3_0_7vx,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie3_7x,x_ipVersion=4.0,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK2_FREQ=4,PF0_LINK_CAP_ASPM_SUPPORT=0,C_DATA_WIDTH=256,REF_CLK_FREQ=0,PCIE_LINK_SPEED=3,KEEP_WIDTH=8,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x00,AXISTEN_IF_CC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_CQ_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_STRADDLE=TRUE,AXISTEN_IF_RQ_ALIGNMENT_MODE=FALSE,PF0_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF0_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x300,PF0_ARI_CAP_NEXTPTR=0x000,VF0_ARI_CAP_NEXTPTR=0x000,VF1_ARI_CAP_NEXTPTR=0x000,VF2_ARI_CAP_NEXTPTR=0x000,VF3_ARI_CAP_NEXTPTR=0x000,VF4_ARI_CAP_NEXTPTR=0x000,VF5_ARI_CAP_NEXTPTR=0x000,PF0_BAR0_APERTURE_SIZE=0b01101,PF0_BAR0_CONTROL=0b100,PF0_BAR1_APERTURE_SIZE=0b00000,PF0_BAR1_CONTROL=0b000,PF0_BAR2_APERTURE_SIZE=0b00000,PF0_BAR2_CONTROL=0b000,PF0_BAR3_APERTURE_SIZE=0b00000,PF0_BAR3_CONTROL=0b000,PF0_BAR4_APERTURE_SIZE=0b00000,PF0_BAR4_CONTROL=0b000,PF0_BAR5_APERTURE_SIZE=0b00000,PF0_BAR5_CONTROL=0b000,PF0_CAPABILITY_POINTER=0x80,PF0_CLASS_CODE=0x058000,PF0_VENDOR_ID=0x10EE,PF0_DEVICE_ID=0x7038,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_LTR_SUPPORT=FALSE,PF0_DEV_CAP2_OBFF_SUPPORT=00,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=FALSE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF0_DPA_CAP_NEXTPTR=0x300,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF0_DSN_CAP_NEXTPTR=0x300,PF0_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x1,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,PF0_LTR_CAP_NEXTPTR=0x300,PF0_MSIX_CAP_NEXTPTR=0x00,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0xC0,PF0_PB_CAP_NEXTPTR=0x274,PF0_PM_CAP_NEXTPTR=0x90,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_RBAR_CAP_ENABLE=FALSE,PF0_RBAR_CAP_NEXTPTR=0x300,PF0_RBAR_CAP_SIZE0=0x00000,PF0_RBAR_CAP_SIZE1=0x00000,PF0_RBAR_CAP_SIZE2=0x00000,PF1_RBAR_CAP_SIZE0=0x00000,PF1_RBAR_CAP_SIZE1=0x00000,PF1_RBAR_CAP_SIZE2=0x00000,PF0_REVISION_ID=0x00,PF0_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR0_CONTROL=0b000,PF0_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR1_CONTROL=0b000,PF0_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR2_CONTROL=0b000,PF0_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR3_CONTROL=0b000,PF0_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR4_CONTROL=0b000,PF0_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR5_CONTROL=0b000,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x300,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x0,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x10EE,PF0_SUBSYSTEM_ID=0x0007,PF0_TPHR_CAP_ENABLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x300,VF0_TPHR_CAP_NEXTPTR=0x000,VF1_TPHR_CAP_NEXTPTR=0x000,VF2_TPHR_CAP_NEXTPTR=0x000,VF3_TPHR_CAP_NEXTPTR=0x000,VF4_TPHR_CAP_NEXTPTR=0x000,VF5_TPHR_CAP_NEXTPTR=0x000,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF1_TPHR_CAP_ST_TABLE_LOC=0x0,PF1_TPHR_CAP_ST_TABLE_SIZE=0x000,PF1_TPHR_CAP_VER=0x1,VF0_TPHR_CAP_ST_MODE_SEL=0x0,VF0_TPHR_CAP_ST_TABLE_LOC=0x0,VF0_TPHR_CAP_ST_TABLE_SIZE=0x000,VF0_TPHR_CAP_VER=0x1,VF1_TPHR_CAP_ST_MODE_SEL=0x0,VF1_TPHR_CAP_ST_TABLE_LOC=0x0,VF1_TPHR_CAP_ST_TABLE_SIZE=0x000,VF1_TPHR_CAP_VER=0x1,VF2_TPHR_CAP_ST_MODE_SEL=0x0,VF2_TPHR_CAP_ST_TABLE_LOC=0x0,VF2_TPHR_CAP_ST_TABLE_SIZE=0x000,VF2_TPHR_CAP_VER=0x1,VF3_TPHR_CAP_ST_MODE_SEL=0x0,VF3_TPHR_CAP_ST_TABLE_LOC=0x0,VF3_TPHR_CAP_ST_TABLE_SIZE=0x000,VF3_TPHR_CAP_VER=0x1,VF4_TPHR_CAP_ST_MODE_SEL=0x0,VF4_TPHR_CAP_ST_TABLE_LOC=0x0,VF4_TPHR_CAP_ST_TABLE_SIZE=0x000,VF4_TPHR_CAP_VER=0x1,VF5_TPHR_CAP_ST_MODE_SEL=0x0,VF5_TPHR_CAP_ST_TABLE_LOC=0x0,VF5_TPHR_CAP_ST_TABLE_SIZE=0x000,VF5_TPHR_CAP_VER=0x1,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF0_TPHR_CAP_INT_VEC_MODE=FALSE,VF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF2_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF2_TPHR_CAP_INT_VEC_MODE=FALSE,VF3_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF3_TPHR_CAP_INT_VEC_MODE=FALSE,VF4_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF4_TPHR_CAP_INT_VEC_MODE=FALSE,VF5_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF5_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_VC_CAP_NEXTPTR=0x000,SPARE_WORD1=0x00000000,PF1_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF1_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0b00000,PF1_BAR0_CONTROL=0b000,PF1_BAR1_APERTURE_SIZE=0b00000,PF1_BAR1_CONTROL=0b000,PF1_BAR2_APERTURE_SIZE=0b00000,PF1_BAR2_CONTROL=0b000,PF1_BAR3_APERTURE_SIZE=0b00000,PF1_BAR3_CONTROL=0b000,PF1_BAR4_APERTURE_SIZE=0b00000,PF1_BAR4_CONTROL=0b000,PF1_BAR5_APERTURE_SIZE=0b00000,PF1_BAR5_CONTROL=0b000,PF1_CAPABILITY_POINTER=0x80,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x7011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF1_DPA_CAP_NEXTPTR=0x000,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP_NEXTPTR=0x00,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x00,PF1_PB_CAP_NEXTPTR=0x000,PF1_PM_CAP_NEXTPTR=0x00,PF1_RBAR_CAP_ENABLE=FALSE,PF1_RBAR_CAP_NEXTPTR=0x000,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR0_CONTROL=0b000,PF1_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR1_CONTROL=0b000,PF1_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR2_CONTROL=0b000,PF1_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR3_CONTROL=0b000,PF1_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR4_CONTROL=0b000,PF1_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR5_CONTROL=0b000,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x0,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_ENABLE=FALSE,PF1_TPHR_CAP_NEXTPTR=0x000,PL_UPSTREAM_FACING=TRUE,SRIOV_CAP_ENABLE=FALSE,TL_CREDITS_CD=0x000,TL_CREDITS_CH=0x00000000,TL_CREDITS_NPD=0x028,TL_CREDITS_NPH=0x20,TL_CREDITS_PD=0x198,TL_CREDITS_PH=0x20,TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE=FALSE,TL_LEGACY_MODE_ENABLE=FALSE,TL_PF_ENABLE_REG=FALSE,VF0_CAPABILITY_POINTER=0x80,VF0_MSIX_CAP_PBA_BIR=0,VF0_MSIX_CAP_PBA_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_BIR=0,VF0_MSIX_CAP_TABLE_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_SIZE=0x000,VF0_MSI_CAP_MULTIMSGCAP=0,VF0_PM_CAP_NEXTPTR=00000000,VF1_MSIX_CAP_PBA_BIR=0,VF1_MSIX_CAP_PBA_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_BIR=0,VF1_MSIX_CAP_TABLE_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_SIZE=0x000,VF1_MSI_CAP_MULTIMSGCAP=0,VF1_PM_CAP_NEXTPTR=00000000,VF2_MSIX_CAP_PBA_BIR=0,VF2_MSIX_CAP_PBA_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_BIR=0,VF2_MSIX_CAP_TABLE_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_SIZE=0x000,VF2_MSI_CAP_MULTIMSGCAP=0,VF2_PM_CAP_NEXTPTR=00000000,VF3_MSIX_CAP_PBA_BIR=0,VF3_MSIX_CAP_PBA_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_BIR=0,VF3_MSIX_CAP_TABLE_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_SIZE=0x000,VF3_MSI_CAP_MULTIMSGCAP=0,VF3_PM_CAP_NEXTPTR=00000000,VF4_MSIX_CAP_PBA_BIR=0,VF4_MSIX_CAP_PBA_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_BIR=0,VF4_MSIX_CAP_TABLE_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_SIZE=0x000,VF4_MSI_CAP_MULTIMSGCAP=0,VF4_PM_CAP_NEXTPTR=00000000,VF5_MSIX_CAP_PBA_BIR=0,VF5_MSIX_CAP_PBA_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_BIR=0,VF5_MSIX_CAP_TABLE_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_SIZE=0x000,VF5_MSI_CAP_MULTIMSGCAP=0,VF5_PM_CAP_NEXTPTR=00000000,COMPLETION_SPACE=16KB,gen_x0y0_ucf=0,gen_x0y3_ucf=0,gen_x0y2_ucf=0,gen_x0y1_ucf=1,silicon_revision=Production,xlnx_ref_board=1,pcie_blk_locn=1,SHARED_LOGIC_IN_CORE=FALSE,PIPE_SIM=FALSE,MSI_EN=TRUE,MSIX_EN=FALSE,PCIE_EXT_CLK=TRUE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,CFG_STATUS_IF=TRUE,TX_FC_IF=TRUE,CFG_EXT_IF=TRUE,CFG_FC_IF=TRUE,PER_FUNC_STATUS_IF=TRUE,CFG_MGMT_IF=TRUE,RCV_MSG_IF=TRUE,CFG_TX_MSG_IF=TRUE,CFG_CTL_IF=TRUE,PCIE_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,AXISTEN_IF_ENABLE_CLIENT_TAG=FALSE,PCIE_USE_MODE=2.1,PCIE_FAST_CONFIG=NONE,EXT_STARTUP_PRIMITIVE=FALSE,EXT_PIPE_INTERFACE=FALSE,AXISTEN_IF_ENABLE_MSG_ROUTE=0x00000,AXISTEN_IF_ENABLE_RX_MSG_INTFC=FALSE,POWER_DOWN=FALSE,DEV_PORT_TYPE=00}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "vc709_pcie_x8_gen3_pcie_3_0_7vx,Vivado 2015.1" *) 
(* NotValidForBitStream *)
module vc709_pcie_x8_gen3
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    pipe_mmcm_rst_n,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_subsys_vend_id,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    sys_clk,
    sys_reset);
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) output [7:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp" *) output [7:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn" *) input [7:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp" *) input [7:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock pclk_in" *) input pipe_pclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxusrclk_in" *) input pipe_rxusrclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxoutclk_in" *) input [7:0]pipe_rxoutclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock dclk_in" *) input pipe_dclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk1_in" *) input pipe_userclk1_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk2_in" *) input pipe_userclk2_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock oobclk_in" *) input pipe_oobclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_lock_in" *) input pipe_mmcm_lock_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock txoutclk_out" *) output pipe_txoutclk_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxoutclk_out" *) output [7:0]pipe_rxoutclk_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock pclk_sel_out" *) output [7:0]pipe_pclk_sel_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock gen3_out" *) output pipe_gen3_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_rst_n" *) input pipe_mmcm_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk CLK" *) output user_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset RST" *) output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TLAST" *) input s_axis_rq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TDATA" *) input [255:0]s_axis_rq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TUSER" *) input [59:0]s_axis_rq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP" *) input [7:0]s_axis_rq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TREADY" *) output [3:0]s_axis_rq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TVALID" *) input s_axis_rq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TDATA" *) output [255:0]m_axis_rc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TUSER" *) output [74:0]m_axis_rc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TLAST" *) output m_axis_rc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP" *) output [7:0]m_axis_rc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TVALID" *) output m_axis_rc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TREADY" *) input m_axis_rc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TDATA" *) output [255:0]m_axis_cq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TUSER" *) output [84:0]m_axis_cq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TLAST" *) output m_axis_cq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP" *) output [7:0]m_axis_cq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TVALID" *) output m_axis_cq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TREADY" *) input m_axis_cq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TDATA" *) input [255:0]s_axis_cc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TUSER" *) input [32:0]s_axis_cc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TLAST" *) input s_axis_cc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP" *) input [7:0]s_axis_cc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TVALID" *) input s_axis_cc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TREADY" *) output [3:0]s_axis_cc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num" *) output [3:0]pcie_rq_seq_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num_vld" *) output pcie_rq_seq_num_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag" *) output [5:0]pcie_rq_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_vld" *) output pcie_rq_tag_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc nph_av" *) output [1:0]pcie_tfc_nph_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc npd_av" *) output [1:0]pcie_tfc_npd_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req" *) input pcie_cq_np_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req_count" *) output [5:0]pcie_cq_np_req_count;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_down" *) output cfg_phy_link_down;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_status" *) output [1:0]cfg_phy_link_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status negotiated_width" *) output [3:0]cfg_negotiated_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status current_speed" *) output [2:0]cfg_current_speed;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_payload" *) output [2:0]cfg_max_payload;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_read_req" *) output [2:0]cfg_max_read_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_status" *) output [7:0]cfg_function_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_power_state" *) output [5:0]cfg_function_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_status" *) output [11:0]cfg_vf_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_power_state" *) output [17:0]cfg_vf_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status link_power_state" *) output [1:0]cfg_link_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt ADDR" *) input [18:0]cfg_mgmt_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN" *) input cfg_mgmt_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_DATA" *) input [31:0]cfg_mgmt_write_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt BYTE_EN" *) input [3:0]cfg_mgmt_byte_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN" *) input cfg_mgmt_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_DATA" *) output [31:0]cfg_mgmt_read_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_read_write_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS" *) input cfg_mgmt_type1_cfg_reg_access;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_cor_out" *) output cfg_err_cor_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_nonfatal_out" *) output cfg_err_nonfatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_fatal_out" *) output cfg_err_fatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltr_enable" *) output cfg_ltr_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltssm_state" *) output [5:0]cfg_ltssm_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rcb_status" *) output [1:0]cfg_rcb_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status dpa_substate_change" *) output [1:0]cfg_dpa_substate_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status obff_enable" *) output [1:0]cfg_obff_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status pl_status_change" *) output cfg_pl_status_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_requester_enable" *) output [1:0]cfg_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_st_mode" *) output [5:0]cfg_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_requester_enable" *) output [5:0]cfg_vf_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_st_mode" *) output [17:0]cfg_vf_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd" *) output cfg_msg_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_data" *) output [7:0]cfg_msg_received_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_type" *) output [4:0]cfg_msg_received_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT" *) input cfg_msg_transmit;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_TYPE" *) input [2:0]cfg_msg_transmit_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DATA" *) input [31:0]cfg_msg_transmit_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DONE" *) output cfg_msg_transmit_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PH" *) output [7:0]cfg_fc_ph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PD" *) output [11:0]cfg_fc_pd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPH" *) output [7:0]cfg_fc_nph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPD" *) output [11:0]cfg_fc_npd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLH" *) output [7:0]cfg_fc_cplh;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLD" *) output [11:0]cfg_fc_cpld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc SEL" *) input [2:0]cfg_fc_sel;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_CONTROL" *) input [2:0]cfg_per_func_status_control;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_DATA" *) output [15:0]cfg_per_func_status_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_number" *) input [2:0]cfg_per_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_output_request" *) input cfg_per_function_output_request;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_update_done" *) output cfg_per_function_update_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control subsys_vend_id" *) input [15:0]cfg_subsys_vend_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control dsn" *) input [63:0]cfg_dsn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_ack" *) input cfg_power_state_change_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_interrupt" *) output cfg_power_state_change_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_cor_in" *) input cfg_err_cor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_uncor_in" *) input cfg_err_uncor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_in_process" *) output [1:0]cfg_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_done" *) input [1:0]cfg_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_in_process" *) output [5:0]cfg_vf_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_done" *) input [5:0]cfg_vf_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control link_training_enable" *) input cfg_link_training_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext read_received" *) output cfg_ext_read_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext write_received" *) output cfg_ext_write_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext register_number" *) output [9:0]cfg_ext_register_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext function_number" *) output [7:0]cfg_ext_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext write_data" *) output [31:0]cfg_ext_write_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext write_byte_enable" *) output [3:0]cfg_ext_write_byte_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext read_data" *) input [31:0]cfg_ext_read_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_ext:1.0 pcie3_cfg_ext read_data_valid" *) input cfg_ext_read_data_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt INTx_VECTOR" *) input [3:0]cfg_interrupt_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt PENDING" *) input [1:0]cfg_interrupt_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT" *) output cfg_interrupt_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi enable" *) output [1:0]cfg_interrupt_msi_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi vf_enable" *) output [5:0]cfg_interrupt_msi_vf_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mmenable" *) output [5:0]cfg_interrupt_msi_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mask_update" *) output cfg_interrupt_msi_mask_update;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi data" *) output [31:0]cfg_interrupt_msi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi select" *) input [3:0]cfg_interrupt_msi_select;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi int_vector" *) input [31:0]cfg_interrupt_msi_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi pending_status" *) input [63:0]cfg_interrupt_msi_pending_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi sent" *) output cfg_interrupt_msi_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi fail" *) output cfg_interrupt_msi_fail;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi attr" *) input [2:0]cfg_interrupt_msi_attr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_present" *) input cfg_interrupt_msi_tph_present;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_type" *) input [1:0]cfg_interrupt_msi_tph_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_st_tag" *) input [8:0]cfg_interrupt_msi_tph_st_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi function_number" *) input [2:0]cfg_interrupt_msi_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_out" *) output cfg_hot_reset_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control config_space_enable" *) input cfg_config_space_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control req_pm_transition_l23_ready" *) input cfg_req_pm_transition_l23_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_in" *) input cfg_hot_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_port_number" *) input [7:0]cfg_ds_port_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_bus_number" *) input [7:0]cfg_ds_bus_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_device_number" *) input [4:0]cfg_ds_device_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_function_number" *) input [2:0]cfg_ds_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst RST" *) input sys_reset;

  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_dclk_in;
  wire pipe_gen3_out;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire [7:0]pipe_rxoutclk_in;
  wire [7:0]pipe_rxoutclk_out;
  wire pipe_rxusrclk_in;
  wire pipe_txoutclk_out;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire user_app_rdy;
  wire user_clk;
  wire user_lnk_up;
  wire user_reset;
  wire NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_qpll_drp_clk_UNCONNECTED;
  wire NLW_inst_qpll_drp_gen3_UNCONNECTED;
  wire NLW_inst_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_inst_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_inst_qpll_drp_start_UNCONNECTED;
  wire NLW_inst_qpll_qplld_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED;
  wire [16:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [127:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [7:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [7:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_inst_icap_o_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [119:0]NLW_inst_pipe_dmonitorout_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_eyescandataerror_UNCONNECTED;
  wire [1:0]NLW_inst_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [39:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [23:0]NLW_inst_pipe_rxbufstatus_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxcommadet_UNCONNECTED;
  wire [63:0]NLW_inst_pipe_rxdisperr_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxdlysresetdone_UNCONNECTED;
  wire [63:0]NLW_inst_pipe_rxnotintable_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxpmaresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [23:0]NLW_inst_pipe_rxstatus_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxsyncdone_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [47:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [69:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_txphinitdone_UNCONNECTED;
  wire [1:0]NLW_inst_qpll_qpllreset_UNCONNECTED;
  wire [31:0]NLW_inst_user_tph_stt_read_data_UNCONNECTED;

  (* ARI_CAP_ENABLE = "FALSE" *) 
  (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) 
  (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
  (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
  (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RC_STRADDLE = "TRUE" *) 
  (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_WIDTH = "2'b10" *) 
  (* CFG_CTL_IF = "TRUE" *) 
  (* CFG_EXT_IF = "TRUE" *) 
  (* CFG_FC_IF = "TRUE" *) 
  (* CFG_MGMT_IF = "TRUE" *) 
  (* CFG_STATUS_IF = "TRUE" *) 
  (* CFG_TX_MSG_IF = "TRUE" *) 
  (* COMPLETION_SPACE = "16KB" *) 
  (* CRM_CORE_CLK_FREQ_500 = "TRUE" *) 
  (* CRM_USER_CLK_FREQ = "2'b10" *) 
  (* C_DATA_WIDTH = "256" *) 
  (* DEV_PORT_TYPE = "0" *) 
  (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
  (* ENABLE_FAST_SIM_TRAINING = "TRUE" *) 
  (* EXT_CH_GT_DRP = "FALSE" *) 
  (* EXT_PIPE_INTERFACE = "FALSE" *) 
  (* EXT_PIPE_SIM = "FALSE" *) 
  (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
  (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) 
  (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE" *) 
  (* IMPL_TARGET = "HARD" *) 
  (* INTERFACE_SPEED = "500 MHZ" *) 
  (* KEEP_WIDTH = "8" *) 
  (* LL_ACK_TIMEOUT = "9'b000000000" *) 
  (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
  (* LL_ACK_TIMEOUT_FUNC = "0" *) 
  (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
  (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
  (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
  (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
  (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
  (* MSIX_EN = "FALSE" *) 
  (* MSI_EN = "TRUE" *) 
  (* NO_DECODE_LOGIC = "FALSE" *) 
  (* PCIE_ASYNC_EN = "FALSE" *) 
  (* PCIE_CHAN_BOND = "0" *) 
  (* PCIE_CHAN_BOND_EN = "FALSE" *) 
  (* PCIE_DRP = "FALSE" *) 
  (* PCIE_EXT_CLK = "TRUE" *) 
  (* PCIE_EXT_GT_COMMON = "FALSE" *) 
  (* PCIE_FAST_CONFIG = "NONE" *) 
  (* PCIE_GT_DEVICE = "GTH" *) 
  (* PCIE_LINK_SPEED = "3" *) 
  (* PCIE_LPM_DFE = "LPM" *) 
  (* PCIE_TXBUF_EN = "FALSE" *) 
  (* PCIE_USE_MODE = "2.1" *) 
  (* PER_FUNC_STATUS_IF = "TRUE" *) 
  (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF0_ARI_CAP_VER = "4'b0001" *) 
  (* PF0_BAR0_APERTURE_SIZE = "5'b01101" *) 
  (* PF0_BAR0_CONTROL = "3'b100" *) 
  (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR1_CONTROL = "3'b000" *) 
  (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR2_CONTROL = "3'b000" *) 
  (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR3_CONTROL = "3'b000" *) 
  (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR4_CONTROL = "3'b000" *) 
  (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR5_CONTROL = "3'b000" *) 
  (* PF0_BIST_REGISTER = "8'b00000000" *) 
  (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) 
  (* PF0_DEVICE_ID = "16'b0111000000111000" *) 
  (* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) 
  (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
  (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
  (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
  (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) 
  (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
  (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF0_DPA_CAP_VER = "4'b0001" *) 
  (* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF0_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF0_INTERRUPT_PIN = "3'b001" *) 
  (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) 
  (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_LTR_CAP_VER = "4'b0001" *) 
  (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) 
  (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) 
  (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF0_PB_CAP_VER = "4'b0001" *) 
  (* PF0_PM_CAP_ID = "8'b00000001" *) 
  (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
  (* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
  (* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) 
  (* PF0_PM_CAP_VER_ID = "3'b011" *) 
  (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
  (* PF0_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) 
  (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
  (* PF0_RBAR_CAP_INDEX2 = "3'b000" *) 
  (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_VER = "4'b0001" *) 
  (* PF0_RBAR_NUM = "3'b001" *) 
  (* PF0_REVISION_ID = "8'b00000000" *) 
  (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
  (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
  (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) 
  (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_TPHR_CAP_VER = "4'b0001" *) 
  (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_VC_CAP_VER = "4'b0001" *) 
  (* PF0_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR0_CONTROL = "3'b000" *) 
  (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR1_CONTROL = "3'b000" *) 
  (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR2_CONTROL = "3'b000" *) 
  (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR3_CONTROL = "3'b000" *) 
  (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR4_CONTROL = "3'b000" *) 
  (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR5_CONTROL = "3'b000" *) 
  (* PF1_BIST_REGISTER = "8'b00000000" *) 
  (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
  (* PF1_DEVICE_ID = "16'b0111000000010001" *) 
  (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF1_DPA_CAP_VER = "4'b0001" *) 
  (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF1_INTERRUPT_PIN = "3'b000" *) 
  (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF1_PB_CAP_VER = "4'b0001" *) 
  (* PF1_PM_CAP_ID = "8'b00000001" *) 
  (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_PM_CAP_VER_ID = "3'b011" *) 
  (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
  (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
  (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) 
  (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_VER = "4'b0001" *) 
  (* PF1_RBAR_NUM = "3'b001" *) 
  (* PF1_REVISION_ID = "8'b00000000" *) 
  (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
  (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
  (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_TPHR_CAP_VER = "4'b0001" *) 
  (* PIPE_PIPELINE_STAGES = "0" *) 
  (* PIPE_SIM = "FALSE" *) 
  (* PIPE_SIM_MODE = "FALSE" *) 
  (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
  (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
  (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
  (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
  (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
  (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) 
  (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
  (* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
  (* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b1000" *) 
  (* PL_N_FTS_COMCLK_GEN1 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN3 = "255" *) 
  (* PL_N_FTS_GEN1 = "255" *) 
  (* PL_N_FTS_GEN2 = "255" *) 
  (* PL_N_FTS_GEN3 = "255" *) 
  (* PL_UPSTREAM_FACING = "TRUE" *) 
  (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
  (* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) 
  (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) 
  (* PM_L1_REENTRY_DELAY = "25000" *) 
  (* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) 
  (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) 
  (* POWER_DOWN = "FALSE" *) 
  (* RCV_MSG_IF = "TRUE" *) 
  (* REF_CLK_FREQ = "0" *) 
  (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
  (* SIM_VERSION = "1.0" *) 
  (* SPARE_BIT0 = "0" *) 
  (* SPARE_BIT1 = "0" *) 
  (* SPARE_BIT2 = "0" *) 
  (* SPARE_BIT3 = "0" *) 
  (* SPARE_BIT4 = "0" *) 
  (* SPARE_BIT5 = "0" *) 
  (* SPARE_BIT6 = "0" *) 
  (* SPARE_BIT7 = "0" *) 
  (* SPARE_BIT8 = "0" *) 
  (* SPARE_BYTE0 = "8'b00000000" *) 
  (* SPARE_BYTE1 = "8'b00000000" *) 
  (* SPARE_BYTE2 = "8'b00000000" *) 
  (* SPARE_BYTE3 = "8'b00000000" *) 
  (* SPARE_WORD0 = "0" *) 
  (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
  (* SPARE_WORD2 = "0" *) 
  (* SPARE_WORD3 = "0" *) 
  (* SRIOV_CAP_ENABLE = "FALSE" *) 
  (* TCQ = "100" *) 
  (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
  (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) 
  (* TL_CREDITS_CD = "12'b000000000000" *) 
  (* TL_CREDITS_CH = "8'b00000000" *) 
  (* TL_CREDITS_NPD = "12'b000000101000" *) 
  (* TL_CREDITS_NPH = "8'b00100000" *) 
  (* TL_CREDITS_PD = "12'b000110011000" *) 
  (* TL_CREDITS_PH = "8'b00100000" *) 
  (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) 
  (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
  (* TL_PF_ENABLE_REG = "FALSE" *) 
  (* TL_TAG_MGMT_ENABLE = "TRUE" *) 
  (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
  (* TX_FC_IF = "TRUE" *) 
  (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
  (* TX_MARGIN_FULL_1 = "7'b1001110" *) 
  (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
  (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
  (* TX_MARGIN_FULL_4 = "7'b1000011" *) 
  (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
  (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
  (* TX_MARGIN_LOW_2 = "7'b1000011" *) 
  (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
  (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
  (* USER_CLK2_FREQ = "4" *) 
  (* USER_CLK_FREQ = "5" *) 
  (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF0_PM_CAP_ID = "8'b00000001" *) 
  (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF0_PM_CAP_VER_ID = "3'b011" *) 
  (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_TPHR_CAP_VER = "4'b0001" *) 
  (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF1_PM_CAP_ID = "8'b00000001" *) 
  (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF1_PM_CAP_VER_ID = "3'b011" *) 
  (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_TPHR_CAP_VER = "4'b0001" *) 
  (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF2_PM_CAP_ID = "8'b00000001" *) 
  (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF2_PM_CAP_VER_ID = "3'b011" *) 
  (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF2_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_TPHR_CAP_VER = "4'b0001" *) 
  (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF3_PM_CAP_ID = "8'b00000001" *) 
  (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF3_PM_CAP_VER_ID = "3'b011" *) 
  (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_TPHR_CAP_VER = "4'b0001" *) 
  (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF4_PM_CAP_ID = "8'b00000001" *) 
  (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF4_PM_CAP_VER_ID = "3'b011" *) 
  (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF4_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_TPHR_CAP_VER = "4'b0001" *) 
  (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF5_PM_CAP_ID = "8'b00000001" *) 
  (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF5_PM_CAP_VER_ID = "3'b011" *) 
  (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF5_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_TPHR_CAP_VER = "4'b0001" *) 
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) 
  (* component_name = "pcie3_7x_v4_0" *) 
  (* gen_x0y0_ucf = "0" *) 
  (* gen_x0y1_ucf = "1" *) 
  (* gen_x0y2_ucf = "0" *) 
  (* gen_x0y3_ucf = "0" *) 
  (* pcie_blk_locn = "1" *) 
  (* silicon_revision = "Production" *) 
  (* xlnx_ref_board = "1" *) 
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_3_0_7vx inst
       (.cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_enable(NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_fail(NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED),
        .cfg_interrupt_msix_int(1'b0),
        .cfg_interrupt_msix_mask(NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_sent(NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED),
        .cfg_interrupt_msix_vf_enable(NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED[5:0]),
        .cfg_interrupt_msix_vf_mask(NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED[5:0]),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[16:0]),
        .cpllpd({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[127:0]),
        .ext_ch_gt_drpen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[7:0]),
        .ext_ch_gt_drpwe({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[7:0]),
        .icap_clk(1'b0),
        .icap_csib(1'b1),
        .icap_i({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .icap_o(NLW_inst_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b1),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[7:0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_clk(1'b1),
        .pcie_drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(1'b0),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(1'b0),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_cpll_lock(NLW_inst_pipe_cpll_lock_UNCONNECTED[7:0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[7:0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[7:0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[7:0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[7:0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[7:0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[7:0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[7:0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[7:0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[7:0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[7:0]),
        .pipe_dmonitorout(NLW_inst_pipe_dmonitorout_UNCONNECTED[119:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[55:0]),
        .pipe_eyescandataerror(NLW_inst_pipe_eyescandataerror_UNCONNECTED[7:0]),
        .pipe_gen3_out(pipe_gen3_out),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qpll_lock(NLW_inst_pipe_qpll_lock_UNCONNECTED[1:0]),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[39:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_inst_pipe_rxbufstatus_UNCONNECTED[23:0]),
        .pipe_rxcommadet(NLW_inst_pipe_rxcommadet_UNCONNECTED[7:0]),
        .pipe_rxdisperr(NLW_inst_pipe_rxdisperr_UNCONNECTED[63:0]),
        .pipe_rxdlysresetdone(NLW_inst_pipe_rxdlysresetdone_UNCONNECTED[7:0]),
        .pipe_rxnotintable(NLW_inst_pipe_rxnotintable_UNCONNECTED[63:0]),
        .pipe_rxoutclk_in(pipe_rxoutclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(NLW_inst_pipe_rxphaligndone_UNCONNECTED[7:0]),
        .pipe_rxpmaresetdone(NLW_inst_pipe_rxpmaresetdone_UNCONNECTED[7:0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[7:0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_inst_pipe_rxstatus_UNCONNECTED[23:0]),
        .pipe_rxsyncdone(NLW_inst_pipe_rxsyncdone_UNCONNECTED[7:0]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[55:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[47:0]),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[69:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[69:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[69:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[69:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[69:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[69:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[69:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[69:0]),
        .pipe_txdlysresetdone(NLW_inst_pipe_txdlysresetdone_UNCONNECTED[7:0]),
        .pipe_txinhibit({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(NLW_inst_pipe_txphaligndone_UNCONNECTED[7:0]),
        .pipe_txphinitdone(NLW_inst_pipe_txphinitdone_UNCONNECTED[7:0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(1'b0),
        .qpll_drp_clk(NLW_inst_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_done({1'b0,1'b0}),
        .qpll_drp_fsm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_gen3(NLW_inst_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_inst_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({1'b0,1'b0}),
        .qpll_drp_rst_n(NLW_inst_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_inst_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_inst_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({1'b0,1'b0}),
        .qpll_qplloutclk({1'b0,1'b0}),
        .qpll_qplloutrefclk({1'b0,1'b0}),
        .qpll_qpllreset(NLW_inst_qpll_qpllreset_UNCONNECTED[1:0]),
        .qpllpd({1'b0,1'b0}),
        .rxpd({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b0),
        .startup_usrcclkts(1'b1),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .txdetectrx({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txelecidle({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpd({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_app_rdy(user_app_rdy),
        .user_clk(user_clk),
        .user_lnk_up(user_lnk_up),
        .user_reset(user_reset),
        .user_tph_function_num({1'b0,1'b0,1'b0}),
        .user_tph_stt_address({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_tph_stt_read_data(NLW_inst_user_tph_stt_read_data_UNCONNECTED[31:0]),
        .user_tph_stt_read_data_valid(NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED),
        .user_tph_stt_read_enable(1'b0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_common" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_common
   (QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    QPLL_DRP_DONE,
    qrst_qpllreset,
    pipe_dclk_in,
    sys_clk,
    QPLL_QPLLPD,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    O1447,
    QPLL_DRP_OVRD);
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output QPLL_DRP_DONE;
  input qrst_qpllreset;
  input pipe_dclk_in;
  input sys_clk;
  input QPLL_QPLLPD;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input O1447;
  input QPLL_DRP_OVRD;

  wire O1447;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET0120_out;
  wire RST_DCLK_RESET;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qrst_qpllreset;
  wire sys_clk;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_drp_55 qpll_drp_i
       (.D(qpll_drp_do),
        .O1447(O1447),
        .Q(qpll_drp_addr),
        .QPLL_DRP_DONE(QPLL_DRP_DONE),
        .QPLL_DRP_OVRD(QPLL_DRP_OVRD),
        .QPLL_DRP_START(QPLL_DRP_START),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLRESET0120_out(QPLL_QPLLRESET0120_out),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .qrst_qpllreset(qrst_qpllreset),
        .rdy_reg1_reg_0(qpll_drp_di));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_wrapper_56 qpll_wrapper_i
       (.D(qpll_drp_do),
        .Q(qpll_drp_addr),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(QPLL_QPLLPD),
        .QPLL_QPLLRESET0120_out(QPLL_QPLLRESET0120_out),
        .\di_reg[15] (qpll_drp_di),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_common" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_common_21
   (QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    QPLL_DRP_DONE,
    qrst_qpllreset,
    pipe_dclk_in,
    sys_clk,
    QPLL_QPLLPD,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    QPLL_DRP_GEN3,
    QPLL_DRP_OVRD);
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output QPLL_DRP_DONE;
  input qrst_qpllreset;
  input pipe_dclk_in;
  input sys_clk;
  input QPLL_QPLLPD;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input QPLL_DRP_GEN3;
  input QPLL_DRP_OVRD;

  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET0;
  wire RST_DCLK_RESET;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qrst_qpllreset;
  wire sys_clk;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_drp qpll_drp_i
       (.D(qpll_drp_do),
        .Q(qpll_drp_addr),
        .QPLL_DRP_DONE(QPLL_DRP_DONE),
        .QPLL_DRP_GEN3(QPLL_DRP_GEN3),
        .QPLL_DRP_OVRD(QPLL_DRP_OVRD),
        .QPLL_DRP_START(QPLL_DRP_START),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .qrst_qpllreset(qrst_qpllreset),
        .rdy_reg1_reg_0(qpll_drp_di));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_wrapper qpll_wrapper_i
       (.D(qpll_drp_do),
        .Q(qpll_drp_addr),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(QPLL_QPLLPD),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .\di_reg[15] (qpll_drp_di),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_top" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_top
   (pipe_cpll_lock,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    SYNC_RXELECIDLE,
    rxphaligndone_s_reg1_reg,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    rxelecidle_reg1_reg,
    rxphaligndone_s_reg1_reg_0,
    reg_cfg_tph_stt_read_enable_i_reg_1,
    reg_cfg_tph_stt_read_enable_i_reg_2,
    rxelecidle_reg1_reg_0,
    pipe_rxphaligndone,
    reg_cfg_tph_stt_read_enable_i_reg_3,
    reg_cfg_tph_stt_read_enable_i_reg_4,
    rxelecidle_reg1_reg_1,
    reg_cfg_tph_stt_read_enable_i_reg_5,
    reg_cfg_tph_stt_read_enable_i_reg_6,
    rxelecidle_reg1_reg_2,
    reg_cfg_tph_stt_read_enable_i_reg_7,
    reg_cfg_tph_stt_read_enable_i_reg_8,
    rxelecidle_reg1_reg_3,
    reg_cfg_tph_stt_read_enable_i_reg_9,
    reg_cfg_tph_stt_read_enable_i_reg_10,
    rxelecidle_reg1_reg_4,
    reg_cfg_tph_stt_read_enable_i_reg_11,
    reg_cfg_tph_stt_read_enable_i_reg_12,
    pipe_rst_fsm,
    QRST_FSM,
    SYNC_FSM_TX,
    RATE_FSM,
    DRP_FSM,
    \txsync_fsm.fsm_tx_reg[0] ,
    \fsm_reg[0] ,
    \load_cnt_reg[0] ,
    \txsync_fsm.fsm_tx_reg[0]_0 ,
    \fsm_reg[0]_0 ,
    \load_cnt_reg[0]_0 ,
    \txsync_fsm.fsm_tx_reg[0]_1 ,
    \fsm_reg[0]_1 ,
    \load_cnt_reg[0]_1 ,
    \txsync_fsm.fsm_tx_reg[0]_2 ,
    \fsm_reg[0]_2 ,
    \load_cnt_reg[0]_2 ,
    \txsync_fsm.fsm_tx_reg[0]_3 ,
    \fsm_reg[0]_3 ,
    \load_cnt_reg[0]_3 ,
    \txsync_fsm.fsm_tx_reg[0]_4 ,
    \fsm_reg[0]_4 ,
    \load_cnt_reg[0]_4 ,
    \txsync_fsm.fsm_tx_reg[0]_5 ,
    \fsm_reg[0]_5 ,
    \load_cnt_reg[0]_5 ,
    Q,
    pipe_rate_idle,
    out1,
    pipe_qrst_idle,
    pipe_pclk_sel_out,
    PLGEN3PCSRXSYNCDONE,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    int_qplllock_out,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    rxeq_adapt_done_reg1_reg,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    rxeq_adapt_done_reg1_reg_0,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    rxeq_adapt_done_reg1_reg_1,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    rxeq_adapt_done_reg1_reg_2,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    rxeq_adapt_done_reg1_reg_3,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    rxeq_adapt_done_reg1_reg_4,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    pipe_sync_fsm_rx,
    EQ_TXEQ_DEEMPH_OUT,
    EQ_TXEQ_DONE,
    EQ_RXEQ_DONE,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_13,
    reg_cfg_tph_stt_read_enable_i_reg_14,
    reg_cfg_tph_stt_read_enable_i_reg_15,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_16,
    reg_cfg_tph_stt_read_enable_i_reg_17,
    reg_cfg_tph_stt_read_enable_i_reg_18,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_19,
    reg_cfg_tph_stt_read_enable_i_reg_20,
    reg_cfg_tph_stt_read_enable_i_reg_21,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_22,
    reg_cfg_tph_stt_read_enable_i_reg_23,
    reg_cfg_tph_stt_read_enable_i_reg_24,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    pipe_rx4_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_25,
    reg_cfg_tph_stt_read_enable_i_reg_26,
    reg_cfg_tph_stt_read_enable_i_reg_27,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    pipe_rx5_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_28,
    reg_cfg_tph_stt_read_enable_i_reg_29,
    reg_cfg_tph_stt_read_enable_i_reg_30,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    pipe_rx6_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_31,
    reg_cfg_tph_stt_read_enable_i_reg_32,
    reg_cfg_tph_stt_read_enable_i_reg_33,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    pipe_rx7_eq_lffs_sel,
    sys_clk,
    pipe_dclk_in,
    pci_exp_rxn,
    pci_exp_rxp,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    pipe_rxusrclk_in,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    pipe_pclk_in,
    RXPD,
    TXPD,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPETX0DATA,
    USER_TXCOMPLIANCE,
    PIPETX0CHARISK,
    pipe_rx1_polarity,
    \FSM_onehot_reg_state_reg[2]_1 ,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 ,
    PIPETX1DATA,
    \FSM_onehot_reg_state_reg[2]_5 ,
    PIPETX1CHARISK,
    pipe_rx2_polarity,
    \FSM_onehot_reg_state_reg[2]_6 ,
    \FSM_onehot_reg_state_reg[2]_7 ,
    \FSM_onehot_reg_state_reg[2]_8 ,
    \FSM_onehot_reg_state_reg[2]_9 ,
    PIPETX2DATA,
    \FSM_onehot_reg_state_reg[2]_10 ,
    PIPETX2CHARISK,
    pipe_rx3_polarity,
    \FSM_onehot_reg_state_reg[2]_11 ,
    \FSM_onehot_reg_state_reg[2]_12 ,
    \FSM_onehot_reg_state_reg[2]_13 ,
    \FSM_onehot_reg_state_reg[2]_14 ,
    PIPETX3DATA,
    \FSM_onehot_reg_state_reg[2]_15 ,
    PIPETX3CHARISK,
    pipe_rx4_polarity,
    \FSM_onehot_reg_state_reg[2]_16 ,
    \FSM_onehot_reg_state_reg[2]_17 ,
    \FSM_onehot_reg_state_reg[2]_18 ,
    \FSM_onehot_reg_state_reg[2]_19 ,
    PIPETX4DATA,
    \FSM_onehot_reg_state_reg[2]_20 ,
    PIPETX4CHARISK,
    pipe_rx5_polarity,
    \FSM_onehot_reg_state_reg[2]_21 ,
    \FSM_onehot_reg_state_reg[2]_22 ,
    \FSM_onehot_reg_state_reg[2]_23 ,
    \FSM_onehot_reg_state_reg[2]_24 ,
    PIPETX5DATA,
    \FSM_onehot_reg_state_reg[2]_25 ,
    PIPETX5CHARISK,
    pipe_rx6_polarity,
    \FSM_onehot_reg_state_reg[2]_26 ,
    \FSM_onehot_reg_state_reg[2]_27 ,
    \FSM_onehot_reg_state_reg[2]_28 ,
    \FSM_onehot_reg_state_reg[2]_29 ,
    PIPETX6DATA,
    \FSM_onehot_reg_state_reg[2]_30 ,
    PIPETX6CHARISK,
    pipe_rx7_polarity,
    \FSM_onehot_reg_state_reg[2]_31 ,
    \FSM_onehot_reg_state_reg[2]_32 ,
    \FSM_onehot_reg_state_reg[2]_33 ,
    \FSM_onehot_reg_state_reg[2]_34 ,
    PIPETX7DATA,
    \FSM_onehot_reg_state_reg[2]_35 ,
    PIPETX7CHARISK,
    sys_reset,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    qpllpd,
    ext_ch_gt_drpaddr,
    pipe_userclk2_in,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    pipe_mmcm_lock_in,
    pipe_oobclk_in,
    USER_TXELECIDLE,
    PIPETXRATE,
    \FSM_onehot_reg_state_reg[2]_36 ,
    \FSM_onehot_reg_state_reg[2]_37 ,
    \FSM_onehot_reg_state_reg[2]_38 ,
    \FSM_onehot_reg_state_reg[2]_39 ,
    \FSM_onehot_reg_state_reg[2]_40 ,
    \FSM_onehot_reg_state_reg[2]_41 ,
    \FSM_onehot_reg_state_reg[2]_42 ,
    EQ_TXEQ_CONTROL,
    EQ_TXEQ_DEEMPH_IN,
    EQ_TXEQ_PRESET,
    EQ_RXEQ_PRESET,
    EQ_RXEQ_CONTROL,
    EQ_RXEQ_TXPRESET,
    EQ_RXEQ_LFFS,
    \FSM_onehot_reg_state_reg[2]_43 ,
    \FSM_onehot_reg_state_reg[2]_44 ,
    \FSM_onehot_reg_state_reg[2]_45 ,
    \FSM_onehot_reg_state_reg[2]_46 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_47 ,
    \FSM_onehot_reg_state_reg[2]_48 ,
    \FSM_onehot_reg_state_reg[2]_49 ,
    \FSM_onehot_reg_state_reg[2]_50 ,
    \FSM_onehot_reg_state_reg[2]_51 ,
    \FSM_onehot_reg_state_reg[2]_52 ,
    \eq_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_53 ,
    \FSM_onehot_reg_state_reg[2]_54 ,
    \FSM_onehot_reg_state_reg[2]_55 ,
    \FSM_onehot_reg_state_reg[2]_56 ,
    \FSM_onehot_reg_state_reg[2]_57 ,
    \FSM_onehot_reg_state_reg[2]_58 ,
    \eq_state_reg[2]_1 ,
    \FSM_onehot_reg_state_reg[2]_59 ,
    \FSM_onehot_reg_state_reg[2]_60 ,
    \FSM_onehot_reg_state_reg[2]_61 ,
    \FSM_onehot_reg_state_reg[2]_62 ,
    \FSM_onehot_reg_state_reg[2]_63 ,
    \FSM_onehot_reg_state_reg[2]_64 ,
    \eq_state_reg[2]_2 ,
    \FSM_onehot_reg_state_reg[2]_65 ,
    \FSM_onehot_reg_state_reg[2]_66 ,
    \FSM_onehot_reg_state_reg[2]_67 ,
    \FSM_onehot_reg_state_reg[2]_68 ,
    \FSM_onehot_reg_state_reg[2]_69 ,
    \FSM_onehot_reg_state_reg[2]_70 ,
    \eq_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_71 ,
    \FSM_onehot_reg_state_reg[2]_72 ,
    \FSM_onehot_reg_state_reg[2]_73 ,
    \FSM_onehot_reg_state_reg[2]_74 ,
    \FSM_onehot_reg_state_reg[2]_75 ,
    \FSM_onehot_reg_state_reg[2]_76 ,
    \eq_state_reg[2]_4 ,
    \FSM_onehot_reg_state_reg[2]_77 ,
    \FSM_onehot_reg_state_reg[2]_78 ,
    \FSM_onehot_reg_state_reg[2]_79 ,
    \FSM_onehot_reg_state_reg[2]_80 ,
    \FSM_onehot_reg_state_reg[2]_81 ,
    \FSM_onehot_reg_state_reg[2]_82 ,
    \eq_state_reg[2]_5 ,
    \FSM_onehot_reg_state_reg[2]_83 ,
    \FSM_onehot_reg_state_reg[2]_84 );
  output [7:0]pipe_cpll_lock;
  output [7:0]ext_ch_gt_drprdy;
  output [7:0]pipe_eyescandataerror;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]pipe_rxcommadet;
  output [7:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [7:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [7:0]pipe_rxpmaresetdone;
  output [7:0]pipe_rxprbserr;
  output [7:0]pipe_rxsyncdone;
  output [7:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [7:0]pipe_txphaligndone;
  output [7:0]pipe_txphinitdone;
  output [119:0]pipe_dmonitorout;
  output [127:0]ext_ch_gt_drpdo;
  output [23:0]pipe_rxbufstatus;
  output [23:0]pipe_rxstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  output SYNC_RXELECIDLE;
  output rxphaligndone_s_reg1_reg;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output rxelecidle_reg1_reg;
  output rxphaligndone_s_reg1_reg_0;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_1;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_2;
  output rxelecidle_reg1_reg_0;
  output [4:0]pipe_rxphaligndone;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_3;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_4;
  output rxelecidle_reg1_reg_1;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_5;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_6;
  output rxelecidle_reg1_reg_2;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_7;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_8;
  output rxelecidle_reg1_reg_3;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_9;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_10;
  output rxelecidle_reg1_reg_4;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_11;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_12;
  output [4:0]pipe_rst_fsm;
  output [11:0]QRST_FSM;
  output [5:0]SYNC_FSM_TX;
  output [4:0]RATE_FSM;
  output [6:0]DRP_FSM;
  output [5:0]\txsync_fsm.fsm_tx_reg[0] ;
  output [4:0]\fsm_reg[0] ;
  output [6:0]\load_cnt_reg[0] ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_0 ;
  output [4:0]\fsm_reg[0]_0 ;
  output [6:0]\load_cnt_reg[0]_0 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_1 ;
  output [4:0]\fsm_reg[0]_1 ;
  output [6:0]\load_cnt_reg[0]_1 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_2 ;
  output [4:0]\fsm_reg[0]_2 ;
  output [6:0]\load_cnt_reg[0]_2 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_3 ;
  output [4:0]\fsm_reg[0]_3 ;
  output [6:0]\load_cnt_reg[0]_3 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_4 ;
  output [4:0]\fsm_reg[0]_4 ;
  output [6:0]\load_cnt_reg[0]_4 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_5 ;
  output [4:0]\fsm_reg[0]_5 ;
  output [6:0]\load_cnt_reg[0]_5 ;
  output [0:0]Q;
  output pipe_rate_idle;
  output [0:0]out1;
  output pipe_qrst_idle;
  output [7:0]pipe_pclk_sel_out;
  output [7:0]PLGEN3PCSRXSYNCDONE;
  output pipe_rx0_eq_adapt_done;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [1:0]int_qplllock_out;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output rxeq_adapt_done_reg1_reg;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output rxeq_adapt_done_reg1_reg_0;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output rxeq_adapt_done_reg1_reg_1;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output rxeq_adapt_done_reg1_reg_2;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output rxeq_adapt_done_reg1_reg_3;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output rxeq_adapt_done_reg1_reg_4;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output [55:0]pipe_sync_fsm_rx;
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output EQ_TXEQ_DONE;
  output EQ_RXEQ_DONE;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_13;
  output reg_cfg_tph_stt_read_enable_i_reg_14;
  output reg_cfg_tph_stt_read_enable_i_reg_15;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_16;
  output reg_cfg_tph_stt_read_enable_i_reg_17;
  output reg_cfg_tph_stt_read_enable_i_reg_18;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_19;
  output reg_cfg_tph_stt_read_enable_i_reg_20;
  output reg_cfg_tph_stt_read_enable_i_reg_21;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_22;
  output reg_cfg_tph_stt_read_enable_i_reg_23;
  output reg_cfg_tph_stt_read_enable_i_reg_24;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output pipe_rx4_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_25;
  output reg_cfg_tph_stt_read_enable_i_reg_26;
  output reg_cfg_tph_stt_read_enable_i_reg_27;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output pipe_rx5_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_28;
  output reg_cfg_tph_stt_read_enable_i_reg_29;
  output reg_cfg_tph_stt_read_enable_i_reg_30;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output pipe_rx6_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_31;
  output reg_cfg_tph_stt_read_enable_i_reg_32;
  output reg_cfg_tph_stt_read_enable_i_reg_33;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output pipe_rx7_eq_lffs_sel;
  input sys_clk;
  input pipe_dclk_in;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [7:0]PLGEN3PCSRXSLIDE;
  input pipe_rxusrclk_in;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [7:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input pipe_pclk_in;
  input [1:0]RXPD;
  input [1:0]TXPD;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [31:0]PIPETX0DATA;
  input USER_TXCOMPLIANCE;
  input [1:0]PIPETX0CHARISK;
  input pipe_rx1_polarity;
  input \FSM_onehot_reg_state_reg[2]_1 ;
  input \FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_4 ;
  input [31:0]PIPETX1DATA;
  input \FSM_onehot_reg_state_reg[2]_5 ;
  input [1:0]PIPETX1CHARISK;
  input pipe_rx2_polarity;
  input \FSM_onehot_reg_state_reg[2]_6 ;
  input \FSM_onehot_reg_state_reg[2]_7 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_8 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_9 ;
  input [31:0]PIPETX2DATA;
  input \FSM_onehot_reg_state_reg[2]_10 ;
  input [1:0]PIPETX2CHARISK;
  input pipe_rx3_polarity;
  input \FSM_onehot_reg_state_reg[2]_11 ;
  input \FSM_onehot_reg_state_reg[2]_12 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_13 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_14 ;
  input [31:0]PIPETX3DATA;
  input \FSM_onehot_reg_state_reg[2]_15 ;
  input [1:0]PIPETX3CHARISK;
  input pipe_rx4_polarity;
  input \FSM_onehot_reg_state_reg[2]_16 ;
  input \FSM_onehot_reg_state_reg[2]_17 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_18 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_19 ;
  input [31:0]PIPETX4DATA;
  input \FSM_onehot_reg_state_reg[2]_20 ;
  input [1:0]PIPETX4CHARISK;
  input pipe_rx5_polarity;
  input \FSM_onehot_reg_state_reg[2]_21 ;
  input \FSM_onehot_reg_state_reg[2]_22 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_23 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_24 ;
  input [31:0]PIPETX5DATA;
  input \FSM_onehot_reg_state_reg[2]_25 ;
  input [1:0]PIPETX5CHARISK;
  input pipe_rx6_polarity;
  input \FSM_onehot_reg_state_reg[2]_26 ;
  input \FSM_onehot_reg_state_reg[2]_27 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_28 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_29 ;
  input [31:0]PIPETX6DATA;
  input \FSM_onehot_reg_state_reg[2]_30 ;
  input [1:0]PIPETX6CHARISK;
  input pipe_rx7_polarity;
  input \FSM_onehot_reg_state_reg[2]_31 ;
  input \FSM_onehot_reg_state_reg[2]_32 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_33 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_34 ;
  input [31:0]PIPETX7DATA;
  input \FSM_onehot_reg_state_reg[2]_35 ;
  input [1:0]PIPETX7CHARISK;
  input sys_reset;
  input powerdown;
  input [7:0]cpllpd;
  input [7:0]txpdelecidlemode;
  input [1:0]qpllpd;
  input [71:0]ext_ch_gt_drpaddr;
  input pipe_userclk2_in;
  input [127:0]ext_ch_gt_drpdi;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input pipe_mmcm_lock_in;
  input pipe_oobclk_in;
  input USER_TXELECIDLE;
  input [1:0]PIPETXRATE;
  input \FSM_onehot_reg_state_reg[2]_36 ;
  input \FSM_onehot_reg_state_reg[2]_37 ;
  input \FSM_onehot_reg_state_reg[2]_38 ;
  input \FSM_onehot_reg_state_reg[2]_39 ;
  input \FSM_onehot_reg_state_reg[2]_40 ;
  input \FSM_onehot_reg_state_reg[2]_41 ;
  input \FSM_onehot_reg_state_reg[2]_42 ;
  input [1:0]EQ_TXEQ_CONTROL;
  input [5:0]EQ_TXEQ_DEEMPH_IN;
  input [3:0]EQ_TXEQ_PRESET;
  input [2:0]EQ_RXEQ_PRESET;
  input [1:0]EQ_RXEQ_CONTROL;
  input [3:0]EQ_RXEQ_TXPRESET;
  input [5:0]EQ_RXEQ_LFFS;
  input [1:0]\FSM_onehot_reg_state_reg[2]_43 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_44 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_45 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_46 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_47 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_48 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_49 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_50 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_51 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_52 ;
  input [1:0]\eq_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_53 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_54 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_55 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_56 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_57 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_58 ;
  input [1:0]\eq_state_reg[2]_1 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_59 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_60 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_61 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_62 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_63 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_64 ;
  input [1:0]\eq_state_reg[2]_2 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_65 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_66 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_67 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_68 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_69 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_70 ;
  input [1:0]\eq_state_reg[2]_3 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_71 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_72 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_73 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_74 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_75 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_76 ;
  input [1:0]\eq_state_reg[2]_4 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_77 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_78 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_79 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_80 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_81 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_82 ;
  input [1:0]\eq_state_reg[2]_5 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_83 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_84 ;

  wire [6:0]DRP_FSM;
  wire [1:0]EQ_RXEQ_CONTROL;
  wire EQ_RXEQ_DONE;
  wire [5:0]EQ_RXEQ_LFFS;
  wire [2:0]EQ_RXEQ_PRESET;
  wire [3:0]EQ_RXEQ_TXPRESET;
  wire [1:0]EQ_TXEQ_CONTROL;
  wire [5:0]EQ_TXEQ_DEEMPH_IN;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire EQ_TXEQ_DONE;
  wire [3:0]EQ_TXEQ_PRESET;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire \FSM_onehot_reg_state_reg[2]_1 ;
  wire \FSM_onehot_reg_state_reg[2]_10 ;
  wire \FSM_onehot_reg_state_reg[2]_11 ;
  wire \FSM_onehot_reg_state_reg[2]_12 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_13 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_14 ;
  wire \FSM_onehot_reg_state_reg[2]_15 ;
  wire \FSM_onehot_reg_state_reg[2]_16 ;
  wire \FSM_onehot_reg_state_reg[2]_17 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_18 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_19 ;
  wire \FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_20 ;
  wire \FSM_onehot_reg_state_reg[2]_21 ;
  wire \FSM_onehot_reg_state_reg[2]_22 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_23 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_24 ;
  wire \FSM_onehot_reg_state_reg[2]_25 ;
  wire \FSM_onehot_reg_state_reg[2]_26 ;
  wire \FSM_onehot_reg_state_reg[2]_27 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_28 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_29 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire \FSM_onehot_reg_state_reg[2]_30 ;
  wire \FSM_onehot_reg_state_reg[2]_31 ;
  wire \FSM_onehot_reg_state_reg[2]_32 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_33 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_34 ;
  wire \FSM_onehot_reg_state_reg[2]_35 ;
  wire \FSM_onehot_reg_state_reg[2]_36 ;
  wire \FSM_onehot_reg_state_reg[2]_37 ;
  wire \FSM_onehot_reg_state_reg[2]_38 ;
  wire \FSM_onehot_reg_state_reg[2]_39 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_onehot_reg_state_reg[2]_40 ;
  wire \FSM_onehot_reg_state_reg[2]_41 ;
  wire \FSM_onehot_reg_state_reg[2]_42 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_43 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_44 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_45 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_46 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_47 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_48 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_49 ;
  wire \FSM_onehot_reg_state_reg[2]_5 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_50 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_51 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_52 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_53 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_54 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_55 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_56 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_57 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_58 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_59 ;
  wire \FSM_onehot_reg_state_reg[2]_6 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_60 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_61 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_62 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_63 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_64 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_65 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_66 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_67 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_68 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_69 ;
  wire \FSM_onehot_reg_state_reg[2]_7 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_70 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_71 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_72 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_73 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_74 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_75 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_76 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_77 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_78 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_79 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_8 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_80 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_81 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_82 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_83 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_84 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_9 ;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET0111_out;
  wire GT_RXPMARESET011_out;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET034_out;
  wire GT_RXPMARESET044_out;
  wire GT_RXPMARESET062_out;
  wire GT_RXPMARESET081_out;
  wire GT_TXPMARESET0;
  wire GT_TXPMARESET0114_out;
  wire GT_TXPMARESET014_out;
  wire GT_TXPMARESET024_out;
  wire GT_TXPMARESET037_out;
  wire GT_TXPMARESET047_out;
  wire GT_TXPMARESET065_out;
  wire GT_TXPMARESET084_out;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX1CHARISK;
  wire [31:0]PIPETX1DATA;
  wire [1:0]PIPETX2CHARISK;
  wire [31:0]PIPETX2DATA;
  wire [1:0]PIPETX3CHARISK;
  wire [31:0]PIPETX3DATA;
  wire [1:0]PIPETX4CHARISK;
  wire [31:0]PIPETX4DATA;
  wire [1:0]PIPETX5CHARISK;
  wire [31:0]PIPETX5DATA;
  wire [1:0]PIPETX6CHARISK;
  wire [31:0]PIPETX6DATA;
  wire [1:0]PIPETX7CHARISK;
  wire [31:0]PIPETX7DATA;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [0:0]Q;
  wire [11:0]QRST_FSM;
  wire [4:0]RATE_FSM;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [1:0]RXPD;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXELECIDLE;
  wire SYNC_RXPHALIGNDONE_M;
  wire [1:0]TXPD;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_TXCOMPLIANCE;
  wire USER_TXELECIDLE;
  wire [7:0]cpllpd;
  wire [1:0]\eq_state_reg[2] ;
  wire [1:0]\eq_state_reg[2]_0 ;
  wire [1:0]\eq_state_reg[2]_1 ;
  wire [1:0]\eq_state_reg[2]_2 ;
  wire [1:0]\eq_state_reg[2]_3 ;
  wire [1:0]\eq_state_reg[2]_4 ;
  wire [1:0]\eq_state_reg[2]_5 ;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [4:0]\fsm_reg[0] ;
  wire [4:0]\fsm_reg[0]_0 ;
  wire [4:0]\fsm_reg[0]_1 ;
  wire [4:0]\fsm_reg[0]_2 ;
  wire [4:0]\fsm_reg[0]_3 ;
  wire [4:0]\fsm_reg[0]_4 ;
  wire [4:0]\fsm_reg[0]_5 ;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire [6:0]\load_cnt_reg[0] ;
  wire [6:0]\load_cnt_reg[0]_0 ;
  wire [6:0]\load_cnt_reg[0]_1 ;
  wire [6:0]\load_cnt_reg[0]_2 ;
  wire [6:0]\load_cnt_reg[0]_3 ;
  wire [6:0]\load_cnt_reg[0]_4 ;
  wire [6:0]\load_cnt_reg[0]_5 ;
  wire [0:0]out1;
  wire p_1_in10_in;
  wire p_1_in110_in;
  wire p_1_in20_in;
  wire p_1_in33_in;
  wire p_1_in43_in;
  wire p_1_in61_in;
  wire p_1_in80_in;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire phy_rdy_int;
  wire [7:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [119:0]pipe_dmonitorout;
  wire [7:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx4_eq_lffs_sel;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx5_eq_lffs_sel;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx6_eq_lffs_sel;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx7_eq_lffs_sel;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_out;
  wire [4:0]pipe_rxphaligndone;
  wire [7:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [7:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [55:0]pipe_sync_fsm_rx;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [7:0]pipe_txdlysresetdone;
  wire [7:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire [7:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk2_in;
  wire pipe_wrapper_i_n_1048;
  wire powerdown;
  wire [1:0]qpllpd;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_1;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_10;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_11;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_12;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_13;
  wire reg_cfg_tph_stt_read_enable_i_reg_14;
  wire reg_cfg_tph_stt_read_enable_i_reg_15;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_16;
  wire reg_cfg_tph_stt_read_enable_i_reg_17;
  wire reg_cfg_tph_stt_read_enable_i_reg_18;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_19;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_2;
  wire reg_cfg_tph_stt_read_enable_i_reg_20;
  wire reg_cfg_tph_stt_read_enable_i_reg_21;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_22;
  wire reg_cfg_tph_stt_read_enable_i_reg_23;
  wire reg_cfg_tph_stt_read_enable_i_reg_24;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_25;
  wire reg_cfg_tph_stt_read_enable_i_reg_26;
  wire reg_cfg_tph_stt_read_enable_i_reg_27;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_28;
  wire reg_cfg_tph_stt_read_enable_i_reg_29;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_3;
  wire reg_cfg_tph_stt_read_enable_i_reg_30;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_31;
  wire reg_cfg_tph_stt_read_enable_i_reg_32;
  wire reg_cfg_tph_stt_read_enable_i_reg_33;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_4;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_5;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_6;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_7;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_8;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_9;
  wire \reg_phy_rdy_reg_n_0_[0] ;
  wire rxelecidle_reg1_reg;
  wire rxelecidle_reg1_reg_0;
  wire rxelecidle_reg1_reg_1;
  wire rxelecidle_reg1_reg_2;
  wire rxelecidle_reg1_reg_3;
  wire rxelecidle_reg1_reg_4;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg1_reg_0;
  wire rxeq_adapt_done_reg1_reg_1;
  wire rxeq_adapt_done_reg1_reg_2;
  wire rxeq_adapt_done_reg1_reg_3;
  wire rxeq_adapt_done_reg1_reg_4;
  wire rxphaligndone_s_reg1_reg;
  wire rxphaligndone_s_reg1_reg_0;
  wire sys_clk;
  wire sys_reset;
  wire [7:0]txpdelecidlemode;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0] ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_0 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_1 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_2 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_3 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_4 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_5 ;

  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11 
       (.I0(p_1_in61_in),
        .I1(GT_TXPMARESET065_out),
        .O(GT_RXPMARESET062_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__0 
       (.I0(p_1_in80_in),
        .I1(GT_TXPMARESET084_out),
        .O(GT_RXPMARESET081_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__1 
       (.I0(p_1_in110_in),
        .I1(GT_TXPMARESET0114_out),
        .O(GT_RXPMARESET0111_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__2 
       (.I0(p_1_in43_in),
        .I1(GT_TXPMARESET047_out),
        .O(GT_RXPMARESET044_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__3 
       (.I0(p_1_in33_in),
        .I1(GT_TXPMARESET037_out),
        .O(GT_RXPMARESET034_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__4 
       (.I0(p_1_in20_in),
        .I1(GT_TXPMARESET024_out),
        .O(GT_RXPMARESET021_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__5 
       (.I0(p_1_in10_in),
        .I1(GT_TXPMARESET014_out),
        .O(GT_RXPMARESET011_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_11__6 
       (.I0(pipe_wrapper_i_n_1048),
        .I1(GT_TXPMARESET0),
        .O(GT_RXPMARESET0));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_wrapper pipe_wrapper_i
       (.D(pipe_cpll_lock),
        .EQ_RXEQ_CONTROL(EQ_RXEQ_CONTROL),
        .EQ_RXEQ_DONE(EQ_RXEQ_DONE),
        .EQ_RXEQ_LFFS(EQ_RXEQ_LFFS),
        .EQ_RXEQ_PRESET(EQ_RXEQ_PRESET),
        .EQ_RXEQ_TXPRESET(EQ_RXEQ_TXPRESET),
        .EQ_TXEQ_CONTROL(EQ_TXEQ_CONTROL),
        .EQ_TXEQ_DEEMPH_IN(EQ_TXEQ_DEEMPH_IN),
        .EQ_TXEQ_DONE(EQ_TXEQ_DONE),
        .EQ_TXEQ_PRESET(EQ_TXEQ_PRESET),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2] ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_0 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_1 ),
        .\FSM_onehot_reg_state_reg[2]_10 (\FSM_onehot_reg_state_reg[2]_10 ),
        .\FSM_onehot_reg_state_reg[2]_11 (\FSM_onehot_reg_state_reg[2]_11 ),
        .\FSM_onehot_reg_state_reg[2]_12 (\FSM_onehot_reg_state_reg[2]_12 ),
        .\FSM_onehot_reg_state_reg[2]_13 (\FSM_onehot_reg_state_reg[2]_13 ),
        .\FSM_onehot_reg_state_reg[2]_14 (\FSM_onehot_reg_state_reg[2]_14 ),
        .\FSM_onehot_reg_state_reg[2]_15 (\FSM_onehot_reg_state_reg[2]_15 ),
        .\FSM_onehot_reg_state_reg[2]_16 (\FSM_onehot_reg_state_reg[2]_16 ),
        .\FSM_onehot_reg_state_reg[2]_17 (\FSM_onehot_reg_state_reg[2]_17 ),
        .\FSM_onehot_reg_state_reg[2]_18 (\FSM_onehot_reg_state_reg[2]_18 ),
        .\FSM_onehot_reg_state_reg[2]_19 (\FSM_onehot_reg_state_reg[2]_19 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_2 ),
        .\FSM_onehot_reg_state_reg[2]_20 (\FSM_onehot_reg_state_reg[2]_20 ),
        .\FSM_onehot_reg_state_reg[2]_21 (\FSM_onehot_reg_state_reg[2]_21 ),
        .\FSM_onehot_reg_state_reg[2]_22 (\FSM_onehot_reg_state_reg[2]_22 ),
        .\FSM_onehot_reg_state_reg[2]_23 (\FSM_onehot_reg_state_reg[2]_23 ),
        .\FSM_onehot_reg_state_reg[2]_24 (\FSM_onehot_reg_state_reg[2]_24 ),
        .\FSM_onehot_reg_state_reg[2]_25 (\FSM_onehot_reg_state_reg[2]_25 ),
        .\FSM_onehot_reg_state_reg[2]_26 (\FSM_onehot_reg_state_reg[2]_26 ),
        .\FSM_onehot_reg_state_reg[2]_27 (\FSM_onehot_reg_state_reg[2]_27 ),
        .\FSM_onehot_reg_state_reg[2]_28 (\FSM_onehot_reg_state_reg[2]_28 ),
        .\FSM_onehot_reg_state_reg[2]_29 (\FSM_onehot_reg_state_reg[2]_29 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_3 ),
        .\FSM_onehot_reg_state_reg[2]_30 (\FSM_onehot_reg_state_reg[2]_30 ),
        .\FSM_onehot_reg_state_reg[2]_31 (\FSM_onehot_reg_state_reg[2]_31 ),
        .\FSM_onehot_reg_state_reg[2]_32 (\FSM_onehot_reg_state_reg[2]_32 ),
        .\FSM_onehot_reg_state_reg[2]_33 (\FSM_onehot_reg_state_reg[2]_33 ),
        .\FSM_onehot_reg_state_reg[2]_34 (\FSM_onehot_reg_state_reg[2]_34 ),
        .\FSM_onehot_reg_state_reg[2]_35 (\FSM_onehot_reg_state_reg[2]_35 ),
        .\FSM_onehot_reg_state_reg[2]_36 (\FSM_onehot_reg_state_reg[2]_36 ),
        .\FSM_onehot_reg_state_reg[2]_37 (\FSM_onehot_reg_state_reg[2]_37 ),
        .\FSM_onehot_reg_state_reg[2]_38 (\FSM_onehot_reg_state_reg[2]_38 ),
        .\FSM_onehot_reg_state_reg[2]_39 (\FSM_onehot_reg_state_reg[2]_39 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_4 ),
        .\FSM_onehot_reg_state_reg[2]_40 (\FSM_onehot_reg_state_reg[2]_40 ),
        .\FSM_onehot_reg_state_reg[2]_41 (\FSM_onehot_reg_state_reg[2]_41 ),
        .\FSM_onehot_reg_state_reg[2]_42 (\FSM_onehot_reg_state_reg[2]_42 ),
        .\FSM_onehot_reg_state_reg[2]_43 (\FSM_onehot_reg_state_reg[2]_43 ),
        .\FSM_onehot_reg_state_reg[2]_44 (\FSM_onehot_reg_state_reg[2]_44 ),
        .\FSM_onehot_reg_state_reg[2]_45 (\FSM_onehot_reg_state_reg[2]_45 ),
        .\FSM_onehot_reg_state_reg[2]_46 (\FSM_onehot_reg_state_reg[2]_46 ),
        .\FSM_onehot_reg_state_reg[2]_47 (\FSM_onehot_reg_state_reg[2]_47 ),
        .\FSM_onehot_reg_state_reg[2]_48 (\FSM_onehot_reg_state_reg[2]_48 ),
        .\FSM_onehot_reg_state_reg[2]_49 (\FSM_onehot_reg_state_reg[2]_49 ),
        .\FSM_onehot_reg_state_reg[2]_5 (\FSM_onehot_reg_state_reg[2]_5 ),
        .\FSM_onehot_reg_state_reg[2]_50 (\FSM_onehot_reg_state_reg[2]_50 ),
        .\FSM_onehot_reg_state_reg[2]_51 (\FSM_onehot_reg_state_reg[2]_51 ),
        .\FSM_onehot_reg_state_reg[2]_52 (\FSM_onehot_reg_state_reg[2]_52 ),
        .\FSM_onehot_reg_state_reg[2]_53 (\FSM_onehot_reg_state_reg[2]_53 ),
        .\FSM_onehot_reg_state_reg[2]_54 (\FSM_onehot_reg_state_reg[2]_54 ),
        .\FSM_onehot_reg_state_reg[2]_55 (\FSM_onehot_reg_state_reg[2]_55 ),
        .\FSM_onehot_reg_state_reg[2]_56 (\FSM_onehot_reg_state_reg[2]_56 ),
        .\FSM_onehot_reg_state_reg[2]_57 (\FSM_onehot_reg_state_reg[2]_57 ),
        .\FSM_onehot_reg_state_reg[2]_58 (\FSM_onehot_reg_state_reg[2]_58 ),
        .\FSM_onehot_reg_state_reg[2]_59 (\FSM_onehot_reg_state_reg[2]_59 ),
        .\FSM_onehot_reg_state_reg[2]_6 (\FSM_onehot_reg_state_reg[2]_6 ),
        .\FSM_onehot_reg_state_reg[2]_60 (\FSM_onehot_reg_state_reg[2]_60 ),
        .\FSM_onehot_reg_state_reg[2]_61 (\FSM_onehot_reg_state_reg[2]_61 ),
        .\FSM_onehot_reg_state_reg[2]_62 (\FSM_onehot_reg_state_reg[2]_62 ),
        .\FSM_onehot_reg_state_reg[2]_63 (\FSM_onehot_reg_state_reg[2]_63 ),
        .\FSM_onehot_reg_state_reg[2]_64 (\FSM_onehot_reg_state_reg[2]_64 ),
        .\FSM_onehot_reg_state_reg[2]_65 (\FSM_onehot_reg_state_reg[2]_65 ),
        .\FSM_onehot_reg_state_reg[2]_66 (\FSM_onehot_reg_state_reg[2]_66 ),
        .\FSM_onehot_reg_state_reg[2]_67 (\FSM_onehot_reg_state_reg[2]_67 ),
        .\FSM_onehot_reg_state_reg[2]_68 (\FSM_onehot_reg_state_reg[2]_68 ),
        .\FSM_onehot_reg_state_reg[2]_69 (\FSM_onehot_reg_state_reg[2]_69 ),
        .\FSM_onehot_reg_state_reg[2]_7 (\FSM_onehot_reg_state_reg[2]_7 ),
        .\FSM_onehot_reg_state_reg[2]_70 (\FSM_onehot_reg_state_reg[2]_70 ),
        .\FSM_onehot_reg_state_reg[2]_71 (\FSM_onehot_reg_state_reg[2]_71 ),
        .\FSM_onehot_reg_state_reg[2]_72 (\FSM_onehot_reg_state_reg[2]_72 ),
        .\FSM_onehot_reg_state_reg[2]_73 (\FSM_onehot_reg_state_reg[2]_73 ),
        .\FSM_onehot_reg_state_reg[2]_74 (\FSM_onehot_reg_state_reg[2]_74 ),
        .\FSM_onehot_reg_state_reg[2]_75 (\FSM_onehot_reg_state_reg[2]_75 ),
        .\FSM_onehot_reg_state_reg[2]_76 (\FSM_onehot_reg_state_reg[2]_76 ),
        .\FSM_onehot_reg_state_reg[2]_77 (\FSM_onehot_reg_state_reg[2]_77 ),
        .\FSM_onehot_reg_state_reg[2]_78 (\FSM_onehot_reg_state_reg[2]_78 ),
        .\FSM_onehot_reg_state_reg[2]_79 (\FSM_onehot_reg_state_reg[2]_79 ),
        .\FSM_onehot_reg_state_reg[2]_8 (\FSM_onehot_reg_state_reg[2]_8 ),
        .\FSM_onehot_reg_state_reg[2]_80 (\FSM_onehot_reg_state_reg[2]_80 ),
        .\FSM_onehot_reg_state_reg[2]_81 (\FSM_onehot_reg_state_reg[2]_81 ),
        .\FSM_onehot_reg_state_reg[2]_82 (\FSM_onehot_reg_state_reg[2]_82 ),
        .\FSM_onehot_reg_state_reg[2]_83 (\FSM_onehot_reg_state_reg[2]_83 ),
        .\FSM_onehot_reg_state_reg[2]_84 (\FSM_onehot_reg_state_reg[2]_84 ),
        .\FSM_onehot_reg_state_reg[2]_9 (\FSM_onehot_reg_state_reg[2]_9 ),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_RXPMARESET0111_out(GT_RXPMARESET0111_out),
        .GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .GT_RXPMARESET034_out(GT_RXPMARESET034_out),
        .GT_RXPMARESET044_out(GT_RXPMARESET044_out),
        .GT_RXPMARESET062_out(GT_RXPMARESET062_out),
        .GT_RXPMARESET081_out(GT_RXPMARESET081_out),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .GT_TXPMARESET0114_out(GT_TXPMARESET0114_out),
        .GT_TXPMARESET014_out(GT_TXPMARESET014_out),
        .GT_TXPMARESET024_out(GT_TXPMARESET024_out),
        .GT_TXPMARESET037_out(GT_TXPMARESET037_out),
        .GT_TXPMARESET047_out(GT_TXPMARESET047_out),
        .GT_TXPMARESET065_out(GT_TXPMARESET065_out),
        .GT_TXPMARESET084_out(GT_TXPMARESET084_out),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX1CHARISK(PIPETX1CHARISK),
        .PIPETX1DATA(PIPETX1DATA),
        .PIPETX2CHARISK(PIPETX2CHARISK),
        .PIPETX2DATA(PIPETX2DATA),
        .PIPETX3CHARISK(PIPETX3CHARISK),
        .PIPETX3DATA(PIPETX3DATA),
        .PIPETX4CHARISK(PIPETX4CHARISK),
        .PIPETX4DATA(PIPETX4DATA),
        .PIPETX5CHARISK(PIPETX5CHARISK),
        .PIPETX5DATA(PIPETX5DATA),
        .PIPETX6CHARISK(PIPETX6CHARISK),
        .PIPETX6DATA(PIPETX6DATA),
        .PIPETX7CHARISK(PIPETX7CHARISK),
        .PIPETX7DATA(PIPETX7DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .Q(QRST_FSM),
        .QPLL_QPLLLOCK(int_qplllock_out[0]),
        .QPLL_QPLLOUTCLK(int_qplloutclk_out[0]),
        .QPLL_QPLLOUTREFCLK(int_qplloutrefclk_out[0]),
        .RST_IDLE(out1),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RXPD(RXPD),
        .SYNC_RXELECIDLE(SYNC_RXELECIDLE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .TXPD(TXPD),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .USER_TXCOMPLIANCE(USER_TXCOMPLIANCE),
        .USER_TXELECIDLE(USER_TXELECIDLE),
        .\cplllock_reg1_reg[0] (p_1_in61_in),
        .\cplllock_reg1_reg[1] (p_1_in80_in),
        .\cplllock_reg1_reg[2] (p_1_in110_in),
        .\cplllock_reg1_reg[3] (p_1_in43_in),
        .\cplllock_reg1_reg[4] (p_1_in33_in),
        .\cplllock_reg1_reg[5] (p_1_in20_in),
        .\cplllock_reg1_reg[6] (p_1_in10_in),
        .\cplllock_reg1_reg[7] (int_qplloutclk_out[1]),
        .\cplllock_reg1_reg[7]_0 (int_qplloutrefclk_out[1]),
        .\cplllock_reg1_reg[7]_1 (pipe_wrapper_i_n_1048),
        .cpllpd(cpllpd),
        .\eq_state_reg[2] (\eq_state_reg[2] ),
        .\eq_state_reg[2]_0 (\eq_state_reg[2]_0 ),
        .\eq_state_reg[2]_1 (\eq_state_reg[2]_1 ),
        .\eq_state_reg[2]_2 (\eq_state_reg[2]_2 ),
        .\eq_state_reg[2]_3 (\eq_state_reg[2]_3 ),
        .\eq_state_reg[2]_4 (\eq_state_reg[2]_4 ),
        .\eq_state_reg[2]_5 (\eq_state_reg[2]_5 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[0] (RATE_FSM),
        .\fsm_reg[0]_0 (\fsm_reg[0] ),
        .\fsm_reg[0]_1 (\fsm_reg[0]_0 ),
        .\fsm_reg[0]_2 (\fsm_reg[0]_1 ),
        .\fsm_reg[0]_3 (\fsm_reg[0]_2 ),
        .\fsm_reg[0]_4 (\fsm_reg[0]_3 ),
        .\fsm_reg[0]_5 (\fsm_reg[0]_4 ),
        .\fsm_reg[0]_6 (\fsm_reg[0]_5 ),
        .\load_cnt_reg[0] (DRP_FSM),
        .\load_cnt_reg[0]_0 (\load_cnt_reg[0] ),
        .\load_cnt_reg[0]_1 (\load_cnt_reg[0]_0 ),
        .\load_cnt_reg[0]_2 (\load_cnt_reg[0]_1 ),
        .\load_cnt_reg[0]_3 (\load_cnt_reg[0]_2 ),
        .\load_cnt_reg[0]_4 (\load_cnt_reg[0]_3 ),
        .\load_cnt_reg[0]_5 (\load_cnt_reg[0]_4 ),
        .\load_cnt_reg[0]_6 (\load_cnt_reg[0]_5 ),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .phy_rdy_int(phy_rdy_int),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .qplllock_reg1_reg(int_qplllock_out[1]),
        .qpllpd(qpllpd),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_0),
        .reg_cfg_tph_stt_read_enable_i_reg_1(reg_cfg_tph_stt_read_enable_i_reg_1),
        .reg_cfg_tph_stt_read_enable_i_reg_10(reg_cfg_tph_stt_read_enable_i_reg_10),
        .reg_cfg_tph_stt_read_enable_i_reg_11(reg_cfg_tph_stt_read_enable_i_reg_11),
        .reg_cfg_tph_stt_read_enable_i_reg_12(reg_cfg_tph_stt_read_enable_i_reg_12),
        .reg_cfg_tph_stt_read_enable_i_reg_13(EQ_TXEQ_DEEMPH_OUT),
        .reg_cfg_tph_stt_read_enable_i_reg_14(reg_cfg_tph_stt_read_enable_i_reg_13),
        .reg_cfg_tph_stt_read_enable_i_reg_15(reg_cfg_tph_stt_read_enable_i_reg_14),
        .reg_cfg_tph_stt_read_enable_i_reg_16(reg_cfg_tph_stt_read_enable_i_reg_15),
        .reg_cfg_tph_stt_read_enable_i_reg_17(reg_cfg_tph_stt_read_enable_i_reg_16),
        .reg_cfg_tph_stt_read_enable_i_reg_18(reg_cfg_tph_stt_read_enable_i_reg_17),
        .reg_cfg_tph_stt_read_enable_i_reg_19(reg_cfg_tph_stt_read_enable_i_reg_18),
        .reg_cfg_tph_stt_read_enable_i_reg_2(reg_cfg_tph_stt_read_enable_i_reg_2),
        .reg_cfg_tph_stt_read_enable_i_reg_20(reg_cfg_tph_stt_read_enable_i_reg_19),
        .reg_cfg_tph_stt_read_enable_i_reg_21(reg_cfg_tph_stt_read_enable_i_reg_20),
        .reg_cfg_tph_stt_read_enable_i_reg_22(reg_cfg_tph_stt_read_enable_i_reg_21),
        .reg_cfg_tph_stt_read_enable_i_reg_23(reg_cfg_tph_stt_read_enable_i_reg_22),
        .reg_cfg_tph_stt_read_enable_i_reg_24(reg_cfg_tph_stt_read_enable_i_reg_23),
        .reg_cfg_tph_stt_read_enable_i_reg_25(reg_cfg_tph_stt_read_enable_i_reg_24),
        .reg_cfg_tph_stt_read_enable_i_reg_26(reg_cfg_tph_stt_read_enable_i_reg_25),
        .reg_cfg_tph_stt_read_enable_i_reg_27(reg_cfg_tph_stt_read_enable_i_reg_26),
        .reg_cfg_tph_stt_read_enable_i_reg_28(reg_cfg_tph_stt_read_enable_i_reg_27),
        .reg_cfg_tph_stt_read_enable_i_reg_29(reg_cfg_tph_stt_read_enable_i_reg_28),
        .reg_cfg_tph_stt_read_enable_i_reg_3(reg_cfg_tph_stt_read_enable_i_reg_3),
        .reg_cfg_tph_stt_read_enable_i_reg_30(reg_cfg_tph_stt_read_enable_i_reg_29),
        .reg_cfg_tph_stt_read_enable_i_reg_31(reg_cfg_tph_stt_read_enable_i_reg_30),
        .reg_cfg_tph_stt_read_enable_i_reg_32(reg_cfg_tph_stt_read_enable_i_reg_31),
        .reg_cfg_tph_stt_read_enable_i_reg_33(reg_cfg_tph_stt_read_enable_i_reg_32),
        .reg_cfg_tph_stt_read_enable_i_reg_34(reg_cfg_tph_stt_read_enable_i_reg_33),
        .reg_cfg_tph_stt_read_enable_i_reg_4(reg_cfg_tph_stt_read_enable_i_reg_4),
        .reg_cfg_tph_stt_read_enable_i_reg_5(reg_cfg_tph_stt_read_enable_i_reg_5),
        .reg_cfg_tph_stt_read_enable_i_reg_6(reg_cfg_tph_stt_read_enable_i_reg_6),
        .reg_cfg_tph_stt_read_enable_i_reg_7(reg_cfg_tph_stt_read_enable_i_reg_7),
        .reg_cfg_tph_stt_read_enable_i_reg_8(reg_cfg_tph_stt_read_enable_i_reg_8),
        .reg_cfg_tph_stt_read_enable_i_reg_9(reg_cfg_tph_stt_read_enable_i_reg_9),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg),
        .rxelecidle_reg1_reg_0(rxelecidle_reg1_reg_0),
        .rxelecidle_reg1_reg_1(rxelecidle_reg1_reg_1),
        .rxelecidle_reg1_reg_2(rxelecidle_reg1_reg_2),
        .rxelecidle_reg1_reg_3(rxelecidle_reg1_reg_3),
        .rxelecidle_reg1_reg_4(rxelecidle_reg1_reg_4),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg1_reg_0(rxeq_adapt_done_reg1_reg_0),
        .rxeq_adapt_done_reg1_reg_1(rxeq_adapt_done_reg1_reg_1),
        .rxeq_adapt_done_reg1_reg_2(rxeq_adapt_done_reg1_reg_2),
        .rxeq_adapt_done_reg1_reg_3(rxeq_adapt_done_reg1_reg_3),
        .rxeq_adapt_done_reg1_reg_4(rxeq_adapt_done_reg1_reg_4),
        .rxphaligndone_s_reg1_reg(rxphaligndone_s_reg1_reg),
        .rxphaligndone_s_reg1_reg_0(rxphaligndone_s_reg1_reg_0),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .txpdelecidlemode(txpdelecidlemode),
        .\txsync_fsm.fsm_tx_reg[0] (\txsync_fsm.fsm_tx_reg[0] ),
        .\txsync_fsm.fsm_tx_reg[0]_0 (\txsync_fsm.fsm_tx_reg[0]_0 ),
        .\txsync_fsm.fsm_tx_reg[0]_1 (\txsync_fsm.fsm_tx_reg[0]_1 ),
        .\txsync_fsm.fsm_tx_reg[0]_2 (\txsync_fsm.fsm_tx_reg[0]_2 ),
        .\txsync_fsm.fsm_tx_reg[0]_3 (\txsync_fsm.fsm_tx_reg[0]_3 ),
        .\txsync_fsm.fsm_tx_reg[0]_4 (\txsync_fsm.fsm_tx_reg[0]_4 ),
        .\txsync_fsm.fsm_tx_reg[0]_5 (\txsync_fsm.fsm_tx_reg[0]_5 ),
        .\txsync_fsm.fsm_tx_reg[5] (SYNC_FSM_TX));
  FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(phy_rdy_int),
        .Q(\reg_phy_rdy_reg_n_0_[0] ));
  FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\reg_phy_rdy_reg_n_0_[0] ),
        .PRE(phy_rdy_int),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    \cplllock_reg1_reg[0] ,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    \cplllock_reg1_reg[0]_0 ,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    DRP_GTXRESET,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    O1431,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    \rxsync_fsm_disable.fsm_rx_reg[2]_0 ,
    GT_RXPMARESET062_out,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    userrdy_reg_rep__5,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET065_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    pipe_pclk_in,
    DRPDI,
    RXPD,
    RXSYSCLKSEL,
    TXPD,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX0DATA,
    TXMAINCURSOR,
    USER_TXCOMPLIANCE,
    PIPETX0CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in68_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in66_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [0:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output \cplllock_reg1_reg[0] ;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output \cplllock_reg1_reg[0]_0 ;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input DRP_GTXRESET;
  input QPLL_QPLLOUTCLK;
  input QPLL_QPLLOUTREFCLK;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input O1431;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  input GT_RXPMARESET062_out;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input userrdy_reg_rep__5;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET065_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]RXPD;
  input [1:0]RXSYSCLKSEL;
  input [1:0]TXPD;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX0DATA;
  input [6:0]TXMAINCURSOR;
  input USER_TXCOMPLIANCE;
  input [1:0]PIPETX0CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in68_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in66_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_GTXRESET;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire GT_RXPMARESET062_out;
  wire GT_TXPMARESET065_out;
  wire O1431;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [1:0]RXPD;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [1:0]TXPD;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXCOMPLIANCE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire [0:0]cpllpd;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire p_0_in66_in;
  wire p_0_in68_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire rst_cpllpd;
  wire rxcdrlock_reg1_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__5;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_58 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in66_in(p_0_in66_in),
        .p_0_in68_in(p_0_in68_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(DRP_GTXRESET),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(DRP_GTXRESET),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(QPLL_QPLLOUTCLK),
        .QPLLREFCLK(QPLL_QPLLOUTREFCLK),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,RXCHARISK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(O1431),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(pipe_rx0_elec_idle),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(O1431),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(O1431),
        .RXPCSRESET(Q[4]),
        .RXPD(RXPD),
        .RXPHALIGN(\rxsync_fsm_disable.fsm_rx_reg[2]_0 ),
        .RXPHALIGNDONE(SYNC_RXPHALIGNDONE_M),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET062_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx0_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\cplllock_reg1_reg[0] ),
        .RXSYNCMODE(1'b1),
        .RXSYNCOUT(\cplllock_reg1_reg[0] ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__5),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(O1431),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,USER_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(TXPD),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET065_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\cplllock_reg1_reg[0]_0 ),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(\cplllock_reg1_reg[0]_0 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__5),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_15 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_0
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    SYNC_RXELECIDLE,
    pipe_rxoutclk_out,
    rxphaligndone_s_reg1_reg,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET081_out,
    pipe_rx1_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep__4,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET084_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX1DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX1CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in87_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in85_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output SYNC_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output rxphaligndone_s_reg1_reg;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET081_out;
  input pipe_rx1_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep__4;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET084_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX1DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX1CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in87_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in85_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET081_out;
  wire GT_TXPMARESET084_out;
  wire [1:0]PIPETX1CHARISK;
  wire [31:0]PIPETX1DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXELECIDLE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in85_in;
  wire p_0_in87_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx1_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxphaligndone_s_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__4;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_54 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in85_in(p_0_in85_in),
        .p_0_in87_in(p_0_in87_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(SYNC_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(rxphaligndone_s_reg1_reg),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET081_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx1_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__4),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX1CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX1DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET084_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__4),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_16__3 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_12
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    rxphaligndone_s_reg1_reg,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET044_out,
    pipe_rx3_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep__2,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET047_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX3DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX3CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in50_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    p_0_in48_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output rxphaligndone_s_reg1_reg;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET044_out;
  input pipe_rx3_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep__2;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET047_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX3DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX3CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in50_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input [3:0]\resetovrd_disble.reset_reg[4]_3 ;
  input p_0_in48_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET044_out;
  wire GT_TXPMARESET047_out;
  wire [1:0]PIPETX3CHARISK;
  wire [31:0]PIPETX3DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in48_in;
  wire p_0_in50_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx3_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire [3:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxelecidle_reg1_reg;
  wire rxphaligndone_s_reg1_i_2_n_0;
  wire rxphaligndone_s_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__2;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_50 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in48_in(p_0_in48_in),
        .p_0_in50_in(p_0_in50_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET044_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx3_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__2),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX3CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX3DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET047_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__2),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_16__4 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
  LUT2 #(
    .INIT(4'h8)) 
    rxphaligndone_s_reg1_i_1
       (.I0(rxphaligndone_s_reg1_i_2_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .O(rxphaligndone_s_reg1_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    rxphaligndone_s_reg1_i_2
       (.I0(pipe_rxphaligndone),
        .I1(\resetovrd_disble.reset_reg[4]_2 ),
        .I2(\resetovrd_disble.reset_reg[4]_3 [2]),
        .I3(\resetovrd_disble.reset_reg[4]_3 [3]),
        .I4(\resetovrd_disble.reset_reg[4]_3 [0]),
        .I5(\resetovrd_disble.reset_reg[4]_3 [1]),
        .O(rxphaligndone_s_reg1_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_18
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET034_out,
    pipe_rx4_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep__1,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET037_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX4DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX4CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in40_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in38_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input QPLL_QPLLOUTCLK;
  input QPLL_QPLLOUTREFCLK;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET034_out;
  input pipe_rx4_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep__1;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET037_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX4DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX4CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in40_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in38_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET034_out;
  wire GT_TXPMARESET037_out;
  wire [1:0]PIPETX4CHARISK;
  wire [31:0]PIPETX4DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]cpllpd;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in38_in;
  wire p_0_in40_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx4_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxelecidle_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__1;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_48 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in40_in(p_0_in40_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(QPLL_QPLLOUTCLK),
        .QPLLREFCLK(QPLL_QPLLOUTREFCLK),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET034_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx4_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__1),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX4CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX4DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET037_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__1),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_15__1 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_25
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET021_out,
    pipe_rx5_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep__0,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET024_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX5DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX5CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in27_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in25_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET021_out;
  input pipe_rx5_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep__0;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET024_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX5DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX5CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in27_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in25_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET021_out;
  wire GT_TXPMARESET024_out;
  wire [1:0]PIPETX5CHARISK;
  wire [31:0]PIPETX5DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx5_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxelecidle_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__0;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_46 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET021_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx5_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__0),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX5CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX5DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET024_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__0),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_16__5 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_31
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    \cplllock_reg1_reg[7] ,
    SYNC_TXDLYSRESETDONE0,
    SYNC_RXDLYSRESETDONE0,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    GT_RX_CONVERGE0,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET011_out,
    pipe_rx6_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    rxsyncallin,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET014_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX6DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX6CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in17_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in15_in,
    RST_CPLLRESET,
    txelecidle_reg2_reg_0,
    txcompliance_reg2_reg,
    \resetovrd_disble.reset_reg[4]_1 ,
    txcompliance_reg2_reg_0,
    txelecidle_reg2_reg_1,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 );
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output \cplllock_reg1_reg[7] ;
  output SYNC_TXDLYSRESETDONE0;
  output SYNC_RXDLYSRESETDONE0;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input GT_RX_CONVERGE0;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET011_out;
  input pipe_rx6_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input rxsyncallin;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET014_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX6DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX6CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in17_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in15_in;
  input RST_CPLLRESET;
  input txelecidle_reg2_reg_0;
  input txcompliance_reg2_reg;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input txcompliance_reg2_reg_0;
  input txelecidle_reg2_reg_1;
  input [6:0]\resetovrd_disble.reset_reg[4]_2 ;
  input [6:0]\resetovrd_disble.reset_reg[4]_3 ;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET011_out;
  wire GT_RX_CONVERGE0;
  wire GT_TXPMARESET014_out;
  wire [1:0]PIPETX6CHARISK;
  wire [31:0]PIPETX6DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \cplllock_reg1_reg[7] ;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx6_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire [6:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire [6:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxdlysresetdone_reg1_i_2_n_0;
  wire rxelecidle_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxsyncallin;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txcompliance_reg2_reg;
  wire txcompliance_reg2_reg_0;
  wire txdlysresetdone_reg1_i_2_n_0;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire txelecidle_reg2_reg_1;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_44 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in17_in(p_0_in17_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(GT_RX_CONVERGE0),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(GT_RX_CONVERGE0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(GT_RX_CONVERGE0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(GT_RX_CONVERGE0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET011_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx6_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX6CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX6DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET014_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_15__2 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
  LUT6 #(
    .INIT(64'h000000000000BBB0)) 
    \gth_channel.gthe2_channel_i_i_71 
       (.I0(pipe_rxphaligndone),
        .I1(txelecidle_reg2_reg_0),
        .I2(txcompliance_reg2_reg),
        .I3(\resetovrd_disble.reset_reg[4]_1 ),
        .I4(txcompliance_reg2_reg_0),
        .I5(txelecidle_reg2_reg_1),
        .O(\cplllock_reg1_reg[7] ));
  LUT3 #(
    .INIT(8'h80)) 
    rxdlysresetdone_reg1_i_1
       (.I0(rxdlysresetdone_reg1_i_2_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_3 [4]),
        .I2(\resetovrd_disble.reset_reg[4]_3 [5]),
        .O(SYNC_RXDLYSRESETDONE0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    rxdlysresetdone_reg1_i_2
       (.I0(pipe_rxdlysresetdone),
        .I1(\resetovrd_disble.reset_reg[4]_3 [6]),
        .I2(\resetovrd_disble.reset_reg[4]_3 [1]),
        .I3(\resetovrd_disble.reset_reg[4]_3 [0]),
        .I4(\resetovrd_disble.reset_reg[4]_3 [3]),
        .I5(\resetovrd_disble.reset_reg[4]_3 [2]),
        .O(rxdlysresetdone_reg1_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    txdlysresetdone_reg1_i_1
       (.I0(txdlysresetdone_reg1_i_2_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_2 [4]),
        .I2(\resetovrd_disble.reset_reg[4]_2 [5]),
        .O(SYNC_TXDLYSRESETDONE0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    txdlysresetdone_reg1_i_2
       (.I0(pipe_txdlysresetdone),
        .I1(\resetovrd_disble.reset_reg[4]_2 [6]),
        .I2(\resetovrd_disble.reset_reg[4]_2 [1]),
        .I3(\resetovrd_disble.reset_reg[4]_2 [0]),
        .I4(\resetovrd_disble.reset_reg[4]_2 [3]),
        .I5(\resetovrd_disble.reset_reg[4]_2 [2]),
        .O(txdlysresetdone_reg1_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_37
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    \cplllock_reg1_reg[7] ,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET0,
    pipe_rx7_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    rxsyncallin,
    \resetovrd_disble.reset_reg[4] ,
    rst_userrdy,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET0,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX7DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX7CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in3_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in2_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]\cplllock_reg1_reg[7] ;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET0;
  input pipe_rx7_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input rxsyncallin;
  input \resetovrd_disble.reset_reg[4] ;
  input rst_userrdy;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET0;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX7DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX7CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in3_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in2_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET0;
  wire GT_TXPMARESET0;
  wire [1:0]PIPETX7CHARISK;
  wire [31:0]PIPETX7DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]\cplllock_reg1_reg[7] ;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx7_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxcdrlock_reg1_reg;
  wire rxelecidle_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxsyncallin;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(\cplllock_reg1_reg[7] ),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx7_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX7CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX7DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET0),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_16__6 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_6
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    rxcdrlock_reg1_reg,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    rxelecidle_reg1_reg,
    pipe_rxoutclk_out,
    rxphaligndone_s_reg1_reg,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    pipe_rxsyncdone,
    rxvalid_reg1_reg,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_dclk_in,
    \fsm_reg[0] ,
    \fsm_reg[0]_0 ,
    Q,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    \di_reg[15] ,
    \di_reg[15]_0 ,
    \resetovrd_disble.fsm_reg[1] ,
    gen3_reg,
    converge_gen3_reg,
    gen3_reg_0,
    SYNC_RXDLYEN,
    \rxsync_fsm_disable.fsm_rx_reg[2] ,
    rxsync_donem_reg2_reg,
    GT_RXPMARESET0111_out,
    pipe_rx2_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    txelecidle_reg2_reg,
    \resetovrd_disble.reset_reg[4] ,
    userrdy_reg_rep__3,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \txsync_fsm.txdlyen_reg ,
    \txsync_fsm.fsm_tx_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    \txsync_fsm.fsm_tx_reg[4] ,
    \txsync_fsm.fsm_tx_reg[4]_0 ,
    GT_TXPMARESET0114_out,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_0 ,
    pipe_pclk_in,
    DRPDI,
    \FSM_onehot_reg_state_reg[2]_1 ,
    RXSYSCLKSEL,
    \FSM_onehot_reg_state_reg[2]_2 ,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX2DATA,
    TXMAINCURSOR,
    \FSM_onehot_reg_state_reg[2]_3 ,
    PIPETX2CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in117_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    p_0_in115_in,
    RST_CPLLRESET);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output rxcdrlock_reg1_reg;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output rxelecidle_reg1_reg;
  output [0:0]pipe_rxoutclk_out;
  output rxphaligndone_s_reg1_reg;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output [0:0]pipe_rxsyncdone;
  output rxvalid_reg1_reg;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  input pipe_dclk_in;
  input \fsm_reg[0] ;
  input \fsm_reg[0]_0 ;
  input [5:0]Q;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input \di_reg[15] ;
  input \di_reg[15]_0 ;
  input \resetovrd_disble.fsm_reg[1] ;
  input gen3_reg;
  input converge_gen3_reg;
  input gen3_reg_0;
  input SYNC_RXDLYEN;
  input \rxsync_fsm_disable.fsm_rx_reg[2] ;
  input rxsync_donem_reg2_reg;
  input GT_RXPMARESET0111_out;
  input pipe_rx2_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input txelecidle_reg2_reg;
  input \resetovrd_disble.reset_reg[4] ;
  input userrdy_reg_rep__3;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \txsync_fsm.txdlyen_reg ;
  input \txsync_fsm.fsm_tx_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [0:0]pipe_txinhibit;
  input \txsync_fsm.fsm_tx_reg[4] ;
  input \txsync_fsm.fsm_tx_reg[4]_0 ;
  input GT_TXPMARESET0114_out;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input [1:0]RXSYSCLKSEL;
  input [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX2DATA;
  input [6:0]TXMAINCURSOR;
  input \FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]PIPETX2CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in117_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input p_0_in115_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_3 ;
  wire GT_RXPMARESET0111_out;
  wire GT_TXPMARESET0114_out;
  wire [1:0]PIPETX2CHARISK;
  wire [31:0]PIPETX2DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [5:0]Q;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire converge_gen3_reg;
  wire [0:0]cpllpd;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \fsm_reg[0] ;
  wire \fsm_reg[0]_0 ;
  wire gen3_reg;
  wire gen3_reg_0;
  wire gt_cpllpdrefclk;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire \gth_channel.gthe2_channel_i_n_40 ;
  wire \gth_channel.gthe2_channel_i_n_45 ;
  wire \gth_channel.gthe2_channel_i_n_56 ;
  wire p_0_in115_in;
  wire p_0_in117_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx2_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire \resetovrd_disble.fsm_reg[1] ;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rst_cpllpd;
  wire rst_gtreset;
  wire rxcdrlock_reg1_reg;
  wire rxelecidle_reg1_reg;
  wire rxphaligndone_s_reg1_reg;
  wire rxsync_donem_reg2_reg;
  wire \rxsync_fsm_disable.fsm_rx_reg[2] ;
  wire rxvalid_reg1_reg;
  wire sys_clk;
  wire txelecidle_reg2_reg;
  wire txelecidle_reg2_reg_0;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \txsync_fsm.fsm_tx_reg[2] ;
  wire \txsync_fsm.fsm_tx_reg[4] ;
  wire \txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \txsync_fsm.txdlyen_reg ;
  wire userrdy_reg_rep__3;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_52 cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .CPLLRESET0(CPLLRESET0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .cpllpd(cpllpd),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in115_in(p_0_in115_in),
        .p_0_in117_in(p_0_in117_in),
        .powerdown(powerdown),
        .rst_cpllpd(rst_cpllpd));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(\fsm_reg[0] ),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(\fsm_reg[0]_0 ),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(Q[3]),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(\di_reg[15] ),
        .QPLLREFCLK(\di_reg[15]_0 ),
        .RESETOVRD(\resetovrd_disble.fsm_reg[1] ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(gen3_reg),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(Q[5]),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(Q[1]),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_reg1_reg),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(Q[0]),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,reg_cfg_tph_stt_read_enable_i_reg_0}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],reg_cfg_tph_stt_read_enable_i_reg}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(converge_gen3_reg),
        .RXDFEAGCOVRDEN(gen3_reg_0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(converge_gen3_reg),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(Q[2]),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(SYNC_RXDLYEN),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(\rxsync_fsm_disable.fsm_rx_reg[2] ),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(rxelecidle_reg1_reg),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(gen3_reg_0),
        .RXLPMHFHOLD(converge_gen3_reg),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(converge_gen3_reg),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gen3_reg),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(gen3_reg_0),
        .RXPCSRESET(Q[4]),
        .RXPD(\FSM_onehot_reg_state_reg[2]_1 ),
        .RXPHALIGN(rxsync_donem_reg2_reg),
        .RXPHALIGNDONE(rxphaligndone_s_reg1_reg),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0111_out),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx2_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE(RXRATE),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(txelecidle_reg2_reg),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(\resetovrd_disble.reset_reg[4] ),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gth_channel.gthe2_channel_i_n_40 ),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .RXUSERRDY(userrdy_reg_rep__3),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(rxvalid_reg1_reg),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(gen3_reg_0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\FSM_onehot_reg_state_reg[2]_3 }),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX2CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX2DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(\FSM_onehot_reg_state_reg[2] ),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(\txsync_fsm.txdlyen_reg ),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(\txsync_fsm.fsm_tx_reg[2] ),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(\FSM_onehot_reg_state_reg[2]_0 ),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\gth_channel.gthe2_channel_i_n_45 ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(\FSM_onehot_reg_state_reg[2]_2 ),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(\txsync_fsm.fsm_tx_reg[4] ),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(\txsync_fsm.fsm_tx_reg[4]_0 ),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_TXPMARESET0114_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE(RXRATE),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(txelecidle_reg2_reg_0),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(\resetovrd_disble.reset_reg[4]_0 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gth_channel.gthe2_channel_i_n_56 ),
        .TXSYSCLKSEL(RXSYSCLKSEL),
        .TXUSERRDY(userrdy_reg_rep__3),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_15__0 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in3_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in2_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in3_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in2_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__6 
       (.I0(cpllpd_0),
        .I1(p_0_in3_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__6 
       (.I0(cpllrst),
        .I1(p_0_in2_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_44
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in17_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in15_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in17_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in15_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__5 
       (.I0(cpllpd_0),
        .I1(p_0_in17_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__5 
       (.I0(cpllrst),
        .I1(p_0_in15_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_46
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in27_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in25_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in27_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in25_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__4 
       (.I0(cpllpd_0),
        .I1(p_0_in27_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__4 
       (.I0(cpllrst),
        .I1(p_0_in25_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_48
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in40_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in38_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in40_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in38_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in38_in;
  wire p_0_in40_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__3 
       (.I0(cpllpd_0),
        .I1(p_0_in40_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__3 
       (.I0(cpllrst),
        .I1(p_0_in38_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_50
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in50_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in48_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in50_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in48_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in48_in;
  wire p_0_in50_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__2 
       (.I0(cpllpd_0),
        .I1(p_0_in50_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__2 
       (.I0(cpllrst),
        .I1(p_0_in48_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_52
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in117_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in115_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in117_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in115_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in115_in;
  wire p_0_in117_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__1 
       (.I0(cpllpd_0),
        .I1(p_0_in117_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__1 
       (.I0(cpllrst),
        .I1(p_0_in115_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_54
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in87_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in85_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in87_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in85_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in85_in;
  wire p_0_in87_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1__0 
       (.I0(cpllpd_0),
        .I1(p_0_in87_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2__0 
       (.I0(cpllrst),
        .I1(p_0_in85_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gtx_cpllpd_ovrd" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gtx_cpllpd_ovrd_58
   (CPLLPD0,
    CPLLRESET0,
    gt_cpllpdrefclk,
    p_0_in68_in,
    rst_cpllpd,
    powerdown,
    cpllpd,
    p_0_in66_in,
    RST_CPLLRESET);
  output CPLLPD0;
  output CPLLRESET0;
  input gt_cpllpdrefclk;
  input p_0_in68_in;
  input rst_cpllpd;
  input powerdown;
  input [0:0]cpllpd;
  input p_0_in66_in;
  input RST_CPLLRESET;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire RST_CPLLRESET;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in66_in;
  wire p_0_in68_in;
  wire powerdown;
  wire rst_cpllpd;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    \gth_channel.gthe2_channel_i_i_1 
       (.I0(cpllpd_0),
        .I1(p_0_in68_in),
        .I2(rst_cpllpd),
        .I3(powerdown),
        .I4(cpllpd),
        .O(CPLLPD0));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2 
       (.I0(cpllrst),
        .I1(p_0_in66_in),
        .I2(RST_CPLLRESET),
        .O(CPLLRESET0));
endmodule

(* ARI_CAP_ENABLE = "FALSE" *) (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
(* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
(* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RC_STRADDLE = "TRUE" *) 
(* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) (* AXISTEN_IF_WIDTH = "2'b10" *) 
(* CFG_CTL_IF = "TRUE" *) (* CFG_EXT_IF = "TRUE" *) (* CFG_FC_IF = "TRUE" *) 
(* CFG_MGMT_IF = "TRUE" *) (* CFG_STATUS_IF = "TRUE" *) (* CFG_TX_MSG_IF = "TRUE" *) 
(* COMPLETION_SPACE = "16KB" *) (* CRM_CORE_CLK_FREQ_500 = "TRUE" *) (* CRM_USER_CLK_FREQ = "2'b10" *) 
(* C_DATA_WIDTH = "256" *) (* DEV_PORT_TYPE = "0" *) (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
(* ENABLE_FAST_SIM_TRAINING = "TRUE" *) (* EXT_CH_GT_DRP = "FALSE" *) (* EXT_PIPE_INTERFACE = "FALSE" *) 
(* EXT_PIPE_SIM = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) 
(* GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE" *) (* IMPL_TARGET = "HARD" *) (* INTERFACE_SPEED = "500 MHZ" *) 
(* KEEP_WIDTH = "8" *) (* LL_ACK_TIMEOUT = "9'b000000000" *) (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
(* LL_ACK_TIMEOUT_FUNC = "0" *) (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_REPLAY_TIMEOUT = "9'b000000000" *) (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
(* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
(* MSIX_EN = "FALSE" *) (* MSI_EN = "TRUE" *) (* NO_DECODE_LOGIC = "FALSE" *) 
(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_3_0_7vx" *) (* PCIE_ASYNC_EN = "FALSE" *) (* PCIE_CHAN_BOND = "0" *) 
(* PCIE_CHAN_BOND_EN = "FALSE" *) (* PCIE_DRP = "FALSE" *) (* PCIE_EXT_CLK = "TRUE" *) 
(* PCIE_EXT_GT_COMMON = "FALSE" *) (* PCIE_FAST_CONFIG = "NONE" *) (* PCIE_GT_DEVICE = "GTH" *) 
(* PCIE_LINK_SPEED = "3" *) (* PCIE_LPM_DFE = "LPM" *) (* PCIE_TXBUF_EN = "FALSE" *) 
(* PCIE_USE_MODE = "2.1" *) (* PER_FUNC_STATUS_IF = "TRUE" *) (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF0_ARI_CAP_VER = "4'b0001" *) (* PF0_BAR0_APERTURE_SIZE = "5'b01101" *) 
(* PF0_BAR0_CONTROL = "3'b100" *) (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR1_CONTROL = "3'b000" *) 
(* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR2_CONTROL = "3'b000" *) (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR3_CONTROL = "3'b000" *) (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR4_CONTROL = "3'b000" *) 
(* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR5_CONTROL = "3'b000" *) (* PF0_BIST_REGISTER = "8'b00000000" *) 
(* PF0_CAPABILITY_POINTER = "8'b10000000" *) (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) (* PF0_DEVICE_ID = "16'b0111000000111000" *) 
(* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
(* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
(* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF0_DPA_CAP_VER = "4'b0001" *) 
(* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF0_INTERRUPT_LINE = "8'b00000000" *) (* PF0_INTERRUPT_PIN = "3'b001" *) (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
(* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_LTR_CAP_VER = "4'b0001" *) (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF0_MSIX_CAP_PBA_BIR = "0" *) (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF0_PB_CAP_VER = "4'b0001" *) (* PF0_PM_CAP_ID = "8'b00000001" *) (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
(* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
(* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) (* PF0_PM_CAP_VER_ID = "3'b011" *) (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
(* PF0_RBAR_CAP_ENABLE = "FALSE" *) (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF0_RBAR_CAP_INDEX2 = "3'b000" *) (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_VER = "4'b0001" *) 
(* PF0_RBAR_NUM = "3'b001" *) (* PF0_REVISION_ID = "8'b00000000" *) (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
(* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
(* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF0_TPHR_CAP_ENABLE = "FALSE" *) (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF0_TPHR_CAP_VER = "4'b0001" *) (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_VC_CAP_VER = "4'b0001" *) (* PF0_VENDOR_ID = "16'b0001000011101110" *) (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR0_CONTROL = "3'b000" *) 
(* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR1_CONTROL = "3'b000" *) (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR2_CONTROL = "3'b000" *) (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR3_CONTROL = "3'b000" *) 
(* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR4_CONTROL = "3'b000" *) (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR5_CONTROL = "3'b000" *) (* PF1_BIST_REGISTER = "8'b00000000" *) (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
(* PF1_CLASS_CODE = "24'b000001011000000000000000" *) (* PF1_DEVICE_ID = "16'b0111000000010001" *) (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF1_DPA_CAP_VER = "4'b0001" *) 
(* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF1_INTERRUPT_LINE = "8'b00000000" *) (* PF1_INTERRUPT_PIN = "3'b000" *) (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_MSIX_CAP_PBA_BIR = "0" *) (* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF1_PB_CAP_VER = "4'b0001" *) (* PF1_PM_CAP_ID = "8'b00000001" *) (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_PM_CAP_VER_ID = "3'b011" *) (* PF1_RBAR_CAP_ENABLE = "FALSE" *) (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
(* PF1_RBAR_CAP_INDEX1 = "3'b000" *) (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
(* PF1_RBAR_CAP_VER = "4'b0001" *) (* PF1_RBAR_NUM = "3'b001" *) (* PF1_REVISION_ID = "8'b00000000" *) 
(* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
(* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
(* PF1_SRIOV_CAP_VER = "4'b0000" *) (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
(* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
(* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF1_TPHR_CAP_ENABLE = "FALSE" *) (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF1_TPHR_CAP_VER = "4'b0001" *) (* PIPE_PIPELINE_STAGES = "0" *) 
(* PIPE_SIM = "FALSE" *) (* PIPE_SIM_MODE = "FALSE" *) (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
(* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) (* PL_DISABLE_SCRAMBLING = "FALSE" *) (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
(* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
(* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
(* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
(* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b1000" *) (* PL_N_FTS_COMCLK_GEN1 = "255" *) (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
(* PL_N_FTS_COMCLK_GEN3 = "255" *) (* PL_N_FTS_GEN1 = "255" *) (* PL_N_FTS_GEN2 = "255" *) 
(* PL_N_FTS_GEN3 = "255" *) (* PL_UPSTREAM_FACING = "TRUE" *) (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
(* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) (* PM_L1_REENTRY_DELAY = "25000" *) 
(* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) (* POWER_DOWN = "FALSE" *) 
(* RCV_MSG_IF = "TRUE" *) (* REF_CLK_FREQ = "0" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
(* SIM_VERSION = "1.0" *) (* SPARE_BIT0 = "0" *) (* SPARE_BIT1 = "0" *) 
(* SPARE_BIT2 = "0" *) (* SPARE_BIT3 = "0" *) (* SPARE_BIT4 = "0" *) 
(* SPARE_BIT5 = "0" *) (* SPARE_BIT6 = "0" *) (* SPARE_BIT7 = "0" *) 
(* SPARE_BIT8 = "0" *) (* SPARE_BYTE0 = "8'b00000000" *) (* SPARE_BYTE1 = "8'b00000000" *) 
(* SPARE_BYTE2 = "8'b00000000" *) (* SPARE_BYTE3 = "8'b00000000" *) (* SPARE_WORD0 = "0" *) 
(* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) (* SPARE_WORD2 = "0" *) (* SPARE_WORD3 = "0" *) 
(* SRIOV_CAP_ENABLE = "FALSE" *) (* TCQ = "100" *) (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
(* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) (* TL_CREDITS_CD = "12'b000000000000" *) (* TL_CREDITS_CH = "8'b00000000" *) 
(* TL_CREDITS_NPD = "12'b000000101000" *) (* TL_CREDITS_NPH = "8'b00100000" *) (* TL_CREDITS_PD = "12'b000110011000" *) 
(* TL_CREDITS_PH = "8'b00100000" *) (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
(* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_MODE_ENABLE = "FALSE" *) (* TL_PF_ENABLE_REG = "FALSE" *) 
(* TL_TAG_MGMT_ENABLE = "TRUE" *) (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* TX_FC_IF = "TRUE" *) 
(* TX_MARGIN_FULL_0 = "7'b1001111" *) (* TX_MARGIN_FULL_1 = "7'b1001110" *) (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
(* TX_MARGIN_FULL_3 = "7'b1001100" *) (* TX_MARGIN_FULL_4 = "7'b1000011" *) (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
(* TX_MARGIN_LOW_1 = "7'b1000110" *) (* TX_MARGIN_LOW_2 = "7'b1000011" *) (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
(* TX_MARGIN_LOW_4 = "7'b1000000" *) (* USER_CLK2_FREQ = "4" *) (* USER_CLK_FREQ = "5" *) 
(* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_CAPABILITY_POINTER = "8'b10000000" *) (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
(* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_BIR = "0" *) (* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) (* VF0_PM_CAP_ID = "8'b00000001" *) 
(* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF0_PM_CAP_VER_ID = "3'b011" *) (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF0_TPHR_CAP_ENABLE = "FALSE" *) (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF0_TPHR_CAP_VER = "4'b0001" *) (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
(* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_BIR = "0" *) (* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) (* VF1_PM_CAP_ID = "8'b00000001" *) 
(* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF1_PM_CAP_VER_ID = "3'b011" *) (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF1_TPHR_CAP_ENABLE = "FALSE" *) (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF1_TPHR_CAP_VER = "4'b0001" *) (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
(* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_BIR = "0" *) (* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) (* VF2_PM_CAP_ID = "8'b00000001" *) 
(* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF2_PM_CAP_VER_ID = "3'b011" *) (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF2_TPHR_CAP_ENABLE = "FALSE" *) (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF2_TPHR_CAP_VER = "4'b0001" *) (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
(* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_BIR = "0" *) (* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) (* VF3_PM_CAP_ID = "8'b00000001" *) 
(* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF3_PM_CAP_VER_ID = "3'b011" *) (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF3_TPHR_CAP_ENABLE = "FALSE" *) (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF3_TPHR_CAP_VER = "4'b0001" *) (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
(* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_BIR = "0" *) (* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) (* VF4_PM_CAP_ID = "8'b00000001" *) 
(* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF4_PM_CAP_VER_ID = "3'b011" *) (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF4_TPHR_CAP_ENABLE = "FALSE" *) (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF4_TPHR_CAP_VER = "4'b0001" *) (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
(* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_BIR = "0" *) (* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) (* VF5_PM_CAP_ID = "8'b00000001" *) 
(* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF5_PM_CAP_VER_ID = "3'b011" *) (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF5_TPHR_CAP_ENABLE = "FALSE" *) (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF5_TPHR_CAP_VER = "4'b0001" *) (* component_name = "pcie3_7x_v4_0" *) (* gen_x0y0_ucf = "0" *) 
(* gen_x0y1_ucf = "1" *) (* gen_x0y2_ucf = "0" *) (* gen_x0y3_ucf = "0" *) 
(* pcie_blk_locn = "1" *) (* silicon_revision = "Production" *) (* xlnx_ref_board = "1" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_3_0_7vx
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_subsys_vend_id,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_interrupt_msix_data,
    cfg_interrupt_msix_address,
    cfg_interrupt_msix_int,
    cfg_interrupt_msix_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    user_tph_stt_address,
    user_tph_function_num,
    user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_tph_stt_read_enable,
    sys_clk,
    sys_reset,
    pipe_mmcm_rst_n,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_txinhibit,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pcie_drp_rdy,
    pcie_drp_do,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    cpllpd,
    txpd,
    rxpd,
    txpdelecidlemode,
    txdetectrx,
    txelecidle,
    qpllpd,
    powerdown);
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [7:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [7:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [7:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  input s_axis_rq_tlast;
  input [255:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [7:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  input s_axis_rq_tvalid;
  output [255:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tlast;
  output [7:0]m_axis_rc_tkeep;
  output m_axis_rc_tvalid;
  input m_axis_rc_tready;
  output [255:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tlast;
  output [7:0]m_axis_cq_tkeep;
  output m_axis_cq_tvalid;
  input m_axis_cq_tready;
  input [255:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tlast;
  input [7:0]s_axis_cc_tkeep;
  input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [2:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [15:0]cfg_subsys_vend_id;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [1:0]cfg_flr_in_process;
  input [1:0]cfg_flr_done;
  output [5:0]cfg_vf_flr_in_process;
  input [5:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  input [31:0]cfg_interrupt_msix_data;
  input [63:0]cfg_interrupt_msix_address;
  input cfg_interrupt_msix_int;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_msix_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input [4:0]user_tph_stt_address;
  input [2:0]user_tph_function_num;
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  input user_tph_stt_read_enable;
  input sys_clk;
  input sys_reset;
  input pipe_mmcm_rst_n;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [7:0]pipe_rxprbserr;
  input [7:0]pipe_txinhibit;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [39:0]pipe_rate_fsm;
  output [47:0]pipe_sync_fsm_tx;
  output [55:0]pipe_sync_fsm_rx;
  output [55:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [7:0]pipe_eyescandataerror;
  output [23:0]pipe_rxstatus;
  output [119:0]pipe_dmonitorout;
  output [7:0]pipe_cpll_lock;
  output [1:0]pipe_qpll_lock;
  output [7:0]pipe_rxpmaresetdone;
  output [23:0]pipe_rxbufstatus;
  output [7:0]pipe_txphaligndone;
  output [7:0]pipe_txphinitdone;
  output [7:0]pipe_txdlysresetdone;
  output [7:0]pipe_rxphaligndone;
  output [7:0]pipe_rxdlysresetdone;
  output [7:0]pipe_rxsyncdone;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output [7:0]pipe_rxcommadet;
  output [7:0]gt_ch_drp_rdy;
  output [7:0]pipe_debug_0;
  output [7:0]pipe_debug_1;
  output [7:0]pipe_debug_2;
  output [7:0]pipe_debug_3;
  output [7:0]pipe_debug_4;
  output [7:0]pipe_debug_5;
  output [7:0]pipe_debug_6;
  output [7:0]pipe_debug_7;
  output [7:0]pipe_debug_8;
  output [7:0]pipe_debug_9;
  output [31:0]pipe_debug;
  input [25:0]common_commands_in;
  input [83:0]pipe_rx_0_sigs;
  input [83:0]pipe_rx_1_sigs;
  input [83:0]pipe_rx_2_sigs;
  input [83:0]pipe_rx_3_sigs;
  input [83:0]pipe_rx_4_sigs;
  input [83:0]pipe_rx_5_sigs;
  input [83:0]pipe_rx_6_sigs;
  input [83:0]pipe_rx_7_sigs;
  output [16:0]common_commands_out;
  output [69:0]pipe_tx_0_sigs;
  output [69:0]pipe_tx_1_sigs;
  output [69:0]pipe_tx_2_sigs;
  output [69:0]pipe_tx_3_sigs;
  output [69:0]pipe_tx_4_sigs;
  output [69:0]pipe_tx_5_sigs;
  output [69:0]pipe_tx_6_sigs;
  output [69:0]pipe_tx_7_sigs;
  output ext_ch_gt_drpclk;
  input [71:0]ext_ch_gt_drpaddr;
  input [7:0]ext_ch_gt_drpen;
  input [127:0]ext_ch_gt_drpdi;
  input [7:0]ext_ch_gt_drpwe;
  output [127:0]ext_ch_gt_drpdo;
  output [7:0]ext_ch_gt_drprdy;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  input [7:0]cpllpd;
  input [15:0]txpd;
  input [15:0]rxpd;
  input [7:0]txpdelecidlemode;
  input [7:0]txdetectrx;
  input [7:0]txelecidle;
  input [1:0]qpllpd;
  input powerdown;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [7:0]cpllpd;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire \force_adapt_i/speed_change ;
  wire [7:0]gt_ch_drp_rdy;
  wire gt_top_i_n_990;
  wire [7:0]int_pclk_sel_slave;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pcie_top_i_n_1654;
  wire pcie_top_i_n_1655;
  wire pcie_top_i_n_1656;
  wire pcie_top_i_n_1657;
  wire pcie_top_i_n_1658;
  wire pcie_top_i_n_1659;
  wire pcie_top_i_n_1660;
  wire pcie_top_i_n_1661;
  wire pcie_top_i_n_1662;
  wire pcie_top_i_n_1663;
  wire pcie_top_i_n_1664;
  wire pcie_top_i_n_1665;
  wire pcie_top_i_n_1666;
  wire pcie_top_i_n_1667;
  wire pcie_top_i_n_1668;
  wire pcie_top_i_n_1669;
  wire pcie_top_i_n_1671;
  wire pcie_top_i_n_1672;
  wire pcie_top_i_n_1673;
  wire pcie_top_i_n_1674;
  wire pcie_top_i_n_1675;
  wire pcie_top_i_n_1676;
  wire pcie_top_i_n_1677;
  wire pcie_top_i_n_1678;
  wire pcie_top_i_n_1679;
  wire pcie_top_i_n_1680;
  wire pcie_top_i_n_1681;
  wire pcie_top_i_n_1682;
  wire pcie_top_i_n_1683;
  wire pcie_top_i_n_1684;
  wire pcie_top_i_n_1685;
  wire pcie_top_i_n_1686;
  wire pcie_top_i_n_1687;
  wire pcie_top_i_n_1688;
  wire pcie_top_i_n_1689;
  wire pcie_top_i_n_1690;
  wire pcie_top_i_n_1691;
  wire pcie_top_i_n_1692;
  wire pcie_top_i_n_1693;
  wire pcie_top_i_n_1694;
  wire pcie_top_i_n_1695;
  wire pcie_top_i_n_1696;
  wire pcie_top_i_n_1697;
  wire pcie_top_i_n_1698;
  wire pcie_top_i_n_1699;
  wire pcie_top_i_n_1700;
  wire pcie_top_i_n_1701;
  wire pcie_top_i_n_1702;
  wire pcie_top_i_n_1703;
  wire pcie_top_i_n_1704;
  wire [7:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [119:0]pipe_dmonitorout;
  wire [55:1]\^pipe_drp_fsm ;
  wire [7:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire [11:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire [39:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [1:0]pipe_rx0_char_is_k;
  wire [31:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire [5:0]pipe_rx0_eq_lffs;
  wire pipe_rx0_eq_lffs_sel;
  wire [17:0]pipe_rx0_eq_new_txcoeff;
  wire [3:0]pipe_rx0_eq_txpreset;
  wire [1:0]pipe_rx0_eqcontrol;
  wire pipe_rx0_eqdone;
  wire [2:0]pipe_rx0_eqpreset;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [1:0]pipe_rx1_char_is_k;
  wire [31:0]pipe_rx1_data;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_eq_adapt_done;
  wire [5:0]pipe_rx1_eq_lffs;
  wire pipe_rx1_eq_lffs_sel;
  wire [17:0]pipe_rx1_eq_new_txcoeff;
  wire [3:0]pipe_rx1_eq_txpreset;
  wire [1:0]pipe_rx1_eqcontrol;
  wire pipe_rx1_eqdone;
  wire [2:0]pipe_rx1_eqpreset;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire [1:0]pipe_rx2_char_is_k;
  wire [31:0]pipe_rx2_data;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_eq_adapt_done;
  wire [5:0]pipe_rx2_eq_lffs;
  wire pipe_rx2_eq_lffs_sel;
  wire [17:0]pipe_rx2_eq_new_txcoeff;
  wire [3:0]pipe_rx2_eq_txpreset;
  wire [1:0]pipe_rx2_eqcontrol;
  wire pipe_rx2_eqdone;
  wire [2:0]pipe_rx2_eqpreset;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire [1:0]pipe_rx3_char_is_k;
  wire [31:0]pipe_rx3_data;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_eq_adapt_done;
  wire [5:0]pipe_rx3_eq_lffs;
  wire pipe_rx3_eq_lffs_sel;
  wire [17:0]pipe_rx3_eq_new_txcoeff;
  wire [3:0]pipe_rx3_eq_txpreset;
  wire [1:0]pipe_rx3_eqcontrol;
  wire pipe_rx3_eqdone;
  wire [2:0]pipe_rx3_eqpreset;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire [1:0]pipe_rx4_char_is_k;
  wire [31:0]pipe_rx4_data;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_eq_adapt_done;
  wire [5:0]pipe_rx4_eq_lffs;
  wire pipe_rx4_eq_lffs_sel;
  wire [17:0]pipe_rx4_eq_new_txcoeff;
  wire [3:0]pipe_rx4_eq_txpreset;
  wire [1:0]pipe_rx4_eqcontrol;
  wire pipe_rx4_eqdone;
  wire [2:0]pipe_rx4_eqpreset;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire [1:0]pipe_rx5_char_is_k;
  wire [31:0]pipe_rx5_data;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_eq_adapt_done;
  wire [5:0]pipe_rx5_eq_lffs;
  wire pipe_rx5_eq_lffs_sel;
  wire [17:0]pipe_rx5_eq_new_txcoeff;
  wire [3:0]pipe_rx5_eq_txpreset;
  wire [1:0]pipe_rx5_eqcontrol;
  wire pipe_rx5_eqdone;
  wire [2:0]pipe_rx5_eqpreset;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire [1:0]pipe_rx6_char_is_k;
  wire [31:0]pipe_rx6_data;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_eq_adapt_done;
  wire [5:0]pipe_rx6_eq_lffs;
  wire pipe_rx6_eq_lffs_sel;
  wire [17:0]pipe_rx6_eq_new_txcoeff;
  wire [3:0]pipe_rx6_eq_txpreset;
  wire [1:0]pipe_rx6_eqcontrol;
  wire pipe_rx6_eqdone;
  wire [2:0]pipe_rx6_eqpreset;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire [1:0]pipe_rx7_char_is_k;
  wire [31:0]pipe_rx7_data;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_eq_adapt_done;
  wire [5:0]pipe_rx7_eq_lffs;
  wire pipe_rx7_eq_lffs_sel;
  wire [17:0]pipe_rx7_eq_new_txcoeff;
  wire [3:0]pipe_rx7_eq_txpreset;
  wire [1:0]pipe_rx7_eqcontrol;
  wire pipe_rx7_eqdone;
  wire [2:0]pipe_rx7_eqpreset;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire [7:0]pipe_rx_slide;
  wire [7:0]pipe_rx_syncdone;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_in;
  wire [7:0]pipe_rxoutclk_out;
  wire [7:0]pipe_rxphaligndone;
  wire [7:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [7:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [55:0]pipe_sync_fsm_rx;
  wire [47:0]pipe_sync_fsm_tx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [31:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [16:0]pipe_tx0_eqcoeff;
  wire [1:0]pipe_tx0_eqcontrol;
  wire [5:0]pipe_tx0_eqdeemph;
  wire pipe_tx0_eqdone;
  wire [3:0]pipe_tx0_eqpreset;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [31:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [16:0]pipe_tx1_eqcoeff;
  wire [1:0]pipe_tx1_eqcontrol;
  wire [5:0]pipe_tx1_eqdeemph;
  wire pipe_tx1_eqdone;
  wire [3:0]pipe_tx1_eqpreset;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [31:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [16:0]pipe_tx2_eqcoeff;
  wire [1:0]pipe_tx2_eqcontrol;
  wire [5:0]pipe_tx2_eqdeemph;
  wire pipe_tx2_eqdone;
  wire [3:0]pipe_tx2_eqpreset;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [31:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [16:0]pipe_tx3_eqcoeff;
  wire [1:0]pipe_tx3_eqcontrol;
  wire [5:0]pipe_tx3_eqdeemph;
  wire pipe_tx3_eqdone;
  wire [3:0]pipe_tx3_eqpreset;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [31:0]pipe_tx4_data;
  wire pipe_tx4_elec_idle;
  wire [16:0]pipe_tx4_eqcoeff;
  wire [1:0]pipe_tx4_eqcontrol;
  wire [5:0]pipe_tx4_eqdeemph;
  wire pipe_tx4_eqdone;
  wire [3:0]pipe_tx4_eqpreset;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [31:0]pipe_tx5_data;
  wire pipe_tx5_elec_idle;
  wire [16:0]pipe_tx5_eqcoeff;
  wire [1:0]pipe_tx5_eqcontrol;
  wire [5:0]pipe_tx5_eqdeemph;
  wire pipe_tx5_eqdone;
  wire [3:0]pipe_tx5_eqpreset;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [31:0]pipe_tx6_data;
  wire pipe_tx6_elec_idle;
  wire [16:0]pipe_tx6_eqcoeff;
  wire [1:0]pipe_tx6_eqcontrol;
  wire [5:0]pipe_tx6_eqdeemph;
  wire pipe_tx6_eqdone;
  wire [3:0]pipe_tx6_eqpreset;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [31:0]pipe_tx7_data;
  wire pipe_tx7_elec_idle;
  wire [16:0]pipe_tx7_eqcoeff;
  wire [1:0]pipe_tx7_eqcontrol;
  wire [5:0]pipe_tx7_eqdeemph;
  wire pipe_tx7_eqdone;
  wire [3:0]pipe_tx7_eqpreset;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire [1:0]pipe_tx_rate;
  wire pipe_tx_swing;
  wire [7:0]pipe_txdlysresetdone;
  wire [7:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire [7:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire powerdown;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire [1:0]qpll_drp_reset;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire [1:0]qpllpd;
  wire [15:0]rxpd;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire [7:0]txdetectrx;
  wire [7:0]txelecidle;
  wire [15:0]txpd;
  wire [7:0]txpdelecidlemode;
  wire user_lnk_up;
  wire user_reset;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  assign common_commands_out[16] = \<const0> ;
  assign common_commands_out[15] = \<const0> ;
  assign common_commands_out[14] = \<const0> ;
  assign common_commands_out[13] = \<const0> ;
  assign common_commands_out[12] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign ext_ch_gt_drpclk = pipe_dclk_in;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = \<const0> ;
  assign int_oobclk_out = \<const0> ;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = \<const0> ;
  assign int_rxoutclk_out[7] = \<const0> ;
  assign int_rxoutclk_out[6] = \<const0> ;
  assign int_rxoutclk_out[5] = \<const0> ;
  assign int_rxoutclk_out[4] = \<const0> ;
  assign int_rxoutclk_out[3] = \<const0> ;
  assign int_rxoutclk_out[2] = \<const0> ;
  assign int_rxoutclk_out[1] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign int_userclk1_out = \<const0> ;
  assign int_userclk2_out = \<const0> ;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[7] = \<const0> ;
  assign pipe_debug_0[6] = \<const0> ;
  assign pipe_debug_0[5] = \<const0> ;
  assign pipe_debug_0[4] = \<const0> ;
  assign pipe_debug_0[3] = \<const0> ;
  assign pipe_debug_0[2] = \<const0> ;
  assign pipe_debug_0[1] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[7] = \<const0> ;
  assign pipe_debug_1[6] = \<const0> ;
  assign pipe_debug_1[5] = \<const0> ;
  assign pipe_debug_1[4] = \<const0> ;
  assign pipe_debug_1[3] = \<const0> ;
  assign pipe_debug_1[2] = \<const0> ;
  assign pipe_debug_1[1] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[7] = \<const0> ;
  assign pipe_debug_2[6] = \<const0> ;
  assign pipe_debug_2[5] = \<const0> ;
  assign pipe_debug_2[4] = \<const0> ;
  assign pipe_debug_2[3] = \<const0> ;
  assign pipe_debug_2[2] = \<const0> ;
  assign pipe_debug_2[1] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[7] = \<const0> ;
  assign pipe_debug_3[6] = \<const0> ;
  assign pipe_debug_3[5] = \<const0> ;
  assign pipe_debug_3[4] = \<const0> ;
  assign pipe_debug_3[3] = \<const0> ;
  assign pipe_debug_3[2] = \<const0> ;
  assign pipe_debug_3[1] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[7] = \<const0> ;
  assign pipe_debug_4[6] = \<const0> ;
  assign pipe_debug_4[5] = \<const0> ;
  assign pipe_debug_4[4] = \<const0> ;
  assign pipe_debug_4[3] = \<const0> ;
  assign pipe_debug_4[2] = \<const0> ;
  assign pipe_debug_4[1] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[7] = \<const0> ;
  assign pipe_debug_5[6] = \<const0> ;
  assign pipe_debug_5[5] = \<const0> ;
  assign pipe_debug_5[4] = \<const0> ;
  assign pipe_debug_5[3] = \<const0> ;
  assign pipe_debug_5[2] = \<const0> ;
  assign pipe_debug_5[1] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[7] = \<const0> ;
  assign pipe_debug_6[6] = \<const0> ;
  assign pipe_debug_6[5] = \<const0> ;
  assign pipe_debug_6[4] = \<const0> ;
  assign pipe_debug_6[3] = \<const0> ;
  assign pipe_debug_6[2] = \<const0> ;
  assign pipe_debug_6[1] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[7] = \<const0> ;
  assign pipe_debug_7[6] = \<const0> ;
  assign pipe_debug_7[5] = \<const0> ;
  assign pipe_debug_7[4] = \<const0> ;
  assign pipe_debug_7[3] = \<const0> ;
  assign pipe_debug_7[2] = \<const0> ;
  assign pipe_debug_7[1] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[7] = \<const0> ;
  assign pipe_debug_8[6] = \<const0> ;
  assign pipe_debug_8[5] = \<const0> ;
  assign pipe_debug_8[4] = \<const0> ;
  assign pipe_debug_8[3] = \<const0> ;
  assign pipe_debug_8[2] = \<const0> ;
  assign pipe_debug_8[1] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[7] = \<const0> ;
  assign pipe_debug_9[6] = \<const0> ;
  assign pipe_debug_9[5] = \<const0> ;
  assign pipe_debug_9[4] = \<const0> ;
  assign pipe_debug_9[3] = \<const0> ;
  assign pipe_debug_9[2] = \<const0> ;
  assign pipe_debug_9[1] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_drp_fsm[55:50] = \^pipe_drp_fsm [55:50];
  assign pipe_drp_fsm[49] = gt_ch_drp_rdy[7];
  assign pipe_drp_fsm[48:43] = \^pipe_drp_fsm [48:43];
  assign pipe_drp_fsm[42] = gt_ch_drp_rdy[6];
  assign pipe_drp_fsm[41:36] = \^pipe_drp_fsm [41:36];
  assign pipe_drp_fsm[35] = gt_ch_drp_rdy[5];
  assign pipe_drp_fsm[34:29] = \^pipe_drp_fsm [34:29];
  assign pipe_drp_fsm[28] = gt_ch_drp_rdy[4];
  assign pipe_drp_fsm[27:22] = \^pipe_drp_fsm [27:22];
  assign pipe_drp_fsm[21] = gt_ch_drp_rdy[3];
  assign pipe_drp_fsm[20:15] = \^pipe_drp_fsm [20:15];
  assign pipe_drp_fsm[14] = gt_ch_drp_rdy[2];
  assign pipe_drp_fsm[13:8] = \^pipe_drp_fsm [13:8];
  assign pipe_drp_fsm[7] = gt_ch_drp_rdy[1];
  assign pipe_drp_fsm[6:1] = \^pipe_drp_fsm [6:1];
  assign pipe_drp_fsm[0] = gt_ch_drp_rdy[0];
  assign pipe_gen3_out = \<const0> ;
  assign pipe_qpll_lock[1:0] = int_qplllock_out;
  assign pipe_tx_0_sigs[69] = \<const0> ;
  assign pipe_tx_0_sigs[68] = \<const0> ;
  assign pipe_tx_0_sigs[67] = \<const0> ;
  assign pipe_tx_0_sigs[66] = \<const0> ;
  assign pipe_tx_0_sigs[65] = \<const0> ;
  assign pipe_tx_0_sigs[64] = \<const0> ;
  assign pipe_tx_0_sigs[63] = \<const0> ;
  assign pipe_tx_0_sigs[62] = \<const0> ;
  assign pipe_tx_0_sigs[61] = \<const0> ;
  assign pipe_tx_0_sigs[60] = \<const0> ;
  assign pipe_tx_0_sigs[59] = \<const0> ;
  assign pipe_tx_0_sigs[58] = \<const0> ;
  assign pipe_tx_0_sigs[57] = \<const0> ;
  assign pipe_tx_0_sigs[56] = \<const0> ;
  assign pipe_tx_0_sigs[55] = \<const0> ;
  assign pipe_tx_0_sigs[54] = \<const0> ;
  assign pipe_tx_0_sigs[53] = \<const0> ;
  assign pipe_tx_0_sigs[52] = \<const0> ;
  assign pipe_tx_0_sigs[51] = \<const0> ;
  assign pipe_tx_0_sigs[50] = \<const0> ;
  assign pipe_tx_0_sigs[49] = \<const0> ;
  assign pipe_tx_0_sigs[48] = \<const0> ;
  assign pipe_tx_0_sigs[47] = \<const0> ;
  assign pipe_tx_0_sigs[46] = \<const0> ;
  assign pipe_tx_0_sigs[45] = \<const0> ;
  assign pipe_tx_0_sigs[44] = \<const0> ;
  assign pipe_tx_0_sigs[43] = \<const0> ;
  assign pipe_tx_0_sigs[42] = \<const0> ;
  assign pipe_tx_0_sigs[41] = \<const0> ;
  assign pipe_tx_0_sigs[40] = \<const0> ;
  assign pipe_tx_0_sigs[39] = \<const0> ;
  assign pipe_tx_0_sigs[38] = \<const0> ;
  assign pipe_tx_0_sigs[37] = \<const0> ;
  assign pipe_tx_0_sigs[36] = \<const0> ;
  assign pipe_tx_0_sigs[35] = \<const0> ;
  assign pipe_tx_0_sigs[34] = \<const0> ;
  assign pipe_tx_0_sigs[33] = \<const0> ;
  assign pipe_tx_0_sigs[32] = \<const0> ;
  assign pipe_tx_0_sigs[31] = \<const0> ;
  assign pipe_tx_0_sigs[30] = \<const0> ;
  assign pipe_tx_0_sigs[29] = \<const0> ;
  assign pipe_tx_0_sigs[28] = \<const0> ;
  assign pipe_tx_0_sigs[27] = \<const0> ;
  assign pipe_tx_0_sigs[26] = \<const0> ;
  assign pipe_tx_0_sigs[25] = \<const0> ;
  assign pipe_tx_0_sigs[24] = \<const0> ;
  assign pipe_tx_0_sigs[23] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[69] = \<const0> ;
  assign pipe_tx_1_sigs[68] = \<const0> ;
  assign pipe_tx_1_sigs[67] = \<const0> ;
  assign pipe_tx_1_sigs[66] = \<const0> ;
  assign pipe_tx_1_sigs[65] = \<const0> ;
  assign pipe_tx_1_sigs[64] = \<const0> ;
  assign pipe_tx_1_sigs[63] = \<const0> ;
  assign pipe_tx_1_sigs[62] = \<const0> ;
  assign pipe_tx_1_sigs[61] = \<const0> ;
  assign pipe_tx_1_sigs[60] = \<const0> ;
  assign pipe_tx_1_sigs[59] = \<const0> ;
  assign pipe_tx_1_sigs[58] = \<const0> ;
  assign pipe_tx_1_sigs[57] = \<const0> ;
  assign pipe_tx_1_sigs[56] = \<const0> ;
  assign pipe_tx_1_sigs[55] = \<const0> ;
  assign pipe_tx_1_sigs[54] = \<const0> ;
  assign pipe_tx_1_sigs[53] = \<const0> ;
  assign pipe_tx_1_sigs[52] = \<const0> ;
  assign pipe_tx_1_sigs[51] = \<const0> ;
  assign pipe_tx_1_sigs[50] = \<const0> ;
  assign pipe_tx_1_sigs[49] = \<const0> ;
  assign pipe_tx_1_sigs[48] = \<const0> ;
  assign pipe_tx_1_sigs[47] = \<const0> ;
  assign pipe_tx_1_sigs[46] = \<const0> ;
  assign pipe_tx_1_sigs[45] = \<const0> ;
  assign pipe_tx_1_sigs[44] = \<const0> ;
  assign pipe_tx_1_sigs[43] = \<const0> ;
  assign pipe_tx_1_sigs[42] = \<const0> ;
  assign pipe_tx_1_sigs[41] = \<const0> ;
  assign pipe_tx_1_sigs[40] = \<const0> ;
  assign pipe_tx_1_sigs[39] = \<const0> ;
  assign pipe_tx_1_sigs[38] = \<const0> ;
  assign pipe_tx_1_sigs[37] = \<const0> ;
  assign pipe_tx_1_sigs[36] = \<const0> ;
  assign pipe_tx_1_sigs[35] = \<const0> ;
  assign pipe_tx_1_sigs[34] = \<const0> ;
  assign pipe_tx_1_sigs[33] = \<const0> ;
  assign pipe_tx_1_sigs[32] = \<const0> ;
  assign pipe_tx_1_sigs[31] = \<const0> ;
  assign pipe_tx_1_sigs[30] = \<const0> ;
  assign pipe_tx_1_sigs[29] = \<const0> ;
  assign pipe_tx_1_sigs[28] = \<const0> ;
  assign pipe_tx_1_sigs[27] = \<const0> ;
  assign pipe_tx_1_sigs[26] = \<const0> ;
  assign pipe_tx_1_sigs[25] = \<const0> ;
  assign pipe_tx_1_sigs[24] = \<const0> ;
  assign pipe_tx_1_sigs[23] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[69] = \<const0> ;
  assign pipe_tx_2_sigs[68] = \<const0> ;
  assign pipe_tx_2_sigs[67] = \<const0> ;
  assign pipe_tx_2_sigs[66] = \<const0> ;
  assign pipe_tx_2_sigs[65] = \<const0> ;
  assign pipe_tx_2_sigs[64] = \<const0> ;
  assign pipe_tx_2_sigs[63] = \<const0> ;
  assign pipe_tx_2_sigs[62] = \<const0> ;
  assign pipe_tx_2_sigs[61] = \<const0> ;
  assign pipe_tx_2_sigs[60] = \<const0> ;
  assign pipe_tx_2_sigs[59] = \<const0> ;
  assign pipe_tx_2_sigs[58] = \<const0> ;
  assign pipe_tx_2_sigs[57] = \<const0> ;
  assign pipe_tx_2_sigs[56] = \<const0> ;
  assign pipe_tx_2_sigs[55] = \<const0> ;
  assign pipe_tx_2_sigs[54] = \<const0> ;
  assign pipe_tx_2_sigs[53] = \<const0> ;
  assign pipe_tx_2_sigs[52] = \<const0> ;
  assign pipe_tx_2_sigs[51] = \<const0> ;
  assign pipe_tx_2_sigs[50] = \<const0> ;
  assign pipe_tx_2_sigs[49] = \<const0> ;
  assign pipe_tx_2_sigs[48] = \<const0> ;
  assign pipe_tx_2_sigs[47] = \<const0> ;
  assign pipe_tx_2_sigs[46] = \<const0> ;
  assign pipe_tx_2_sigs[45] = \<const0> ;
  assign pipe_tx_2_sigs[44] = \<const0> ;
  assign pipe_tx_2_sigs[43] = \<const0> ;
  assign pipe_tx_2_sigs[42] = \<const0> ;
  assign pipe_tx_2_sigs[41] = \<const0> ;
  assign pipe_tx_2_sigs[40] = \<const0> ;
  assign pipe_tx_2_sigs[39] = \<const0> ;
  assign pipe_tx_2_sigs[38] = \<const0> ;
  assign pipe_tx_2_sigs[37] = \<const0> ;
  assign pipe_tx_2_sigs[36] = \<const0> ;
  assign pipe_tx_2_sigs[35] = \<const0> ;
  assign pipe_tx_2_sigs[34] = \<const0> ;
  assign pipe_tx_2_sigs[33] = \<const0> ;
  assign pipe_tx_2_sigs[32] = \<const0> ;
  assign pipe_tx_2_sigs[31] = \<const0> ;
  assign pipe_tx_2_sigs[30] = \<const0> ;
  assign pipe_tx_2_sigs[29] = \<const0> ;
  assign pipe_tx_2_sigs[28] = \<const0> ;
  assign pipe_tx_2_sigs[27] = \<const0> ;
  assign pipe_tx_2_sigs[26] = \<const0> ;
  assign pipe_tx_2_sigs[25] = \<const0> ;
  assign pipe_tx_2_sigs[24] = \<const0> ;
  assign pipe_tx_2_sigs[23] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[69] = \<const0> ;
  assign pipe_tx_3_sigs[68] = \<const0> ;
  assign pipe_tx_3_sigs[67] = \<const0> ;
  assign pipe_tx_3_sigs[66] = \<const0> ;
  assign pipe_tx_3_sigs[65] = \<const0> ;
  assign pipe_tx_3_sigs[64] = \<const0> ;
  assign pipe_tx_3_sigs[63] = \<const0> ;
  assign pipe_tx_3_sigs[62] = \<const0> ;
  assign pipe_tx_3_sigs[61] = \<const0> ;
  assign pipe_tx_3_sigs[60] = \<const0> ;
  assign pipe_tx_3_sigs[59] = \<const0> ;
  assign pipe_tx_3_sigs[58] = \<const0> ;
  assign pipe_tx_3_sigs[57] = \<const0> ;
  assign pipe_tx_3_sigs[56] = \<const0> ;
  assign pipe_tx_3_sigs[55] = \<const0> ;
  assign pipe_tx_3_sigs[54] = \<const0> ;
  assign pipe_tx_3_sigs[53] = \<const0> ;
  assign pipe_tx_3_sigs[52] = \<const0> ;
  assign pipe_tx_3_sigs[51] = \<const0> ;
  assign pipe_tx_3_sigs[50] = \<const0> ;
  assign pipe_tx_3_sigs[49] = \<const0> ;
  assign pipe_tx_3_sigs[48] = \<const0> ;
  assign pipe_tx_3_sigs[47] = \<const0> ;
  assign pipe_tx_3_sigs[46] = \<const0> ;
  assign pipe_tx_3_sigs[45] = \<const0> ;
  assign pipe_tx_3_sigs[44] = \<const0> ;
  assign pipe_tx_3_sigs[43] = \<const0> ;
  assign pipe_tx_3_sigs[42] = \<const0> ;
  assign pipe_tx_3_sigs[41] = \<const0> ;
  assign pipe_tx_3_sigs[40] = \<const0> ;
  assign pipe_tx_3_sigs[39] = \<const0> ;
  assign pipe_tx_3_sigs[38] = \<const0> ;
  assign pipe_tx_3_sigs[37] = \<const0> ;
  assign pipe_tx_3_sigs[36] = \<const0> ;
  assign pipe_tx_3_sigs[35] = \<const0> ;
  assign pipe_tx_3_sigs[34] = \<const0> ;
  assign pipe_tx_3_sigs[33] = \<const0> ;
  assign pipe_tx_3_sigs[32] = \<const0> ;
  assign pipe_tx_3_sigs[31] = \<const0> ;
  assign pipe_tx_3_sigs[30] = \<const0> ;
  assign pipe_tx_3_sigs[29] = \<const0> ;
  assign pipe_tx_3_sigs[28] = \<const0> ;
  assign pipe_tx_3_sigs[27] = \<const0> ;
  assign pipe_tx_3_sigs[26] = \<const0> ;
  assign pipe_tx_3_sigs[25] = \<const0> ;
  assign pipe_tx_3_sigs[24] = \<const0> ;
  assign pipe_tx_3_sigs[23] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[69] = \<const0> ;
  assign pipe_tx_4_sigs[68] = \<const0> ;
  assign pipe_tx_4_sigs[67] = \<const0> ;
  assign pipe_tx_4_sigs[66] = \<const0> ;
  assign pipe_tx_4_sigs[65] = \<const0> ;
  assign pipe_tx_4_sigs[64] = \<const0> ;
  assign pipe_tx_4_sigs[63] = \<const0> ;
  assign pipe_tx_4_sigs[62] = \<const0> ;
  assign pipe_tx_4_sigs[61] = \<const0> ;
  assign pipe_tx_4_sigs[60] = \<const0> ;
  assign pipe_tx_4_sigs[59] = \<const0> ;
  assign pipe_tx_4_sigs[58] = \<const0> ;
  assign pipe_tx_4_sigs[57] = \<const0> ;
  assign pipe_tx_4_sigs[56] = \<const0> ;
  assign pipe_tx_4_sigs[55] = \<const0> ;
  assign pipe_tx_4_sigs[54] = \<const0> ;
  assign pipe_tx_4_sigs[53] = \<const0> ;
  assign pipe_tx_4_sigs[52] = \<const0> ;
  assign pipe_tx_4_sigs[51] = \<const0> ;
  assign pipe_tx_4_sigs[50] = \<const0> ;
  assign pipe_tx_4_sigs[49] = \<const0> ;
  assign pipe_tx_4_sigs[48] = \<const0> ;
  assign pipe_tx_4_sigs[47] = \<const0> ;
  assign pipe_tx_4_sigs[46] = \<const0> ;
  assign pipe_tx_4_sigs[45] = \<const0> ;
  assign pipe_tx_4_sigs[44] = \<const0> ;
  assign pipe_tx_4_sigs[43] = \<const0> ;
  assign pipe_tx_4_sigs[42] = \<const0> ;
  assign pipe_tx_4_sigs[41] = \<const0> ;
  assign pipe_tx_4_sigs[40] = \<const0> ;
  assign pipe_tx_4_sigs[39] = \<const0> ;
  assign pipe_tx_4_sigs[38] = \<const0> ;
  assign pipe_tx_4_sigs[37] = \<const0> ;
  assign pipe_tx_4_sigs[36] = \<const0> ;
  assign pipe_tx_4_sigs[35] = \<const0> ;
  assign pipe_tx_4_sigs[34] = \<const0> ;
  assign pipe_tx_4_sigs[33] = \<const0> ;
  assign pipe_tx_4_sigs[32] = \<const0> ;
  assign pipe_tx_4_sigs[31] = \<const0> ;
  assign pipe_tx_4_sigs[30] = \<const0> ;
  assign pipe_tx_4_sigs[29] = \<const0> ;
  assign pipe_tx_4_sigs[28] = \<const0> ;
  assign pipe_tx_4_sigs[27] = \<const0> ;
  assign pipe_tx_4_sigs[26] = \<const0> ;
  assign pipe_tx_4_sigs[25] = \<const0> ;
  assign pipe_tx_4_sigs[24] = \<const0> ;
  assign pipe_tx_4_sigs[23] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[69] = \<const0> ;
  assign pipe_tx_5_sigs[68] = \<const0> ;
  assign pipe_tx_5_sigs[67] = \<const0> ;
  assign pipe_tx_5_sigs[66] = \<const0> ;
  assign pipe_tx_5_sigs[65] = \<const0> ;
  assign pipe_tx_5_sigs[64] = \<const0> ;
  assign pipe_tx_5_sigs[63] = \<const0> ;
  assign pipe_tx_5_sigs[62] = \<const0> ;
  assign pipe_tx_5_sigs[61] = \<const0> ;
  assign pipe_tx_5_sigs[60] = \<const0> ;
  assign pipe_tx_5_sigs[59] = \<const0> ;
  assign pipe_tx_5_sigs[58] = \<const0> ;
  assign pipe_tx_5_sigs[57] = \<const0> ;
  assign pipe_tx_5_sigs[56] = \<const0> ;
  assign pipe_tx_5_sigs[55] = \<const0> ;
  assign pipe_tx_5_sigs[54] = \<const0> ;
  assign pipe_tx_5_sigs[53] = \<const0> ;
  assign pipe_tx_5_sigs[52] = \<const0> ;
  assign pipe_tx_5_sigs[51] = \<const0> ;
  assign pipe_tx_5_sigs[50] = \<const0> ;
  assign pipe_tx_5_sigs[49] = \<const0> ;
  assign pipe_tx_5_sigs[48] = \<const0> ;
  assign pipe_tx_5_sigs[47] = \<const0> ;
  assign pipe_tx_5_sigs[46] = \<const0> ;
  assign pipe_tx_5_sigs[45] = \<const0> ;
  assign pipe_tx_5_sigs[44] = \<const0> ;
  assign pipe_tx_5_sigs[43] = \<const0> ;
  assign pipe_tx_5_sigs[42] = \<const0> ;
  assign pipe_tx_5_sigs[41] = \<const0> ;
  assign pipe_tx_5_sigs[40] = \<const0> ;
  assign pipe_tx_5_sigs[39] = \<const0> ;
  assign pipe_tx_5_sigs[38] = \<const0> ;
  assign pipe_tx_5_sigs[37] = \<const0> ;
  assign pipe_tx_5_sigs[36] = \<const0> ;
  assign pipe_tx_5_sigs[35] = \<const0> ;
  assign pipe_tx_5_sigs[34] = \<const0> ;
  assign pipe_tx_5_sigs[33] = \<const0> ;
  assign pipe_tx_5_sigs[32] = \<const0> ;
  assign pipe_tx_5_sigs[31] = \<const0> ;
  assign pipe_tx_5_sigs[30] = \<const0> ;
  assign pipe_tx_5_sigs[29] = \<const0> ;
  assign pipe_tx_5_sigs[28] = \<const0> ;
  assign pipe_tx_5_sigs[27] = \<const0> ;
  assign pipe_tx_5_sigs[26] = \<const0> ;
  assign pipe_tx_5_sigs[25] = \<const0> ;
  assign pipe_tx_5_sigs[24] = \<const0> ;
  assign pipe_tx_5_sigs[23] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[69] = \<const0> ;
  assign pipe_tx_6_sigs[68] = \<const0> ;
  assign pipe_tx_6_sigs[67] = \<const0> ;
  assign pipe_tx_6_sigs[66] = \<const0> ;
  assign pipe_tx_6_sigs[65] = \<const0> ;
  assign pipe_tx_6_sigs[64] = \<const0> ;
  assign pipe_tx_6_sigs[63] = \<const0> ;
  assign pipe_tx_6_sigs[62] = \<const0> ;
  assign pipe_tx_6_sigs[61] = \<const0> ;
  assign pipe_tx_6_sigs[60] = \<const0> ;
  assign pipe_tx_6_sigs[59] = \<const0> ;
  assign pipe_tx_6_sigs[58] = \<const0> ;
  assign pipe_tx_6_sigs[57] = \<const0> ;
  assign pipe_tx_6_sigs[56] = \<const0> ;
  assign pipe_tx_6_sigs[55] = \<const0> ;
  assign pipe_tx_6_sigs[54] = \<const0> ;
  assign pipe_tx_6_sigs[53] = \<const0> ;
  assign pipe_tx_6_sigs[52] = \<const0> ;
  assign pipe_tx_6_sigs[51] = \<const0> ;
  assign pipe_tx_6_sigs[50] = \<const0> ;
  assign pipe_tx_6_sigs[49] = \<const0> ;
  assign pipe_tx_6_sigs[48] = \<const0> ;
  assign pipe_tx_6_sigs[47] = \<const0> ;
  assign pipe_tx_6_sigs[46] = \<const0> ;
  assign pipe_tx_6_sigs[45] = \<const0> ;
  assign pipe_tx_6_sigs[44] = \<const0> ;
  assign pipe_tx_6_sigs[43] = \<const0> ;
  assign pipe_tx_6_sigs[42] = \<const0> ;
  assign pipe_tx_6_sigs[41] = \<const0> ;
  assign pipe_tx_6_sigs[40] = \<const0> ;
  assign pipe_tx_6_sigs[39] = \<const0> ;
  assign pipe_tx_6_sigs[38] = \<const0> ;
  assign pipe_tx_6_sigs[37] = \<const0> ;
  assign pipe_tx_6_sigs[36] = \<const0> ;
  assign pipe_tx_6_sigs[35] = \<const0> ;
  assign pipe_tx_6_sigs[34] = \<const0> ;
  assign pipe_tx_6_sigs[33] = \<const0> ;
  assign pipe_tx_6_sigs[32] = \<const0> ;
  assign pipe_tx_6_sigs[31] = \<const0> ;
  assign pipe_tx_6_sigs[30] = \<const0> ;
  assign pipe_tx_6_sigs[29] = \<const0> ;
  assign pipe_tx_6_sigs[28] = \<const0> ;
  assign pipe_tx_6_sigs[27] = \<const0> ;
  assign pipe_tx_6_sigs[26] = \<const0> ;
  assign pipe_tx_6_sigs[25] = \<const0> ;
  assign pipe_tx_6_sigs[24] = \<const0> ;
  assign pipe_tx_6_sigs[23] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[69] = \<const0> ;
  assign pipe_tx_7_sigs[68] = \<const0> ;
  assign pipe_tx_7_sigs[67] = \<const0> ;
  assign pipe_tx_7_sigs[66] = \<const0> ;
  assign pipe_tx_7_sigs[65] = \<const0> ;
  assign pipe_tx_7_sigs[64] = \<const0> ;
  assign pipe_tx_7_sigs[63] = \<const0> ;
  assign pipe_tx_7_sigs[62] = \<const0> ;
  assign pipe_tx_7_sigs[61] = \<const0> ;
  assign pipe_tx_7_sigs[60] = \<const0> ;
  assign pipe_tx_7_sigs[59] = \<const0> ;
  assign pipe_tx_7_sigs[58] = \<const0> ;
  assign pipe_tx_7_sigs[57] = \<const0> ;
  assign pipe_tx_7_sigs[56] = \<const0> ;
  assign pipe_tx_7_sigs[55] = \<const0> ;
  assign pipe_tx_7_sigs[54] = \<const0> ;
  assign pipe_tx_7_sigs[53] = \<const0> ;
  assign pipe_tx_7_sigs[52] = \<const0> ;
  assign pipe_tx_7_sigs[51] = \<const0> ;
  assign pipe_tx_7_sigs[50] = \<const0> ;
  assign pipe_tx_7_sigs[49] = \<const0> ;
  assign pipe_tx_7_sigs[48] = \<const0> ;
  assign pipe_tx_7_sigs[47] = \<const0> ;
  assign pipe_tx_7_sigs[46] = \<const0> ;
  assign pipe_tx_7_sigs[45] = \<const0> ;
  assign pipe_tx_7_sigs[44] = \<const0> ;
  assign pipe_tx_7_sigs[43] = \<const0> ;
  assign pipe_tx_7_sigs[42] = \<const0> ;
  assign pipe_tx_7_sigs[41] = \<const0> ;
  assign pipe_tx_7_sigs[40] = \<const0> ;
  assign pipe_tx_7_sigs[39] = \<const0> ;
  assign pipe_tx_7_sigs[38] = \<const0> ;
  assign pipe_tx_7_sigs[37] = \<const0> ;
  assign pipe_tx_7_sigs[36] = \<const0> ;
  assign pipe_tx_7_sigs[35] = \<const0> ;
  assign pipe_tx_7_sigs[34] = \<const0> ;
  assign pipe_tx_7_sigs[33] = \<const0> ;
  assign pipe_tx_7_sigs[32] = \<const0> ;
  assign pipe_tx_7_sigs[31] = \<const0> ;
  assign pipe_tx_7_sigs[30] = \<const0> ;
  assign pipe_tx_7_sigs[29] = \<const0> ;
  assign pipe_tx_7_sigs[28] = \<const0> ;
  assign pipe_tx_7_sigs[27] = \<const0> ;
  assign pipe_tx_7_sigs[26] = \<const0> ;
  assign pipe_tx_7_sigs[25] = \<const0> ;
  assign pipe_tx_7_sigs[24] = \<const0> ;
  assign pipe_tx_7_sigs[23] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk = pipe_userclk2_in;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_top gt_top_i
       (.DRP_FSM({\^pipe_drp_fsm [6:1],gt_ch_drp_rdy[0]}),
        .EQ_RXEQ_CONTROL(pipe_rx0_eqcontrol),
        .EQ_RXEQ_DONE(pipe_rx0_eqdone),
        .EQ_RXEQ_LFFS(pipe_rx0_eq_lffs),
        .EQ_RXEQ_PRESET(pipe_rx0_eqpreset),
        .EQ_RXEQ_TXPRESET(pipe_rx0_eq_txpreset),
        .EQ_TXEQ_CONTROL(pipe_tx0_eqcontrol),
        .EQ_TXEQ_DEEMPH_IN(pipe_tx0_eqdeemph),
        .EQ_TXEQ_DEEMPH_OUT({pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .EQ_TXEQ_DONE(pipe_tx0_eqdone),
        .EQ_TXEQ_PRESET(pipe_tx0_eqpreset),
        .\FSM_onehot_reg_state_reg[2] (pcie_top_i_n_1654),
        .\FSM_onehot_reg_state_reg[2]_0 (pcie_top_i_n_1655),
        .\FSM_onehot_reg_state_reg[2]_1 (pcie_top_i_n_1656),
        .\FSM_onehot_reg_state_reg[2]_10 (pipe_tx2_compliance),
        .\FSM_onehot_reg_state_reg[2]_11 (pcie_top_i_n_1660),
        .\FSM_onehot_reg_state_reg[2]_12 (pcie_top_i_n_1661),
        .\FSM_onehot_reg_state_reg[2]_13 ({pcie_top_i_n_1687,pcie_top_i_n_1688}),
        .\FSM_onehot_reg_state_reg[2]_14 ({pcie_top_i_n_1685,pcie_top_i_n_1686}),
        .\FSM_onehot_reg_state_reg[2]_15 (pipe_tx3_compliance),
        .\FSM_onehot_reg_state_reg[2]_16 (pcie_top_i_n_1662),
        .\FSM_onehot_reg_state_reg[2]_17 (pcie_top_i_n_1663),
        .\FSM_onehot_reg_state_reg[2]_18 ({pcie_top_i_n_1691,pcie_top_i_n_1692}),
        .\FSM_onehot_reg_state_reg[2]_19 ({pcie_top_i_n_1689,pcie_top_i_n_1690}),
        .\FSM_onehot_reg_state_reg[2]_2 (pcie_top_i_n_1657),
        .\FSM_onehot_reg_state_reg[2]_20 (pipe_tx4_compliance),
        .\FSM_onehot_reg_state_reg[2]_21 (pcie_top_i_n_1664),
        .\FSM_onehot_reg_state_reg[2]_22 (pcie_top_i_n_1665),
        .\FSM_onehot_reg_state_reg[2]_23 ({pcie_top_i_n_1695,pcie_top_i_n_1696}),
        .\FSM_onehot_reg_state_reg[2]_24 ({pcie_top_i_n_1693,pcie_top_i_n_1694}),
        .\FSM_onehot_reg_state_reg[2]_25 (pipe_tx5_compliance),
        .\FSM_onehot_reg_state_reg[2]_26 (pcie_top_i_n_1666),
        .\FSM_onehot_reg_state_reg[2]_27 (pcie_top_i_n_1667),
        .\FSM_onehot_reg_state_reg[2]_28 ({pcie_top_i_n_1699,pcie_top_i_n_1700}),
        .\FSM_onehot_reg_state_reg[2]_29 ({pcie_top_i_n_1697,pcie_top_i_n_1698}),
        .\FSM_onehot_reg_state_reg[2]_3 ({pcie_top_i_n_1679,pcie_top_i_n_1680}),
        .\FSM_onehot_reg_state_reg[2]_30 (pipe_tx6_compliance),
        .\FSM_onehot_reg_state_reg[2]_31 (pcie_top_i_n_1668),
        .\FSM_onehot_reg_state_reg[2]_32 (pcie_top_i_n_1669),
        .\FSM_onehot_reg_state_reg[2]_33 ({pcie_top_i_n_1703,pcie_top_i_n_1704}),
        .\FSM_onehot_reg_state_reg[2]_34 ({pcie_top_i_n_1701,pcie_top_i_n_1702}),
        .\FSM_onehot_reg_state_reg[2]_35 (pipe_tx7_compliance),
        .\FSM_onehot_reg_state_reg[2]_36 (pipe_tx1_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_37 (pipe_tx2_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_38 (pipe_tx3_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_39 (pipe_tx4_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_4 ({pcie_top_i_n_1677,pcie_top_i_n_1678}),
        .\FSM_onehot_reg_state_reg[2]_40 (pipe_tx5_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_41 (pipe_tx6_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_42 (pipe_tx7_elec_idle),
        .\FSM_onehot_reg_state_reg[2]_43 (pipe_tx1_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_44 (pipe_tx1_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_45 (pipe_tx1_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_46 (pipe_rx1_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_47 (pipe_rx1_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_48 (pipe_rx1_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_49 (pipe_tx2_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_5 (pipe_tx1_compliance),
        .\FSM_onehot_reg_state_reg[2]_50 (pipe_tx2_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_51 (pipe_tx2_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_52 (pipe_rx2_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_53 (pipe_rx2_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_54 (pipe_rx2_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_55 (pipe_tx3_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_56 (pipe_tx3_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_57 (pipe_tx3_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_58 (pipe_rx3_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_59 (pipe_rx3_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_6 (pcie_top_i_n_1658),
        .\FSM_onehot_reg_state_reg[2]_60 (pipe_rx3_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_61 (pipe_tx4_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_62 (pipe_tx4_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_63 (pipe_tx4_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_64 (pipe_rx4_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_65 (pipe_rx4_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_66 (pipe_rx4_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_67 (pipe_tx5_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_68 (pipe_tx5_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_69 (pipe_tx5_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_7 (pcie_top_i_n_1659),
        .\FSM_onehot_reg_state_reg[2]_70 (pipe_rx5_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_71 (pipe_rx5_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_72 (pipe_rx5_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_73 (pipe_tx6_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_74 (pipe_tx6_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_75 (pipe_tx6_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_76 (pipe_rx6_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_77 (pipe_rx6_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_78 (pipe_rx6_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_79 (pipe_tx7_eqcontrol),
        .\FSM_onehot_reg_state_reg[2]_8 ({pcie_top_i_n_1683,pcie_top_i_n_1684}),
        .\FSM_onehot_reg_state_reg[2]_80 (pipe_tx7_eqdeemph),
        .\FSM_onehot_reg_state_reg[2]_81 (pipe_tx7_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_82 (pipe_rx7_eqpreset),
        .\FSM_onehot_reg_state_reg[2]_83 (pipe_rx7_eq_txpreset),
        .\FSM_onehot_reg_state_reg[2]_84 (pipe_rx7_eq_lffs),
        .\FSM_onehot_reg_state_reg[2]_9 ({pcie_top_i_n_1681,pcie_top_i_n_1682}),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(pipe_rx0_eq_new_txcoeff),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(pipe_rx1_eq_new_txcoeff),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(pipe_rx2_eq_new_txcoeff),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(pipe_rx3_eq_new_txcoeff),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(pipe_rx4_eq_new_txcoeff),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(pipe_rx5_eq_new_txcoeff),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(pipe_rx6_eq_new_txcoeff),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(pipe_rx7_eq_new_txcoeff),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX1CHARISK(pipe_tx1_char_is_k),
        .PIPETX1DATA(pipe_tx1_data),
        .PIPETX2CHARISK(pipe_tx2_char_is_k),
        .PIPETX2DATA(pipe_tx2_data),
        .PIPETX3CHARISK(pipe_tx3_char_is_k),
        .PIPETX3DATA(pipe_tx3_data),
        .PIPETX4CHARISK(pipe_tx4_char_is_k),
        .PIPETX4DATA(pipe_tx4_data),
        .PIPETX5CHARISK(pipe_tx5_char_is_k),
        .PIPETX5DATA(pipe_tx5_data),
        .PIPETX6CHARISK(pipe_tx6_char_is_k),
        .PIPETX6DATA(pipe_tx6_data),
        .PIPETX7CHARISK(pipe_tx7_char_is_k),
        .PIPETX7DATA(pipe_tx7_data),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PLGEN3PCSRXSLIDE(pipe_rx_slide),
        .PLGEN3PCSRXSYNCDONE(pipe_rx_syncdone),
        .Q(gt_top_i_n_990),
        .QRST_FSM(pipe_qrst_fsm),
        .RATE_FSM(pipe_rate_fsm[4:0]),
        .RXCHARISK(pipe_rx0_char_is_k),
        .RXDATA(pipe_rx0_data),
        .RXPD({pcie_top_i_n_1675,pcie_top_i_n_1676}),
        .SYNC_FSM_TX(pipe_sync_fsm_tx[5:0]),
        .SYNC_RXELECIDLE(pipe_rx1_elec_idle),
        .SYNC_RXPHALIGNDONE_M(pipe_rxphaligndone[0]),
        .TXPD({pcie_top_i_n_1673,pcie_top_i_n_1674}),
        .USER_RXEQ_ADAPT_DONE(pipe_rx1_eq_adapt_done),
        .USER_TXCOMPLIANCE(pipe_tx0_compliance),
        .USER_TXELECIDLE(pipe_tx0_elec_idle),
        .cpllpd(cpllpd),
        .\eq_state_reg[2] (pipe_rx1_eqcontrol),
        .\eq_state_reg[2]_0 (pipe_rx2_eqcontrol),
        .\eq_state_reg[2]_1 (pipe_rx3_eqcontrol),
        .\eq_state_reg[2]_2 (pipe_rx4_eqcontrol),
        .\eq_state_reg[2]_3 (pipe_rx5_eqcontrol),
        .\eq_state_reg[2]_4 (pipe_rx6_eqcontrol),
        .\eq_state_reg[2]_5 (pipe_rx7_eqcontrol),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[0] (pipe_rate_fsm[9:5]),
        .\fsm_reg[0]_0 (pipe_rate_fsm[14:10]),
        .\fsm_reg[0]_1 (pipe_rate_fsm[19:15]),
        .\fsm_reg[0]_2 (pipe_rate_fsm[24:20]),
        .\fsm_reg[0]_3 (pipe_rate_fsm[29:25]),
        .\fsm_reg[0]_4 (pipe_rate_fsm[34:30]),
        .\fsm_reg[0]_5 (pipe_rate_fsm[39:35]),
        .int_qplllock_out(int_qplllock_out),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .\load_cnt_reg[0] ({\^pipe_drp_fsm [13:8],gt_ch_drp_rdy[1]}),
        .\load_cnt_reg[0]_0 ({\^pipe_drp_fsm [20:15],gt_ch_drp_rdy[2]}),
        .\load_cnt_reg[0]_1 ({\^pipe_drp_fsm [27:22],gt_ch_drp_rdy[3]}),
        .\load_cnt_reg[0]_2 ({\^pipe_drp_fsm [34:29],gt_ch_drp_rdy[4]}),
        .\load_cnt_reg[0]_3 ({\^pipe_drp_fsm [41:36],gt_ch_drp_rdy[5]}),
        .\load_cnt_reg[0]_4 ({\^pipe_drp_fsm [48:43],gt_ch_drp_rdy[6]}),
        .\load_cnt_reg[0]_5 ({\^pipe_drp_fsm [55:50],gt_ch_drp_rdy[7]}),
        .out1(pipe_rst_idle),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_cpll_lock(pipe_cpll_lock),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone[7:3]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .qpllpd(qpllpd),
        .reg_cfg_tph_stt_read_enable_i_reg(pipe_rx1_data),
        .reg_cfg_tph_stt_read_enable_i_reg_0(pipe_rx1_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_1(pipe_rx2_data),
        .reg_cfg_tph_stt_read_enable_i_reg_10(pipe_rx6_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_11(pipe_rx7_data),
        .reg_cfg_tph_stt_read_enable_i_reg_12(pipe_rx7_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_13({pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_14(pipe_tx1_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_15(pipe_rx1_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_16({pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_17(pipe_tx2_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_18(pipe_rx2_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_19({pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_2(pipe_rx2_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_20(pipe_tx3_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_21(pipe_rx3_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_22({pipe_tx4_eqcoeff[16:6],pipe_tx4_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_23(pipe_tx4_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_24(pipe_rx4_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_25({pipe_tx5_eqcoeff[16:6],pipe_tx5_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_26(pipe_tx5_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_27(pipe_rx5_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_28({pipe_tx6_eqcoeff[16:6],pipe_tx6_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_29(pipe_tx6_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_3(pipe_rx3_data),
        .reg_cfg_tph_stt_read_enable_i_reg_30(pipe_rx6_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_31({pipe_tx7_eqcoeff[16:6],pipe_tx7_eqcoeff[4:0]}),
        .reg_cfg_tph_stt_read_enable_i_reg_32(pipe_tx7_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_33(pipe_rx7_eqdone),
        .reg_cfg_tph_stt_read_enable_i_reg_4(pipe_rx3_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_5(pipe_rx4_data),
        .reg_cfg_tph_stt_read_enable_i_reg_6(pipe_rx4_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_7(pipe_rx5_data),
        .reg_cfg_tph_stt_read_enable_i_reg_8(pipe_rx5_char_is_k),
        .reg_cfg_tph_stt_read_enable_i_reg_9(pipe_rx6_data),
        .rxelecidle_reg1_reg(pipe_rx2_elec_idle),
        .rxelecidle_reg1_reg_0(pipe_rx3_elec_idle),
        .rxelecidle_reg1_reg_1(pipe_rx4_elec_idle),
        .rxelecidle_reg1_reg_2(pipe_rx5_elec_idle),
        .rxelecidle_reg1_reg_3(pipe_rx6_elec_idle),
        .rxelecidle_reg1_reg_4(pipe_rx7_elec_idle),
        .rxeq_adapt_done_reg1_reg(pipe_rx2_eq_adapt_done),
        .rxeq_adapt_done_reg1_reg_0(pipe_rx3_eq_adapt_done),
        .rxeq_adapt_done_reg1_reg_1(pipe_rx4_eq_adapt_done),
        .rxeq_adapt_done_reg1_reg_2(pipe_rx5_eq_adapt_done),
        .rxeq_adapt_done_reg1_reg_3(pipe_rx6_eq_adapt_done),
        .rxeq_adapt_done_reg1_reg_4(pipe_rx7_eq_adapt_done),
        .rxphaligndone_s_reg1_reg(pipe_rxphaligndone[1]),
        .rxphaligndone_s_reg1_reg_0(pipe_rxphaligndone[2]),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .txpdelecidlemode(txpdelecidlemode),
        .\txsync_fsm.fsm_tx_reg[0] (pipe_sync_fsm_tx[11:6]),
        .\txsync_fsm.fsm_tx_reg[0]_0 (pipe_sync_fsm_tx[17:12]),
        .\txsync_fsm.fsm_tx_reg[0]_1 (pipe_sync_fsm_tx[23:18]),
        .\txsync_fsm.fsm_tx_reg[0]_2 (pipe_sync_fsm_tx[29:24]),
        .\txsync_fsm.fsm_tx_reg[0]_3 (pipe_sync_fsm_tx[35:30]),
        .\txsync_fsm.fsm_tx_reg[0]_4 (pipe_sync_fsm_tx[41:36]),
        .\txsync_fsm.fsm_tx_reg[0]_5 (pipe_sync_fsm_tx[47:42]));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_top pcie_top_i
       (.EQ_RXEQ_CONTROL(pipe_rx0_eqcontrol),
        .EQ_RXEQ_LFFS(pipe_rx0_eq_lffs),
        .EQ_RXEQ_PRESET(pipe_rx0_eqpreset),
        .EQ_RXEQ_TXPRESET(pipe_rx0_eq_txpreset),
        .EQ_TXEQ_CONTROL(pipe_tx0_eqcontrol),
        .EQ_TXEQ_DEEMPH_IN(pipe_tx0_eqdeemph),
        .EQ_TXEQ_DEEMPH_OUT({pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .EQ_TXEQ_PRESET(pipe_tx0_eqpreset),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(pipe_rx0_eq_new_txcoeff),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(pipe_rx1_eq_new_txcoeff),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(pipe_rx2_eq_new_txcoeff),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(pipe_rx3_eq_new_txcoeff),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(pipe_rx4_eq_new_txcoeff),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(pipe_rx5_eq_new_txcoeff),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(pipe_rx6_eq_new_txcoeff),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(pipe_rx7_eq_new_txcoeff),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX1CHARISK(pipe_tx1_char_is_k),
        .PIPETX1DATA(pipe_tx1_data),
        .PIPETX2CHARISK(pipe_tx2_char_is_k),
        .PIPETX2DATA(pipe_tx2_data),
        .PIPETX3CHARISK(pipe_tx3_char_is_k),
        .PIPETX3DATA(pipe_tx3_data),
        .PIPETX4CHARISK(pipe_tx4_char_is_k),
        .PIPETX4DATA(pipe_tx4_data),
        .PIPETX5CHARISK(pipe_tx5_char_is_k),
        .PIPETX5DATA(pipe_tx5_data),
        .PIPETX6CHARISK(pipe_tx6_char_is_k),
        .PIPETX6DATA(pipe_tx6_data),
        .PIPETX7CHARISK(pipe_tx7_char_is_k),
        .PIPETX7DATA(pipe_tx7_data),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PLGEN3PCSRXSLIDE(pipe_rx_slide),
        .PLGEN3PCSRXSYNCDONE(pipe_rx_syncdone),
        .Q(gt_top_i_n_990),
        .RXCHARISK(pipe_rx0_char_is_k),
        .RXDATA(pipe_rx0_data),
        .RXPD({pcie_top_i_n_1675,pcie_top_i_n_1676}),
        .TXPD({pcie_top_i_n_1673,pcie_top_i_n_1674}),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .\cplllock_reg1_reg[0] (pcie_top_i_n_1654),
        .\cplllock_reg1_reg[0]_0 (pcie_top_i_n_1655),
        .\cplllock_reg1_reg[1] (pcie_top_i_n_1656),
        .\cplllock_reg1_reg[1]_0 (pcie_top_i_n_1657),
        .\cplllock_reg1_reg[1]_1 ({pcie_top_i_n_1677,pcie_top_i_n_1678}),
        .\cplllock_reg1_reg[1]_2 ({pcie_top_i_n_1679,pcie_top_i_n_1680}),
        .\cplllock_reg1_reg[2] (pcie_top_i_n_1658),
        .\cplllock_reg1_reg[2]_0 (pcie_top_i_n_1659),
        .\cplllock_reg1_reg[2]_1 ({pcie_top_i_n_1681,pcie_top_i_n_1682}),
        .\cplllock_reg1_reg[2]_2 ({pcie_top_i_n_1683,pcie_top_i_n_1684}),
        .\cplllock_reg1_reg[3] (pcie_top_i_n_1660),
        .\cplllock_reg1_reg[3]_0 (pcie_top_i_n_1661),
        .\cplllock_reg1_reg[3]_1 ({pcie_top_i_n_1685,pcie_top_i_n_1686}),
        .\cplllock_reg1_reg[3]_2 ({pcie_top_i_n_1687,pcie_top_i_n_1688}),
        .\cplllock_reg1_reg[4] (pcie_top_i_n_1662),
        .\cplllock_reg1_reg[4]_0 (pcie_top_i_n_1663),
        .\cplllock_reg1_reg[4]_1 ({pcie_top_i_n_1689,pcie_top_i_n_1690}),
        .\cplllock_reg1_reg[4]_2 ({pcie_top_i_n_1691,pcie_top_i_n_1692}),
        .\cplllock_reg1_reg[5] (pcie_top_i_n_1664),
        .\cplllock_reg1_reg[5]_0 (pcie_top_i_n_1665),
        .\cplllock_reg1_reg[5]_1 ({pcie_top_i_n_1693,pcie_top_i_n_1694}),
        .\cplllock_reg1_reg[5]_2 ({pcie_top_i_n_1695,pcie_top_i_n_1696}),
        .\cplllock_reg1_reg[6] (pcie_top_i_n_1666),
        .\cplllock_reg1_reg[6]_0 (pcie_top_i_n_1667),
        .\cplllock_reg1_reg[6]_1 ({pcie_top_i_n_1697,pcie_top_i_n_1698}),
        .\cplllock_reg1_reg[6]_2 ({pcie_top_i_n_1699,pcie_top_i_n_1700}),
        .\cplllock_reg1_reg[7] (pcie_top_i_n_1668),
        .\cplllock_reg1_reg[7]_0 (pcie_top_i_n_1669),
        .\cplllock_reg1_reg[7]_1 ({pcie_top_i_n_1701,pcie_top_i_n_1702}),
        .\cplllock_reg1_reg[7]_2 ({pcie_top_i_n_1703,pcie_top_i_n_1704}),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle),
        .pipe_rx1_eq_adapt_done(pipe_rx1_eq_adapt_done),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_eqdone(pipe_rx1_eqdone),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle),
        .pipe_rx2_eq_adapt_done(pipe_rx2_eq_adapt_done),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_eqdone(pipe_rx2_eqdone),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle),
        .pipe_rx3_eq_adapt_done(pipe_rx3_eq_adapt_done),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_eqdone(pipe_rx3_eqdone),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_elec_idle(pipe_rx4_elec_idle),
        .pipe_rx4_eq_adapt_done(pipe_rx4_eq_adapt_done),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_eqdone(pipe_rx4_eqdone),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_elec_idle(pipe_rx5_elec_idle),
        .pipe_rx5_eq_adapt_done(pipe_rx5_eq_adapt_done),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_eqdone(pipe_rx5_eqdone),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_elec_idle(pipe_rx6_elec_idle),
        .pipe_rx6_eq_adapt_done(pipe_rx6_eq_adapt_done),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_eqdone(pipe_rx6_eqdone),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_elec_idle(pipe_rx7_elec_idle),
        .pipe_rx7_eq_adapt_done(pipe_rx7_eq_adapt_done),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_eqdone(pipe_rx7_eqdone),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx1_compliance(pipe_tx1_compliance),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle),
        .pipe_tx1_eqdone(pipe_tx1_eqdone),
        .pipe_tx2_compliance(pipe_tx2_compliance),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle),
        .pipe_tx2_eqdone(pipe_tx2_eqdone),
        .pipe_tx3_compliance(pipe_tx3_compliance),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle),
        .pipe_tx3_eqdone(pipe_tx3_eqdone),
        .pipe_tx4_compliance(pipe_tx4_compliance),
        .pipe_tx4_elec_idle(pipe_tx4_elec_idle),
        .pipe_tx4_eqdone(pipe_tx4_eqdone),
        .pipe_tx5_compliance(pipe_tx5_compliance),
        .pipe_tx5_elec_idle(pipe_tx5_elec_idle),
        .pipe_tx5_eqdone(pipe_tx5_eqdone),
        .pipe_tx6_compliance(pipe_tx6_compliance),
        .pipe_tx6_elec_idle(pipe_tx6_elec_idle),
        .pipe_tx6_eqdone(pipe_tx6_eqdone),
        .pipe_tx7_compliance(pipe_tx7_compliance),
        .pipe_tx7_elec_idle(pipe_tx7_elec_idle),
        .pipe_tx7_eqdone(pipe_tx7_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .\resetovrd_disble.reset_reg[4] (pipe_rx1_char_is_k),
        .\resetovrd_disble.reset_reg[4]_0 (pipe_rx2_char_is_k),
        .\resetovrd_disble.reset_reg[4]_1 (pipe_rx3_char_is_k),
        .\resetovrd_disble.reset_reg[4]_10 (pipe_rx5_data),
        .\resetovrd_disble.reset_reg[4]_11 (pipe_rx6_data),
        .\resetovrd_disble.reset_reg[4]_12 (pipe_rx7_data),
        .\resetovrd_disble.reset_reg[4]_2 (pipe_rx4_char_is_k),
        .\resetovrd_disble.reset_reg[4]_3 (pipe_rx5_char_is_k),
        .\resetovrd_disble.reset_reg[4]_4 (pipe_rx6_char_is_k),
        .\resetovrd_disble.reset_reg[4]_5 (pipe_rx7_char_is_k),
        .\resetovrd_disble.reset_reg[4]_6 (pipe_rx1_data),
        .\resetovrd_disble.reset_reg[4]_7 (pipe_rx2_data),
        .\resetovrd_disble.reset_reg[4]_8 (pipe_rx3_data),
        .\resetovrd_disble.reset_reg[4]_9 (pipe_rx4_data),
        .\rxeq_control_reg1_reg[1] (pipe_rx7_eqcontrol),
        .\rxeq_control_reg1_reg[1]_0 (pipe_rx6_eqcontrol),
        .\rxeq_control_reg1_reg[1]_1 (pipe_rx5_eqcontrol),
        .\rxeq_control_reg1_reg[1]_2 (pipe_rx4_eqcontrol),
        .\rxeq_control_reg1_reg[1]_3 (pipe_rx3_eqcontrol),
        .\rxeq_control_reg1_reg[1]_4 (pipe_rx2_eqcontrol),
        .\rxeq_control_reg1_reg[1]_5 (pipe_rx1_eqcontrol),
        .\rxeq_lffs_reg1_reg[5] (pipe_rx1_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_0 (pipe_rx2_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_1 (pipe_rx3_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_2 (pipe_rx4_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_3 (pipe_rx5_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_4 (pipe_rx6_eq_lffs),
        .\rxeq_lffs_reg1_reg[5]_5 (pipe_rx7_eq_lffs),
        .\rxeq_preset_reg1_reg[2] (pipe_rx1_eqpreset),
        .\rxeq_preset_reg1_reg[2]_0 (pipe_rx2_eqpreset),
        .\rxeq_preset_reg1_reg[2]_1 (pipe_rx3_eqpreset),
        .\rxeq_preset_reg1_reg[2]_2 (pipe_rx4_eqpreset),
        .\rxeq_preset_reg1_reg[2]_3 (pipe_rx5_eqpreset),
        .\rxeq_preset_reg1_reg[2]_4 (pipe_rx6_eqpreset),
        .\rxeq_preset_reg1_reg[2]_5 (pipe_rx7_eqpreset),
        .\rxeq_txpreset_reg1_reg[3] (pipe_rx1_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_0 (pipe_rx2_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_1 (pipe_rx3_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_2 (pipe_rx4_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_3 (pipe_rx5_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_4 (pipe_rx6_eq_txpreset),
        .\rxeq_txpreset_reg1_reg[3]_5 (pipe_rx7_eq_txpreset),
        .rxpd(rxpd),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .speed_change(\force_adapt_i/speed_change ),
        .speed_change_reg(\force_adapt_i/speed_change ),
        .sys_reset(sys_reset),
        .txdetectrx(txdetectrx),
        .txelecidle(txelecidle),
        .\txeq_control_reg1_reg[1] (pipe_tx1_eqcontrol),
        .\txeq_control_reg1_reg[1]_0 (pipe_tx2_eqcontrol),
        .\txeq_control_reg1_reg[1]_1 (pipe_tx3_eqcontrol),
        .\txeq_control_reg1_reg[1]_2 (pipe_tx4_eqcontrol),
        .\txeq_control_reg1_reg[1]_3 (pipe_tx5_eqcontrol),
        .\txeq_control_reg1_reg[1]_4 (pipe_tx6_eqcontrol),
        .\txeq_control_reg1_reg[1]_5 (pipe_tx7_eqcontrol),
        .\txeq_deemph_reg1_reg[5] (pipe_tx1_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_0 (pipe_tx2_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_1 (pipe_tx3_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_2 (pipe_tx4_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_3 (pipe_tx5_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_4 (pipe_tx6_eqdeemph),
        .\txeq_deemph_reg1_reg[5]_5 (pipe_tx7_eqdeemph),
        .\txeq_preset_reg1_reg[3] (pipe_tx1_eqpreset),
        .\txeq_preset_reg1_reg[3]_0 (pipe_tx2_eqpreset),
        .\txeq_preset_reg1_reg[3]_1 (pipe_tx3_eqpreset),
        .\txeq_preset_reg1_reg[3]_2 (pipe_tx4_eqpreset),
        .\txeq_preset_reg1_reg[3]_3 (pipe_tx5_eqpreset),
        .\txeq_preset_reg1_reg[3]_4 (pipe_tx6_eqpreset),
        .\txeq_preset_reg1_reg[3]_5 (pipe_tx7_eqpreset),
        .\txeq_txcoeff_reg[18] ({pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_0 ({pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_1 ({pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_2 ({pipe_tx4_eqcoeff[16:6],pipe_tx4_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_3 ({pipe_tx5_eqcoeff[16:6],pipe_tx5_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_4 ({pipe_tx6_eqcoeff[16:6],pipe_tx6_eqcoeff[4:0]}),
        .\txeq_txcoeff_reg[18]_5 ({pipe_tx7_eqcoeff[16:6],pipe_tx7_eqcoeff[4:0]}),
        .txpd(txpd),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_reset_int_reg(pcie_top_i_n_1671),
        .user_reset_reg(pcie_top_i_n_1672),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
  FDPE user_reset_int_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(pcie_top_i_n_1671),
        .PRE(pcie_top_i_n_1672),
        .Q(user_reset_int));
  FDPE user_reset_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(user_reset_int),
        .PRE(pcie_top_i_n_1672),
        .Q(user_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_7vx" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_7vx
   (cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_input_update_done,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mc_update_done,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    D,
    cfg_tph_stt_write_enable,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    pipe_rx0_polarity,
    pipe_rx1_polarity,
    pipe_rx2_polarity,
    pipe_rx3_polarity,
    pipe_rx4_polarity,
    pipe_rx5_polarity,
    pipe_rx6_polarity,
    pipe_rx7_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx1_compliance,
    pipe_tx1_elec_idle,
    pipe_tx2_compliance,
    pipe_tx2_elec_idle,
    pipe_tx3_compliance,
    pipe_tx3_elec_idle,
    pipe_tx4_compliance,
    pipe_tx4_elec_idle,
    pipe_tx5_compliance,
    pipe_tx5_elec_idle,
    pipe_tx6_compliance,
    pipe_tx6_elec_idle,
    pipe_tx7_compliance,
    pipe_tx7_elec_idle,
    pipe_tx_deemph,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPERX0EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX3EQCONTROL,
    PIPERX4EQCONTROL,
    PIPERX5EQCONTROL,
    PIPERX6EQCONTROL,
    PIPERX7EQCONTROL,
    PIPETX0CHARISK,
    EQ_TXEQ_CONTROL,
    PIPETX1CHARISK,
    \txeq_control_reg1_reg[1] ,
    PIPETX2CHARISK,
    \txeq_control_reg1_reg[1]_0 ,
    PIPETX3CHARISK,
    \txeq_control_reg1_reg[1]_1 ,
    PIPETX4CHARISK,
    \txeq_control_reg1_reg[1]_2 ,
    PIPETX5CHARISK,
    \txeq_control_reg1_reg[1]_3 ,
    PIPETX6CHARISK,
    \txeq_control_reg1_reg[1]_4 ,
    PIPETX7CHARISK,
    \txeq_control_reg1_reg[1]_5 ,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    ADDRARDADDR,
    EQ_RXEQ_PRESET,
    \rxeq_preset_reg1_reg[2] ,
    \rxeq_preset_reg1_reg[2]_0 ,
    \rxeq_preset_reg1_reg[2]_1 ,
    \rxeq_preset_reg1_reg[2]_2 ,
    \rxeq_preset_reg1_reg[2]_3 ,
    \rxeq_preset_reg1_reg[2]_4 ,
    \rxeq_preset_reg1_reg[2]_5 ,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    CFGTPHSTTWRITEDATA,
    PIPETX0DATA,
    PIPETX1DATA,
    PIPETX2DATA,
    PIPETX3DATA,
    PIPETX4DATA,
    PIPETX5DATA,
    PIPETX6DATA,
    PIPETX7DATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    CFGTPHSTTWRITEBYTEVALID,
    pcie_rq_seq_num,
    EQ_RXEQ_TXPRESET,
    \rxeq_txpreset_reg1_reg[3] ,
    \rxeq_txpreset_reg1_reg[3]_0 ,
    \rxeq_txpreset_reg1_reg[3]_1 ,
    \rxeq_txpreset_reg1_reg[3]_2 ,
    \rxeq_txpreset_reg1_reg[3]_3 ,
    \rxeq_txpreset_reg1_reg[3]_4 ,
    \rxeq_txpreset_reg1_reg[3]_5 ,
    EQ_TXEQ_PRESET,
    \txeq_preset_reg1_reg[3] ,
    \txeq_preset_reg1_reg[3]_0 ,
    \txeq_preset_reg1_reg[3]_1 ,
    \txeq_preset_reg1_reg[3]_2 ,
    \txeq_preset_reg1_reg[3]_3 ,
    \txeq_preset_reg1_reg[3]_4 ,
    \txeq_preset_reg1_reg[3]_5 ,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    EQ_RXEQ_LFFS,
    \rxeq_lffs_reg1_reg[5] ,
    \rxeq_lffs_reg1_reg[5]_0 ,
    \rxeq_lffs_reg1_reg[5]_1 ,
    \rxeq_lffs_reg1_reg[5]_2 ,
    \rxeq_lffs_reg1_reg[5]_3 ,
    \rxeq_lffs_reg1_reg[5]_4 ,
    \rxeq_lffs_reg1_reg[5]_5 ,
    EQ_TXEQ_DEEMPH_IN,
    \txeq_deemph_reg1_reg[5] ,
    \txeq_deemph_reg1_reg[5]_0 ,
    \txeq_deemph_reg1_reg[5]_1 ,
    \txeq_deemph_reg1_reg[5]_2 ,
    \txeq_deemph_reg1_reg[5]_3 ,
    \txeq_deemph_reg1_reg[5]_4 ,
    \txeq_deemph_reg1_reg[5]_5 ,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    \cplllock_reg1_reg[0] ,
    \cplllock_reg1_reg[0]_0 ,
    \cplllock_reg1_reg[1] ,
    \cplllock_reg1_reg[1]_0 ,
    \cplllock_reg1_reg[2] ,
    \cplllock_reg1_reg[2]_0 ,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[3]_0 ,
    \cplllock_reg1_reg[4] ,
    \cplllock_reg1_reg[4]_0 ,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[5]_0 ,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[6]_0 ,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    user_lnk_up,
    user_reset_int_reg,
    user_reset_reg,
    \eq_state_reg[2] ,
    TXPD,
    RXPD,
    \cplllock_reg1_reg[1]_1 ,
    \cplllock_reg1_reg[1]_2 ,
    \cplllock_reg1_reg[2]_1 ,
    \cplllock_reg1_reg[2]_2 ,
    \cplllock_reg1_reg[3]_1 ,
    \cplllock_reg1_reg[3]_2 ,
    \cplllock_reg1_reg[4]_1 ,
    \cplllock_reg1_reg[4]_2 ,
    \cplllock_reg1_reg[5]_1 ,
    \cplllock_reg1_reg[5]_2 ,
    \cplllock_reg1_reg[6]_1 ,
    \cplllock_reg1_reg[6]_2 ,
    \cplllock_reg1_reg[7]_1 ,
    \cplllock_reg1_reg[7]_2 ,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_input_update_request,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    out8,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    cfg_tph_stt_read_data_valid,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    pcie_cq_np_req,
    pipe_pclk_in,
    pipe_reset_n,
    pipe_rx0_elec_idle,
    pipe_rx0_eqdone,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_elec_idle,
    pipe_rx1_eqdone,
    pipe_rx1_eq_adapt_done,
    pipe_rx1_eq_lffs_sel,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_elec_idle,
    pipe_rx2_eqdone,
    pipe_rx2_eq_adapt_done,
    pipe_rx2_eq_lffs_sel,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_elec_idle,
    pipe_rx3_eqdone,
    pipe_rx3_eq_adapt_done,
    pipe_rx3_eq_lffs_sel,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    pipe_rx4_elec_idle,
    pipe_rx4_eqdone,
    pipe_rx4_eq_adapt_done,
    pipe_rx4_eq_lffs_sel,
    pipe_rx4_phy_status,
    pipe_rx4_valid,
    pipe_rx5_elec_idle,
    pipe_rx5_eqdone,
    pipe_rx5_eq_adapt_done,
    pipe_rx5_eq_lffs_sel,
    pipe_rx5_phy_status,
    pipe_rx5_valid,
    pipe_rx6_elec_idle,
    pipe_rx6_eqdone,
    pipe_rx6_eq_adapt_done,
    pipe_rx6_eq_lffs_sel,
    pipe_rx6_phy_status,
    pipe_rx6_valid,
    pipe_rx7_elec_idle,
    pipe_rx7_eqdone,
    pipe_rx7_eq_adapt_done,
    pipe_rx7_eq_lffs_sel,
    pipe_rx7_phy_status,
    pipe_rx7_valid,
    pipe_tx0_eqdone,
    pipe_tx1_eqdone,
    pipe_tx2_eqdone,
    pipe_tx3_eqdone,
    pipe_tx4_eqdone,
    pipe_tx5_eqdone,
    pipe_tx6_eqdone,
    pipe_tx7_eqdone,
    pipe_rxusrclk_in,
    reset_n,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pipe_userclk2_in,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    EQ_TXEQ_DEEMPH_OUT,
    \txeq_txcoeff_reg[18] ,
    \txeq_txcoeff_reg[18]_0 ,
    \txeq_txcoeff_reg[18]_1 ,
    \txeq_txcoeff_reg[18]_2 ,
    \txeq_txcoeff_reg[18]_3 ,
    \txeq_txcoeff_reg[18]_4 ,
    \txeq_txcoeff_reg[18]_5 ,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    RXCHARISK,
    \resetovrd_disble.reset_reg[4] ,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    \resetovrd_disble.reset_reg[4]_4 ,
    \resetovrd_disble.reset_reg[4]_5 ,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    DOADO,
    PIPERX0DATA,
    PIPERX1DATA,
    PIPERX2DATA,
    PIPERX3DATA,
    PIPERX4DATA,
    PIPERX5DATA,
    PIPERX6DATA,
    PIPERX7DATA,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    txdetectrx,
    powerdown,
    txelecidle,
    user_reset_int,
    sys_reset,
    p_0_in2_in,
    txpd,
    rxpd);
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_input_update_done;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mc_update_done;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output D;
  output cfg_tph_stt_write_enable;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output pipe_rx0_polarity;
  output pipe_rx1_polarity;
  output pipe_rx2_polarity;
  output pipe_rx3_polarity;
  output pipe_rx4_polarity;
  output pipe_rx5_polarity;
  output pipe_rx6_polarity;
  output pipe_rx7_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx1_compliance;
  output pipe_tx1_elec_idle;
  output pipe_tx2_compliance;
  output pipe_tx2_elec_idle;
  output pipe_tx3_compliance;
  output pipe_tx3_elec_idle;
  output pipe_tx4_compliance;
  output pipe_tx4_elec_idle;
  output pipe_tx5_compliance;
  output pipe_tx5_elec_idle;
  output pipe_tx6_compliance;
  output pipe_tx6_elec_idle;
  output pipe_tx7_compliance;
  output pipe_tx7_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPERX0EQCONTROL;
  output [1:0]PIPERX1EQCONTROL;
  output [1:0]PIPERX2EQCONTROL;
  output [1:0]PIPERX3EQCONTROL;
  output [1:0]PIPERX4EQCONTROL;
  output [1:0]PIPERX5EQCONTROL;
  output [1:0]PIPERX6EQCONTROL;
  output [1:0]PIPERX7EQCONTROL;
  output [1:0]PIPETX0CHARISK;
  output [1:0]EQ_TXEQ_CONTROL;
  output [1:0]PIPETX1CHARISK;
  output [1:0]\txeq_control_reg1_reg[1] ;
  output [1:0]PIPETX2CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_0 ;
  output [1:0]PIPETX3CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_1 ;
  output [1:0]PIPETX4CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_2 ;
  output [1:0]PIPETX5CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_3 ;
  output [1:0]PIPETX6CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_4 ;
  output [1:0]PIPETX7CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_5 ;
  output [1:0]PIPETXRATE;
  output [255:0]m_axis_cq_tdata;
  output [255:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]ADDRARDADDR;
  output [2:0]EQ_RXEQ_PRESET;
  output [2:0]\rxeq_preset_reg1_reg[2] ;
  output [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_1 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_2 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_3 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_4 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_5 ;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]CFGTPHSTTWRITEDATA;
  output [31:0]PIPETX0DATA;
  output [31:0]PIPETX1DATA;
  output [31:0]PIPETX2DATA;
  output [31:0]PIPETX3DATA;
  output [31:0]PIPETX4DATA;
  output [31:0]PIPETX5DATA;
  output [31:0]PIPETX6DATA;
  output [31:0]PIPETX7DATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]CFGTPHSTTWRITEBYTEVALID;
  output [3:0]pcie_rq_seq_num;
  output [3:0]EQ_RXEQ_TXPRESET;
  output [3:0]\rxeq_txpreset_reg1_reg[3] ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_1 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_2 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_3 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_4 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_5 ;
  output [3:0]EQ_TXEQ_PRESET;
  output [3:0]\txeq_preset_reg1_reg[3] ;
  output [3:0]\txeq_preset_reg1_reg[3]_0 ;
  output [3:0]\txeq_preset_reg1_reg[3]_1 ;
  output [3:0]\txeq_preset_reg1_reg[3]_2 ;
  output [3:0]\txeq_preset_reg1_reg[3]_3 ;
  output [3:0]\txeq_preset_reg1_reg[3]_4 ;
  output [3:0]\txeq_preset_reg1_reg[3]_5 ;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]EQ_RXEQ_LFFS;
  output [5:0]\rxeq_lffs_reg1_reg[5] ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_0 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_1 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_2 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_3 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_4 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_5 ;
  output [5:0]EQ_TXEQ_DEEMPH_IN;
  output [5:0]\txeq_deemph_reg1_reg[5] ;
  output [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_1 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_2 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_3 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_4 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_5 ;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [7:0]m_axis_cq_tkeep;
  output [7:0]m_axis_rc_tkeep;
  output [7:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output \cplllock_reg1_reg[0] ;
  output \cplllock_reg1_reg[0]_0 ;
  output \cplllock_reg1_reg[1] ;
  output \cplllock_reg1_reg[1]_0 ;
  output \cplllock_reg1_reg[2] ;
  output \cplllock_reg1_reg[2]_0 ;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[3]_0 ;
  output \cplllock_reg1_reg[4] ;
  output \cplllock_reg1_reg[4]_0 ;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[5]_0 ;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[6]_0 ;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output user_lnk_up;
  output user_reset_int_reg;
  output user_reset_reg;
  output \eq_state_reg[2] ;
  output [1:0]TXPD;
  output [1:0]RXPD;
  output [1:0]\cplllock_reg1_reg[1]_1 ;
  output [1:0]\cplllock_reg1_reg[1]_2 ;
  output [1:0]\cplllock_reg1_reg[2]_1 ;
  output [1:0]\cplllock_reg1_reg[2]_2 ;
  output [1:0]\cplllock_reg1_reg[3]_1 ;
  output [1:0]\cplllock_reg1_reg[3]_2 ;
  output [1:0]\cplllock_reg1_reg[4]_1 ;
  output [1:0]\cplllock_reg1_reg[4]_2 ;
  output [1:0]\cplllock_reg1_reg[5]_1 ;
  output [1:0]\cplllock_reg1_reg[5]_2 ;
  output [1:0]\cplllock_reg1_reg[6]_1 ;
  output [1:0]\cplllock_reg1_reg[6]_2 ;
  output [1:0]\cplllock_reg1_reg[7]_1 ;
  output [1:0]\cplllock_reg1_reg[7]_2 ;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_input_update_request;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input out8;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input cfg_tph_stt_read_data_valid;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input mgmt_reset_n;
  input mgmt_sticky_reset_n;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input pipe_reset_n;
  input pipe_rx0_elec_idle;
  input pipe_rx0_eqdone;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_elec_idle;
  input pipe_rx1_eqdone;
  input pipe_rx1_eq_adapt_done;
  input pipe_rx1_eq_lffs_sel;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_elec_idle;
  input pipe_rx2_eqdone;
  input pipe_rx2_eq_adapt_done;
  input pipe_rx2_eq_lffs_sel;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_elec_idle;
  input pipe_rx3_eqdone;
  input pipe_rx3_eq_adapt_done;
  input pipe_rx3_eq_lffs_sel;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input pipe_rx4_elec_idle;
  input pipe_rx4_eqdone;
  input pipe_rx4_eq_adapt_done;
  input pipe_rx4_eq_lffs_sel;
  input pipe_rx4_phy_status;
  input pipe_rx4_valid;
  input pipe_rx5_elec_idle;
  input pipe_rx5_eqdone;
  input pipe_rx5_eq_adapt_done;
  input pipe_rx5_eq_lffs_sel;
  input pipe_rx5_phy_status;
  input pipe_rx5_valid;
  input pipe_rx6_elec_idle;
  input pipe_rx6_eqdone;
  input pipe_rx6_eq_adapt_done;
  input pipe_rx6_eq_lffs_sel;
  input pipe_rx6_phy_status;
  input pipe_rx6_valid;
  input pipe_rx7_elec_idle;
  input pipe_rx7_eqdone;
  input pipe_rx7_eq_adapt_done;
  input pipe_rx7_eq_lffs_sel;
  input pipe_rx7_phy_status;
  input pipe_rx7_valid;
  input pipe_tx0_eqdone;
  input pipe_tx1_eqdone;
  input pipe_tx2_eqdone;
  input pipe_tx3_eqdone;
  input pipe_tx4_eqdone;
  input pipe_tx5_eqdone;
  input pipe_tx6_eqdone;
  input pipe_tx7_eqdone;
  input pipe_rxusrclk_in;
  input reset_n;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input pipe_userclk2_in;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  input [15:0]EQ_TXEQ_DEEMPH_OUT;
  input [15:0]\txeq_txcoeff_reg[18] ;
  input [15:0]\txeq_txcoeff_reg[18]_0 ;
  input [15:0]\txeq_txcoeff_reg[18]_1 ;
  input [15:0]\txeq_txcoeff_reg[18]_2 ;
  input [15:0]\txeq_txcoeff_reg[18]_3 ;
  input [15:0]\txeq_txcoeff_reg[18]_4 ;
  input [15:0]\txeq_txcoeff_reg[18]_5 ;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [1:0]RXCHARISK;
  input [1:0]\resetovrd_disble.reset_reg[4] ;
  input [1:0]\resetovrd_disble.reset_reg[4]_0 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_1 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_2 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_3 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_4 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_5 ;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [255:0]s_axis_cc_tdata;
  input [255:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [23:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [31:0]DOADO;
  input [31:0]PIPERX0DATA;
  input [31:0]PIPERX1DATA;
  input [31:0]PIPERX2DATA;
  input [31:0]PIPERX3DATA;
  input [31:0]PIPERX4DATA;
  input [31:0]PIPERX5DATA;
  input [31:0]PIPERX6DATA;
  input [31:0]PIPERX7DATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]PLGEN3PCSRXSYNCDONE;
  input [7:0]s_axis_cc_tkeep;
  input [7:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [7:0]txdetectrx;
  input powerdown;
  input [7:0]txelecidle;
  input user_reset_int;
  input sys_reset;
  input p_0_in2_in;
  input [15:0]txpd;
  input [15:0]rxpd;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire D;
  wire [31:0]DOADO;
  wire [5:0]EQ_RXEQ_LFFS;
  wire [2:0]EQ_RXEQ_PRESET;
  wire [3:0]EQ_RXEQ_TXPRESET;
  wire [1:0]EQ_TXEQ_CONTROL;
  wire [5:0]EQ_TXEQ_DEEMPH_IN;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire [3:0]EQ_TXEQ_PRESET;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [71:0]MICOMPLETIONRAMWRITEDATAL;
  wire [71:0]MICOMPLETIONRAMWRITEDATAU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [8:0]MIREQUESTRAMREADADDRESSA;
  wire [8:0]MIREQUESTRAMREADADDRESSB;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [8:0]MIREQUESTRAMWRITEADDRESSA;
  wire [8:0]MIREQUESTRAMWRITEADDRESSB;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire PCIE_3_0_i_n_10;
  wire PCIE_3_0_i_n_17;
  wire PCIE_3_0_i_n_433;
  wire PCIE_3_0_i_n_434;
  wire PCIE_3_0_i_n_435;
  wire PCIE_3_0_i_n_436;
  wire PCIE_3_0_i_n_437;
  wire PCIE_3_0_i_n_438;
  wire PCIE_3_0_i_n_439;
  wire PCIE_3_0_i_n_440;
  wire PCIE_3_0_i_n_441;
  wire PCIE_3_0_i_n_442;
  wire PCIE_3_0_i_n_443;
  wire PCIE_3_0_i_n_444;
  wire PCIE_3_0_i_n_445;
  wire PCIE_3_0_i_n_446;
  wire PCIE_3_0_i_n_447;
  wire PCIE_3_0_i_n_448;
  wire PCIE_3_0_i_n_45;
  wire PCIE_3_0_i_n_47;
  wire PCIE_3_0_i_n_49;
  wire PCIE_3_0_i_n_51;
  wire PCIE_3_0_i_n_53;
  wire PCIE_3_0_i_n_55;
  wire PCIE_3_0_i_n_553;
  wire PCIE_3_0_i_n_554;
  wire PCIE_3_0_i_n_561;
  wire PCIE_3_0_i_n_562;
  wire PCIE_3_0_i_n_569;
  wire PCIE_3_0_i_n_57;
  wire PCIE_3_0_i_n_570;
  wire PCIE_3_0_i_n_577;
  wire PCIE_3_0_i_n_578;
  wire PCIE_3_0_i_n_585;
  wire PCIE_3_0_i_n_586;
  wire PCIE_3_0_i_n_59;
  wire PCIE_3_0_i_n_593;
  wire PCIE_3_0_i_n_594;
  wire PCIE_3_0_i_n_601;
  wire PCIE_3_0_i_n_602;
  wire PCIE_3_0_i_n_609;
  wire PCIE_3_0_i_n_61;
  wire PCIE_3_0_i_n_610;
  wire PCIE_3_0_i_n_613;
  wire PCIE_3_0_i_n_614;
  wire PCIE_3_0_i_n_63;
  wire PCIE_3_0_i_n_65;
  wire PCIE_3_0_i_n_67;
  wire PCIE_3_0_i_n_69;
  wire PCIE_3_0_i_n_7;
  wire PCIE_3_0_i_n_71;
  wire PCIE_3_0_i_n_73;
  wire PCIE_3_0_i_n_75;
  wire PCIE_3_0_i_n_8;
  wire PCIE_3_0_i_n_80;
  wire PCIE_3_0_i_n_9;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX1DATA;
  wire [1:0]PIPERX1EQCONTROL;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX2DATA;
  wire [1:0]PIPERX2EQCONTROL;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX3DATA;
  wire [1:0]PIPERX3EQCONTROL;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX4DATA;
  wire [1:0]PIPERX4EQCONTROL;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX5DATA;
  wire [1:0]PIPERX5EQCONTROL;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX6DATA;
  wire [1:0]PIPERX6EQCONTROL;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [31:0]PIPERX7DATA;
  wire [1:0]PIPERX7EQCONTROL;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX1CHARISK;
  wire [31:0]PIPETX1DATA;
  wire [1:0]PIPETX2CHARISK;
  wire [31:0]PIPETX2DATA;
  wire [1:0]PIPETX3CHARISK;
  wire [31:0]PIPETX3DATA;
  wire [1:0]PIPETX4CHARISK;
  wire [31:0]PIPETX4DATA;
  wire [1:0]PIPETX5CHARISK;
  wire [31:0]PIPETX5DATA;
  wire [1:0]PIPETX6CHARISK;
  wire [31:0]PIPETX6DATA;
  wire [1:0]PIPETX7CHARISK;
  wire [31:0]PIPETX7DATA;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [1:0]RXCHARISK;
  wire [1:0]RXPD;
  wire [1:0]TXPD;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire [1:0]\cplllock_reg1_reg[1]_1 ;
  wire [1:0]\cplllock_reg1_reg[1]_2 ;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire [1:0]\cplllock_reg1_reg[2]_1 ;
  wire [1:0]\cplllock_reg1_reg[2]_2 ;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[3]_0 ;
  wire [1:0]\cplllock_reg1_reg[3]_1 ;
  wire [1:0]\cplllock_reg1_reg[3]_2 ;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire [1:0]\cplllock_reg1_reg[4]_1 ;
  wire [1:0]\cplllock_reg1_reg[4]_2 ;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire [1:0]\cplllock_reg1_reg[5]_1 ;
  wire [1:0]\cplllock_reg1_reg[5]_2 ;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire [1:0]\cplllock_reg1_reg[6]_1 ;
  wire [1:0]\cplllock_reg1_reg[6]_2 ;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [1:0]\cplllock_reg1_reg[7]_1 ;
  wire [1:0]\cplllock_reg1_reg[7]_2 ;
  wire \eq_state_reg[2] ;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire [127:0]mim_cpl_rdata;
  wire [15:0]mim_cpl_rdop;
  wire [127:0]mim_rep_rdata;
  wire [15:0]mim_rep_rdop;
  wire [127:0]mim_req_rdata;
  wire [15:0]mim_req_rdop;
  wire out8;
  wire p_0_in2_in;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_pclk_in;
  wire pipe_reset_n;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_eq_adapt_done;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_eqdone;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_eq_adapt_done;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_eqdone;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_eq_adapt_done;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_eqdone;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_eq_adapt_done;
  wire pipe_rx4_eq_lffs_sel;
  wire pipe_rx4_eqdone;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_eq_adapt_done;
  wire pipe_rx5_eq_lffs_sel;
  wire pipe_rx5_eqdone;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_eq_adapt_done;
  wire pipe_rx6_eq_lffs_sel;
  wire pipe_rx6_eqdone;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_eq_adapt_done;
  wire pipe_rx7_eq_lffs_sel;
  wire pipe_rx7_eqdone;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire [23:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx1_compliance;
  wire pipe_tx1_elec_idle;
  wire pipe_tx1_eqdone;
  wire [1:0]pipe_tx1_powerdown;
  wire pipe_tx2_compliance;
  wire pipe_tx2_elec_idle;
  wire pipe_tx2_eqdone;
  wire [1:0]pipe_tx2_powerdown;
  wire pipe_tx3_compliance;
  wire pipe_tx3_elec_idle;
  wire pipe_tx3_eqdone;
  wire [1:0]pipe_tx3_powerdown;
  wire pipe_tx4_compliance;
  wire pipe_tx4_elec_idle;
  wire pipe_tx4_eqdone;
  wire [1:0]pipe_tx4_powerdown;
  wire pipe_tx5_compliance;
  wire pipe_tx5_elec_idle;
  wire pipe_tx5_eqdone;
  wire [1:0]pipe_tx5_powerdown;
  wire pipe_tx6_compliance;
  wire pipe_tx6_elec_idle;
  wire pipe_tx6_eqdone;
  wire [1:0]pipe_tx6_powerdown;
  wire pipe_tx7_compliance;
  wire pipe_tx7_elec_idle;
  wire pipe_tx7_eqdone;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx_deemph;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_reset;
  wire pipe_tx_swing;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire powerdown;
  wire reset_n;
  wire [1:0]\resetovrd_disble.reset_reg[4] ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_0 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_1 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_4 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_5 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5] ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_0 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_1 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_2 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_3 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_4 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_5 ;
  wire [2:0]\rxeq_preset_reg1_reg[2] ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_1 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_2 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_3 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_4 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_5 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3] ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_1 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_2 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_3 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_4 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_5 ;
  wire [15:0]rxpd;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_reset;
  wire [7:0]txdetectrx;
  wire [7:0]txelecidle;
  wire [1:0]\txeq_control_reg1_reg[1] ;
  wire [1:0]\txeq_control_reg1_reg[1]_0 ;
  wire [1:0]\txeq_control_reg1_reg[1]_1 ;
  wire [1:0]\txeq_control_reg1_reg[1]_2 ;
  wire [1:0]\txeq_control_reg1_reg[1]_3 ;
  wire [1:0]\txeq_control_reg1_reg[1]_4 ;
  wire [1:0]\txeq_control_reg1_reg[1]_5 ;
  wire [5:0]\txeq_deemph_reg1_reg[5] ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_1 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_2 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_3 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_4 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_5 ;
  wire [3:0]\txeq_preset_reg1_reg[3] ;
  wire [3:0]\txeq_preset_reg1_reg[3]_0 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_1 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_2 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_3 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_4 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_5 ;
  wire [15:0]\txeq_txcoeff_reg[18] ;
  wire [15:0]\txeq_txcoeff_reg[18]_0 ;
  wire [15:0]\txeq_txcoeff_reg[18]_1 ;
  wire [15:0]\txeq_txcoeff_reg[18]_2 ;
  wire [15:0]\txeq_txcoeff_reg[18]_3 ;
  wire [15:0]\txeq_txcoeff_reg[18]_4 ;
  wire [15:0]\txeq_txcoeff_reg[18]_5 ;
  wire [15:0]txpd;
  wire user_lnk_up;
  wire user_reset_int;
  wire user_reset_int_reg;
  wire user_reset_reg;
  wire [1:0]NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED;
  wire [1:0]NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* S = "TRUE" *) 
  PCIE_3_0 #(
    .ARI_CAP_ENABLE("FALSE"),
    .AXISTEN_IF_CC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_CC_PARITY_CHK("FALSE"),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_ENABLE_CLIENT_TAG("FALSE"),
    .AXISTEN_IF_ENABLE_MSG_ROUTE(18'h00000),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC("FALSE"),
    .AXISTEN_IF_RC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RC_STRADDLE("TRUE"),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RQ_PARITY_CHK("FALSE"),
    .AXISTEN_IF_WIDTH(2'h2),
    .CRM_CORE_CLK_FREQ_500("TRUE"),
    .CRM_USER_CLK_FREQ(2'h2),
    .DNSTREAM_LINK_NUM(8'h00),
    .GEN3_PCS_AUTO_REALIGN(2'h1),
    .GEN3_PCS_RX_ELECIDLE_INTERNAL("TRUE"),
    .LL_ACK_TIMEOUT(9'h000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_CPL_FC_UPDATE_TIMER(16'h0000),
    .LL_CPL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_FC_UPDATE_TIMER(16'h0000),
    .LL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_NP_FC_UPDATE_TIMER(16'h0000),
    .LL_NP_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_P_FC_UPDATE_TIMER(16'h0000),
    .LL_P_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_REPLAY_TIMEOUT(9'h000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(0),
    .LTR_TX_MESSAGE_MINIMUM_INTERVAL(10'h0FA),
    .LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE("FALSE"),
    .LTR_TX_MESSAGE_ON_LTR_ENABLE("FALSE"),
    .PF0_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF0_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF0_AER_CAP_NEXTPTR(12'h300),
    .PF0_ARI_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXT_FUNC(8'h00),
    .PF0_ARI_CAP_VER(4'h1),
    .PF0_BAR0_APERTURE_SIZE(5'h0D),
    .PF0_BAR0_CONTROL(3'h4),
    .PF0_BAR1_APERTURE_SIZE(5'h00),
    .PF0_BAR1_CONTROL(3'h0),
    .PF0_BAR2_APERTURE_SIZE(5'h00),
    .PF0_BAR2_CONTROL(3'h0),
    .PF0_BAR3_APERTURE_SIZE(5'h00),
    .PF0_BAR3_CONTROL(3'h0),
    .PF0_BAR4_APERTURE_SIZE(5'h00),
    .PF0_BAR4_CONTROL(3'h0),
    .PF0_BAR5_APERTURE_SIZE(5'h00),
    .PF0_BAR5_CONTROL(3'h0),
    .PF0_BIST_REGISTER(8'h00),
    .PF0_CAPABILITY_POINTER(8'h80),
    .PF0_CLASS_CODE(24'h058000),
    .PF0_DEVICE_ID(16'h7038),
    .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE("TRUE"),
    .PF0_DEV_CAP2_LTR_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_OBFF_SUPPORT(2'h0),
    .PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .PF0_DEV_CAP_ENDPOINT_L1_LATENCY(0),
    .PF0_DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF0_DPA_CAP_NEXTPTR(12'h300),
    .PF0_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF0_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF0_DPA_CAP_VER(4'h1),
    .PF0_DSN_CAP_NEXTPTR(12'h300),
    .PF0_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF0_EXPANSION_ROM_ENABLE("FALSE"),
    .PF0_INTERRUPT_LINE(8'h00),
    .PF0_INTERRUPT_PIN(3'h1),
    .PF0_LINK_CAP_ASPM_SUPPORT(0),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_STATUS_SLOT_CLOCK_CONFIG("FALSE"),
    .PF0_LTR_CAP_MAX_NOSNOOP_LAT(10'h000),
    .PF0_LTR_CAP_MAX_SNOOP_LAT(10'h000),
    .PF0_LTR_CAP_NEXTPTR(12'h300),
    .PF0_LTR_CAP_VER(4'h1),
    .PF0_MSIX_CAP_NEXTPTR(8'h00),
    .PF0_MSIX_CAP_PBA_BIR(0),
    .PF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_BIR(0),
    .PF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF0_MSI_CAP_MULTIMSGCAP(0),
    .PF0_MSI_CAP_NEXTPTR(8'hC0),
    .PF0_PB_CAP_NEXTPTR(12'h274),
    .PF0_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF0_PB_CAP_VER(4'h1),
    .PF0_PM_CAP_ID(8'h01),
    .PF0_PM_CAP_NEXTPTR(8'h90),
    .PF0_PM_CAP_PMESUPPORT_D0("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D1("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D3HOT("FALSE"),
    .PF0_PM_CAP_SUPP_D1_STATE("FALSE"),
    .PF0_PM_CAP_VER_ID(3'h3),
    .PF0_PM_CSR_NOSOFTRESET("TRUE"),
    .PF0_RBAR_CAP_ENABLE("FALSE"),
    .PF0_RBAR_CAP_INDEX0(3'h0),
    .PF0_RBAR_CAP_INDEX1(3'h0),
    .PF0_RBAR_CAP_INDEX2(3'h0),
    .PF0_RBAR_CAP_NEXTPTR(12'h300),
    .PF0_RBAR_CAP_SIZE0(20'h00000),
    .PF0_RBAR_CAP_SIZE1(20'h00000),
    .PF0_RBAR_CAP_SIZE2(20'h00000),
    .PF0_RBAR_CAP_VER(4'h1),
    .PF0_RBAR_NUM(3'h1),
    .PF0_REVISION_ID(8'h00),
    .PF0_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR0_CONTROL(3'h0),
    .PF0_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR1_CONTROL(3'h0),
    .PF0_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR2_CONTROL(3'h0),
    .PF0_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR3_CONTROL(3'h0),
    .PF0_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR4_CONTROL(3'h0),
    .PF0_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR5_CONTROL(3'h0),
    .PF0_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF0_SRIOV_CAP_NEXTPTR(12'h300),
    .PF0_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF0_SRIOV_CAP_VER(4'h0),
    .PF0_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF0_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF0_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF0_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF0_SUBSYSTEM_ID(16'h0007),
    .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF0_TPHR_CAP_ENABLE("FALSE"),
    .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF0_TPHR_CAP_NEXTPTR(12'h300),
    .PF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF0_TPHR_CAP_VER(4'h1),
    .PF0_VC_CAP_NEXTPTR(12'h000),
    .PF0_VC_CAP_VER(4'h1),
    .PF1_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF1_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF1_AER_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXT_FUNC(8'h00),
    .PF1_BAR0_APERTURE_SIZE(5'h00),
    .PF1_BAR0_CONTROL(3'h0),
    .PF1_BAR1_APERTURE_SIZE(5'h00),
    .PF1_BAR1_CONTROL(3'h0),
    .PF1_BAR2_APERTURE_SIZE(5'h00),
    .PF1_BAR2_CONTROL(3'h0),
    .PF1_BAR3_APERTURE_SIZE(5'h00),
    .PF1_BAR3_CONTROL(3'h0),
    .PF1_BAR4_APERTURE_SIZE(5'h00),
    .PF1_BAR4_CONTROL(3'h0),
    .PF1_BAR5_APERTURE_SIZE(5'h00),
    .PF1_BAR5_CONTROL(3'h0),
    .PF1_BIST_REGISTER(8'h00),
    .PF1_CAPABILITY_POINTER(8'h80),
    .PF1_CLASS_CODE(24'h058000),
    .PF1_DEVICE_ID(16'h7011),
    .PF1_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF1_DPA_CAP_NEXTPTR(12'h000),
    .PF1_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF1_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF1_DPA_CAP_VER(4'h1),
    .PF1_DSN_CAP_NEXTPTR(12'h000),
    .PF1_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF1_EXPANSION_ROM_ENABLE("FALSE"),
    .PF1_INTERRUPT_LINE(8'h00),
    .PF1_INTERRUPT_PIN(3'h0),
    .PF1_MSIX_CAP_NEXTPTR(8'h00),
    .PF1_MSIX_CAP_PBA_BIR(0),
    .PF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_BIR(0),
    .PF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF1_MSI_CAP_MULTIMSGCAP(0),
    .PF1_MSI_CAP_NEXTPTR(8'h00),
    .PF1_PB_CAP_NEXTPTR(12'h000),
    .PF1_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF1_PB_CAP_VER(4'h1),
    .PF1_PM_CAP_ID(8'h01),
    .PF1_PM_CAP_NEXTPTR(8'h00),
    .PF1_PM_CAP_VER_ID(3'h3),
    .PF1_RBAR_CAP_ENABLE("FALSE"),
    .PF1_RBAR_CAP_INDEX0(3'h0),
    .PF1_RBAR_CAP_INDEX1(3'h0),
    .PF1_RBAR_CAP_INDEX2(3'h0),
    .PF1_RBAR_CAP_NEXTPTR(12'h000),
    .PF1_RBAR_CAP_SIZE0(20'h00000),
    .PF1_RBAR_CAP_SIZE1(20'h00000),
    .PF1_RBAR_CAP_SIZE2(20'h00000),
    .PF1_RBAR_CAP_VER(4'h1),
    .PF1_RBAR_NUM(3'h1),
    .PF1_REVISION_ID(8'h00),
    .PF1_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR0_CONTROL(3'h0),
    .PF1_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR1_CONTROL(3'h0),
    .PF1_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR2_CONTROL(3'h0),
    .PF1_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR3_CONTROL(3'h0),
    .PF1_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR4_CONTROL(3'h0),
    .PF1_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR5_CONTROL(3'h0),
    .PF1_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF1_SRIOV_CAP_NEXTPTR(12'h000),
    .PF1_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF1_SRIOV_CAP_VER(4'h0),
    .PF1_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF1_SRIOV_FUNC_DEP_LINK(16'h0001),
    .PF1_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF1_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF1_SUBSYSTEM_ID(16'h0007),
    .PF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF1_TPHR_CAP_ENABLE("FALSE"),
    .PF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF1_TPHR_CAP_NEXTPTR(12'h000),
    .PF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF1_TPHR_CAP_VER(4'h1),
    .PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .PL_DISABLE_GEN3_DC_BALANCE("FALSE"),
    .PL_DISABLE_SCRAMBLING("FALSE"),
    .PL_DISABLE_UPCONFIG_CAPABLE("FALSE"),
    .PL_EQ_ADAPT_DISABLE_COEFF_CHECK("FALSE"),
    .PL_EQ_ADAPT_DISABLE_PRESET_CHECK("FALSE"),
    .PL_EQ_ADAPT_ITER_COUNT(5'h02),
    .PL_EQ_ADAPT_REJECT_RETRY_COUNT(2'h1),
    .PL_EQ_BYPASS_PHASE23("FALSE"),
    .PL_EQ_SHORT_ADAPT_PHASE("FALSE"),
    .PL_LANE0_EQ_CONTROL(16'h3400),
    .PL_LANE1_EQ_CONTROL(16'h3400),
    .PL_LANE2_EQ_CONTROL(16'h3400),
    .PL_LANE3_EQ_CONTROL(16'h3400),
    .PL_LANE4_EQ_CONTROL(16'h3400),
    .PL_LANE5_EQ_CONTROL(16'h3400),
    .PL_LANE6_EQ_CONTROL(16'h3400),
    .PL_LANE7_EQ_CONTROL(16'h3400),
    .PL_LINK_CAP_MAX_LINK_SPEED(3'h4),
    .PL_LINK_CAP_MAX_LINK_WIDTH(4'h8),
    .PL_N_FTS_COMCLK_GEN1(255),
    .PL_N_FTS_COMCLK_GEN2(255),
    .PL_N_FTS_COMCLK_GEN3(255),
    .PL_N_FTS_GEN1(255),
    .PL_N_FTS_GEN2(255),
    .PL_N_FTS_GEN3(255),
    .PL_SIM_FAST_LINK_TRAINING("TRUE"),
    .PL_UPSTREAM_FACING("TRUE"),
    .PM_ASPML0S_TIMEOUT(16'h05DC),
    .PM_ASPML1_ENTRY_DELAY(20'h00ABE),
    .PM_ENABLE_SLOT_POWER_CAPTURE("TRUE"),
    .PM_L1_REENTRY_DELAY(32'h000061A8),
    .PM_PME_SERVICE_TIMEOUT_DELAY(20'h186A0),
    .PM_PME_TURNOFF_ACK_DELAY(16'h0064),
    .SIM_VERSION("1.0"),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SRIOV_CAP_ENABLE("FALSE"),
    .TL_COMPL_TIMEOUT_REG0(24'hBEBC20),
    .TL_COMPL_TIMEOUT_REG1(28'h3211620),
    .TL_CREDITS_CD(12'h000),
    .TL_CREDITS_CH(8'h00),
    .TL_CREDITS_NPD(12'h028),
    .TL_CREDITS_NPH(8'h20),
    .TL_CREDITS_PD(12'h198),
    .TL_CREDITS_PH(8'h20),
    .TL_ENABLE_MESSAGE_RID_CHECK_ENABLE("TRUE"),
    .TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_MODE_ENABLE("FALSE"),
    .TL_PF_ENABLE_REG("FALSE"),
    .TL_TAG_MGMT_ENABLE("TRUE"),
    .VF0_ARI_CAP_NEXTPTR(12'h000),
    .VF0_CAPABILITY_POINTER(8'h80),
    .VF0_MSIX_CAP_PBA_BIR(0),
    .VF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_BIR(0),
    .VF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF0_MSI_CAP_MULTIMSGCAP(0),
    .VF0_PM_CAP_ID(8'h01),
    .VF0_PM_CAP_NEXTPTR(8'h00),
    .VF0_PM_CAP_VER_ID(3'h3),
    .VF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF0_TPHR_CAP_ENABLE("FALSE"),
    .VF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF0_TPHR_CAP_NEXTPTR(12'h000),
    .VF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF0_TPHR_CAP_VER(4'h1),
    .VF1_ARI_CAP_NEXTPTR(12'h000),
    .VF1_MSIX_CAP_PBA_BIR(0),
    .VF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_BIR(0),
    .VF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF1_MSI_CAP_MULTIMSGCAP(0),
    .VF1_PM_CAP_ID(8'h01),
    .VF1_PM_CAP_NEXTPTR(8'h00),
    .VF1_PM_CAP_VER_ID(3'h3),
    .VF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF1_TPHR_CAP_ENABLE("FALSE"),
    .VF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF1_TPHR_CAP_NEXTPTR(12'h000),
    .VF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF1_TPHR_CAP_VER(4'h1),
    .VF2_ARI_CAP_NEXTPTR(12'h000),
    .VF2_MSIX_CAP_PBA_BIR(0),
    .VF2_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_BIR(0),
    .VF2_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF2_MSI_CAP_MULTIMSGCAP(0),
    .VF2_PM_CAP_ID(8'h01),
    .VF2_PM_CAP_NEXTPTR(8'h00),
    .VF2_PM_CAP_VER_ID(3'h3),
    .VF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF2_TPHR_CAP_ENABLE("FALSE"),
    .VF2_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF2_TPHR_CAP_NEXTPTR(12'h000),
    .VF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF2_TPHR_CAP_VER(4'h1),
    .VF3_ARI_CAP_NEXTPTR(12'h000),
    .VF3_MSIX_CAP_PBA_BIR(0),
    .VF3_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_BIR(0),
    .VF3_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF3_MSI_CAP_MULTIMSGCAP(0),
    .VF3_PM_CAP_ID(8'h01),
    .VF3_PM_CAP_NEXTPTR(8'h00),
    .VF3_PM_CAP_VER_ID(3'h3),
    .VF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF3_TPHR_CAP_ENABLE("FALSE"),
    .VF3_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF3_TPHR_CAP_NEXTPTR(12'h000),
    .VF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF3_TPHR_CAP_VER(4'h1),
    .VF4_ARI_CAP_NEXTPTR(12'h000),
    .VF4_MSIX_CAP_PBA_BIR(0),
    .VF4_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_BIR(0),
    .VF4_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF4_MSI_CAP_MULTIMSGCAP(0),
    .VF4_PM_CAP_ID(8'h01),
    .VF4_PM_CAP_NEXTPTR(8'h00),
    .VF4_PM_CAP_VER_ID(3'h3),
    .VF4_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF4_TPHR_CAP_ENABLE("FALSE"),
    .VF4_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF4_TPHR_CAP_NEXTPTR(12'h000),
    .VF4_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF4_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF4_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF4_TPHR_CAP_VER(4'h1),
    .VF5_ARI_CAP_NEXTPTR(12'h000),
    .VF5_MSIX_CAP_PBA_BIR(0),
    .VF5_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_BIR(0),
    .VF5_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF5_MSI_CAP_MULTIMSGCAP(0),
    .VF5_PM_CAP_ID(8'h01),
    .VF5_PM_CAP_NEXTPTR(8'h00),
    .VF5_PM_CAP_VER_ID(3'h3),
    .VF5_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF5_TPHR_CAP_ENABLE("FALSE"),
    .VF5_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF5_TPHR_CAP_NEXTPTR(12'h000),
    .VF5_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF5_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF5_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF5_TPHR_CAP_VER(4'h1)) 
    PCIE_3_0_i
       (.CFGCONFIGSPACEENABLE(cfg_config_space_enable),
        .CFGCURRENTSPEED(cfg_current_speed),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CFGDPASUBSTATECHANGE(cfg_dpa_substate_change),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGDSPORTNUMBER(cfg_ds_port_number),
        .CFGERRCORIN(cfg_err_cor_in),
        .CFGERRCOROUT(cfg_err_cor_out),
        .CFGERRFATALOUT(cfg_err_fatal_out),
        .CFGERRNONFATALOUT(cfg_err_nonfatal_out),
        .CFGERRUNCORIN(cfg_err_uncor_in),
        .CFGEXTFUNCTIONNUMBER(cfg_ext_function_number),
        .CFGEXTREADDATA(cfg_ext_read_data),
        .CFGEXTREADDATAVALID(cfg_ext_read_data_valid),
        .CFGEXTREADRECEIVED(cfg_ext_read_received),
        .CFGEXTREGISTERNUMBER(cfg_ext_register_number),
        .CFGEXTWRITEBYTEENABLE(cfg_ext_write_byte_enable),
        .CFGEXTWRITEDATA(cfg_ext_write_data),
        .CFGEXTWRITERECEIVED(cfg_ext_write_received),
        .CFGFCCPLD(cfg_fc_cpld),
        .CFGFCCPLH(cfg_fc_cplh),
        .CFGFCNPD(cfg_fc_npd),
        .CFGFCNPH(cfg_fc_nph),
        .CFGFCPD(cfg_fc_pd),
        .CFGFCPH(cfg_fc_ph),
        .CFGFCSEL(cfg_fc_sel),
        .CFGFLRDONE(cfg_flr_done),
        .CFGFLRINPROCESS(cfg_flr_in_process),
        .CFGFUNCTIONPOWERSTATE(cfg_function_power_state),
        .CFGFUNCTIONSTATUS(cfg_function_status),
        .CFGHOTRESETIN(cfg_hot_reset_in),
        .CFGHOTRESETOUT(cfg_hot_reset_out),
        .CFGINPUTUPDATEDONE(cfg_input_update_done),
        .CFGINPUTUPDATEREQUEST(cfg_input_update_request),
        .CFGINTERRUPTAOUTPUT(PCIE_3_0_i_n_7),
        .CFGINTERRUPTBOUTPUT(PCIE_3_0_i_n_8),
        .CFGINTERRUPTCOUTPUT(PCIE_3_0_i_n_9),
        .CFGINTERRUPTDOUTPUT(PCIE_3_0_i_n_10),
        .CFGINTERRUPTINT(cfg_interrupt_int),
        .CFGINTERRUPTMSIATTR(cfg_interrupt_msi_attr),
        .CFGINTERRUPTMSIDATA(cfg_interrupt_msi_data),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msi_enable),
        .CFGINTERRUPTMSIFAIL(cfg_interrupt_msi_fail),
        .CFGINTERRUPTMSIFUNCTIONNUMBER(cfg_interrupt_msi_function_number),
        .CFGINTERRUPTMSIINT(cfg_interrupt_msi_int),
        .CFGINTERRUPTMSIMASKUPDATE(cfg_interrupt_msi_mask_update),
        .CFGINTERRUPTMSIMMENABLE(cfg_interrupt_msi_mmenable),
        .CFGINTERRUPTMSIPENDINGSTATUS(cfg_interrupt_msi_pending_status),
        .CFGINTERRUPTMSISELECT(cfg_interrupt_msi_select),
        .CFGINTERRUPTMSISENT(cfg_interrupt_msi_sent),
        .CFGINTERRUPTMSITPHPRESENT(cfg_interrupt_msi_tph_present),
        .CFGINTERRUPTMSITPHSTTAG(cfg_interrupt_msi_tph_st_tag),
        .CFGINTERRUPTMSITPHTYPE(cfg_interrupt_msi_tph_type),
        .CFGINTERRUPTMSIVFENABLE(cfg_interrupt_msi_vf_enable),
        .CFGINTERRUPTMSIXADDRESS(cfg_interrupt_msix_address),
        .CFGINTERRUPTMSIXDATA(cfg_interrupt_msix_data),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msix_enable),
        .CFGINTERRUPTMSIXFAIL(cfg_interrupt_msix_fail),
        .CFGINTERRUPTMSIXINT(cfg_interrupt_msix_int),
        .CFGINTERRUPTMSIXMASK(cfg_interrupt_msix_mask),
        .CFGINTERRUPTMSIXSENT(cfg_interrupt_msix_sent),
        .CFGINTERRUPTMSIXVFENABLE(cfg_interrupt_msix_vf_enable),
        .CFGINTERRUPTMSIXVFMASK(cfg_interrupt_msix_vf_mask),
        .CFGINTERRUPTPENDING(cfg_interrupt_pending),
        .CFGINTERRUPTSENT(cfg_interrupt_sent),
        .CFGLINKPOWERSTATE(cfg_link_power_state),
        .CFGLINKTRAININGENABLE(cfg_link_training_enable),
        .CFGLOCALERROR(PCIE_3_0_i_n_17),
        .CFGLTRENABLE(cfg_ltr_enable),
        .CFGLTSSMSTATE(cfg_ltssm_state),
        .CFGMAXPAYLOAD(cfg_max_payload),
        .CFGMAXREADREQ(cfg_max_read_req),
        .CFGMCUPDATEDONE(cfg_mc_update_done),
        .CFGMCUPDATEREQUEST(out8),
        .CFGMGMTADDR(cfg_mgmt_addr),
        .CFGMGMTBYTEENABLE(cfg_mgmt_byte_enable),
        .CFGMGMTREAD(cfg_mgmt_read),
        .CFGMGMTREADDATA(cfg_mgmt_read_data),
        .CFGMGMTREADWRITEDONE(cfg_mgmt_read_write_done),
        .CFGMGMTTYPE1CFGREGACCESS(cfg_mgmt_type1_cfg_reg_access),
        .CFGMGMTWRITE(cfg_mgmt_write),
        .CFGMGMTWRITEDATA(cfg_mgmt_write_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDDATA(cfg_msg_received_data),
        .CFGMSGRECEIVEDTYPE(cfg_msg_received_type),
        .CFGMSGTRANSMIT(cfg_msg_transmit),
        .CFGMSGTRANSMITDATA(cfg_msg_transmit_data),
        .CFGMSGTRANSMITDONE(cfg_msg_transmit_done),
        .CFGMSGTRANSMITTYPE(cfg_msg_transmit_type),
        .CFGNEGOTIATEDWIDTH(cfg_negotiated_width),
        .CFGOBFFENABLE(cfg_obff_enable),
        .CFGPERFUNCSTATUSCONTROL(cfg_per_func_status_control),
        .CFGPERFUNCSTATUSDATA(cfg_per_func_status_data),
        .CFGPERFUNCTIONNUMBER(cfg_per_function_number),
        .CFGPERFUNCTIONOUTPUTREQUEST(cfg_per_function_output_request),
        .CFGPERFUNCTIONUPDATEDONE(cfg_per_function_update_done),
        .CFGPHYLINKDOWN(cfg_phy_link_down),
        .CFGPHYLINKSTATUS(cfg_phy_link_status),
        .CFGPLSTATUSCHANGE(cfg_pl_status_change),
        .CFGPOWERSTATECHANGEACK(cfg_power_state_change_ack),
        .CFGPOWERSTATECHANGEINTERRUPT(cfg_power_state_change_interrupt),
        .CFGRCBSTATUS(cfg_rcb_status),
        .CFGREQPMTRANSITIONL23READY(cfg_req_pm_transition_l23_ready),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID(cfg_subsys_vend_id),
        .CFGTPHFUNCTIONNUM(ADDRARDADDR[7:5]),
        .CFGTPHREQUESTERENABLE(cfg_tph_requester_enable),
        .CFGTPHSTMODE(cfg_tph_st_mode),
        .CFGTPHSTTADDRESS(ADDRARDADDR[4:0]),
        .CFGTPHSTTREADDATA(DOADO),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(D),
        .CFGTPHSTTWRITEBYTEVALID(CFGTPHSTTWRITEBYTEVALID),
        .CFGTPHSTTWRITEDATA(CFGTPHSTTWRITEDATA),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGVFFLRDONE(cfg_vf_flr_done),
        .CFGVFFLRINPROCESS(cfg_vf_flr_in_process),
        .CFGVFPOWERSTATE(cfg_vf_power_state),
        .CFGVFSTATUS(cfg_vf_status),
        .CFGVFTPHREQUESTERENABLE(cfg_vf_tph_requester_enable),
        .CFGVFTPHSTMODE(cfg_vf_tph_st_mode),
        .CORECLK(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAML(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAMU(pipe_userclk1_in),
        .CORECLKMIREPLAYRAM(pipe_userclk1_in),
        .CORECLKMIREQUESTRAM(pipe_userclk1_in),
        .DBGDATAOUT({PCIE_3_0_i_n_433,PCIE_3_0_i_n_434,PCIE_3_0_i_n_435,PCIE_3_0_i_n_436,PCIE_3_0_i_n_437,PCIE_3_0_i_n_438,PCIE_3_0_i_n_439,PCIE_3_0_i_n_440,PCIE_3_0_i_n_441,PCIE_3_0_i_n_442,PCIE_3_0_i_n_443,PCIE_3_0_i_n_444,PCIE_3_0_i_n_445,PCIE_3_0_i_n_446,PCIE_3_0_i_n_447,PCIE_3_0_i_n_448}),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .MAXISCQTDATA(m_axis_cq_tdata),
        .MAXISCQTKEEP(m_axis_cq_tkeep),
        .MAXISCQTLAST(m_axis_cq_tlast),
        .MAXISCQTREADY({m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready}),
        .MAXISCQTUSER(m_axis_cq_tuser),
        .MAXISCQTVALID(m_axis_cq_tvalid),
        .MAXISRCTDATA(m_axis_rc_tdata),
        .MAXISRCTKEEP(m_axis_rc_tkeep),
        .MAXISRCTLAST(m_axis_rc_tlast),
        .MAXISRCTREADY({m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready}),
        .MAXISRCTUSER(m_axis_rc_tuser),
        .MAXISRCTVALID(m_axis_rc_tvalid),
        .MGMTRESETN(mgmt_reset_n),
        .MGMTSTICKYRESETN(mgmt_sticky_reset_n),
        .MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATAL(MICOMPLETIONRAMWRITEDATAL),
        .MICOMPLETIONRAMWRITEDATAU(MICOMPLETIONRAMWRITEDATAU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMREADENABLE(NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED[1:0]),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADADDRESSA(MIREQUESTRAMREADADDRESSA),
        .MIREQUESTRAMREADADDRESSB(MIREQUESTRAMREADADDRESSB),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEADDRESSA(MIREQUESTRAMWRITEADDRESSA),
        .MIREQUESTRAMWRITEADDRESSB(MIREQUESTRAMWRITEADDRESSB),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .PCIECQNPREQ(pcie_cq_np_req),
        .PCIECQNPREQCOUNT(pcie_cq_np_req_count),
        .PCIERQSEQNUM(pcie_rq_seq_num),
        .PCIERQSEQNUMVLD(pcie_rq_seq_num_vld),
        .PCIERQTAG(pcie_rq_tag),
        .PCIERQTAGAV(NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED[1:0]),
        .PCIERQTAGVLD(pcie_rq_tag_vld),
        .PCIETFCNPDAV(pcie_tfc_npd_av),
        .PCIETFCNPHAV(pcie_tfc_nph_av),
        .PIPECLK(pipe_pclk_in),
        .PIPEEQFS({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .PIPEEQLF({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .PIPERESETN(pipe_reset_n),
        .PIPERX0CHARISK(RXCHARISK),
        .PIPERX0DATA(PIPERX0DATA),
        .PIPERX0DATAVALID(1'b0),
        .PIPERX0ELECIDLE(pipe_rx0_elec_idle),
        .PIPERX0EQCONTROL(PIPERX0EQCONTROL),
        .PIPERX0EQDONE(pipe_rx0_eqdone),
        .PIPERX0EQLPADAPTDONE(pipe_rx0_eq_adapt_done),
        .PIPERX0EQLPLFFS(EQ_RXEQ_LFFS),
        .PIPERX0EQLPLFFSSEL(pipe_rx0_eq_lffs_sel),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX0EQLPTXPRESET(EQ_RXEQ_TXPRESET),
        .PIPERX0EQPRESET(EQ_RXEQ_PRESET),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(pipe_rx0_polarity),
        .PIPERX0STARTBLOCK(1'b0),
        .PIPERX0STATUS(pipe_rxstatus[2:0]),
        .PIPERX0SYNCHEADER({1'b0,1'b0}),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHARISK(\resetovrd_disble.reset_reg[4] ),
        .PIPERX1DATA(PIPERX1DATA),
        .PIPERX1DATAVALID(1'b0),
        .PIPERX1ELECIDLE(pipe_rx1_elec_idle),
        .PIPERX1EQCONTROL(PIPERX1EQCONTROL),
        .PIPERX1EQDONE(pipe_rx1_eqdone),
        .PIPERX1EQLPADAPTDONE(pipe_rx1_eq_adapt_done),
        .PIPERX1EQLPLFFS(\rxeq_lffs_reg1_reg[5] ),
        .PIPERX1EQLPLFFSSEL(pipe_rx1_eq_lffs_sel),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3] ),
        .PIPERX1EQPRESET(\rxeq_preset_reg1_reg[2] ),
        .PIPERX1PHYSTATUS(pipe_rx1_phy_status),
        .PIPERX1POLARITY(pipe_rx1_polarity),
        .PIPERX1STARTBLOCK(1'b0),
        .PIPERX1STATUS(pipe_rxstatus[5:3]),
        .PIPERX1SYNCHEADER({1'b0,1'b0}),
        .PIPERX1VALID(pipe_rx1_valid),
        .PIPERX2CHARISK(\resetovrd_disble.reset_reg[4]_0 ),
        .PIPERX2DATA(PIPERX2DATA),
        .PIPERX2DATAVALID(1'b0),
        .PIPERX2ELECIDLE(pipe_rx2_elec_idle),
        .PIPERX2EQCONTROL(PIPERX2EQCONTROL),
        .PIPERX2EQDONE(pipe_rx2_eqdone),
        .PIPERX2EQLPADAPTDONE(pipe_rx2_eq_adapt_done),
        .PIPERX2EQLPLFFS(\rxeq_lffs_reg1_reg[5]_0 ),
        .PIPERX2EQLPLFFSSEL(pipe_rx2_eq_lffs_sel),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_0 ),
        .PIPERX2EQPRESET(\rxeq_preset_reg1_reg[2]_0 ),
        .PIPERX2PHYSTATUS(pipe_rx2_phy_status),
        .PIPERX2POLARITY(pipe_rx2_polarity),
        .PIPERX2STARTBLOCK(1'b0),
        .PIPERX2STATUS(pipe_rxstatus[8:6]),
        .PIPERX2SYNCHEADER({1'b0,1'b0}),
        .PIPERX2VALID(pipe_rx2_valid),
        .PIPERX3CHARISK(\resetovrd_disble.reset_reg[4]_1 ),
        .PIPERX3DATA(PIPERX3DATA),
        .PIPERX3DATAVALID(1'b0),
        .PIPERX3ELECIDLE(pipe_rx3_elec_idle),
        .PIPERX3EQCONTROL(PIPERX3EQCONTROL),
        .PIPERX3EQDONE(pipe_rx3_eqdone),
        .PIPERX3EQLPADAPTDONE(pipe_rx3_eq_adapt_done),
        .PIPERX3EQLPLFFS(\rxeq_lffs_reg1_reg[5]_1 ),
        .PIPERX3EQLPLFFSSEL(pipe_rx3_eq_lffs_sel),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_1 ),
        .PIPERX3EQPRESET(\rxeq_preset_reg1_reg[2]_1 ),
        .PIPERX3PHYSTATUS(pipe_rx3_phy_status),
        .PIPERX3POLARITY(pipe_rx3_polarity),
        .PIPERX3STARTBLOCK(1'b0),
        .PIPERX3STATUS(pipe_rxstatus[11:9]),
        .PIPERX3SYNCHEADER({1'b0,1'b0}),
        .PIPERX3VALID(pipe_rx3_valid),
        .PIPERX4CHARISK(\resetovrd_disble.reset_reg[4]_2 ),
        .PIPERX4DATA(PIPERX4DATA),
        .PIPERX4DATAVALID(1'b0),
        .PIPERX4ELECIDLE(pipe_rx4_elec_idle),
        .PIPERX4EQCONTROL(PIPERX4EQCONTROL),
        .PIPERX4EQDONE(pipe_rx4_eqdone),
        .PIPERX4EQLPADAPTDONE(pipe_rx4_eq_adapt_done),
        .PIPERX4EQLPLFFS(\rxeq_lffs_reg1_reg[5]_2 ),
        .PIPERX4EQLPLFFSSEL(pipe_rx4_eq_lffs_sel),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX4EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_2 ),
        .PIPERX4EQPRESET(\rxeq_preset_reg1_reg[2]_2 ),
        .PIPERX4PHYSTATUS(pipe_rx4_phy_status),
        .PIPERX4POLARITY(pipe_rx4_polarity),
        .PIPERX4STARTBLOCK(1'b0),
        .PIPERX4STATUS(pipe_rxstatus[14:12]),
        .PIPERX4SYNCHEADER({1'b0,1'b0}),
        .PIPERX4VALID(pipe_rx4_valid),
        .PIPERX5CHARISK(\resetovrd_disble.reset_reg[4]_3 ),
        .PIPERX5DATA(PIPERX5DATA),
        .PIPERX5DATAVALID(1'b0),
        .PIPERX5ELECIDLE(pipe_rx5_elec_idle),
        .PIPERX5EQCONTROL(PIPERX5EQCONTROL),
        .PIPERX5EQDONE(pipe_rx5_eqdone),
        .PIPERX5EQLPADAPTDONE(pipe_rx5_eq_adapt_done),
        .PIPERX5EQLPLFFS(\rxeq_lffs_reg1_reg[5]_3 ),
        .PIPERX5EQLPLFFSSEL(pipe_rx5_eq_lffs_sel),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX5EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_3 ),
        .PIPERX5EQPRESET(\rxeq_preset_reg1_reg[2]_3 ),
        .PIPERX5PHYSTATUS(pipe_rx5_phy_status),
        .PIPERX5POLARITY(pipe_rx5_polarity),
        .PIPERX5STARTBLOCK(1'b0),
        .PIPERX5STATUS(pipe_rxstatus[17:15]),
        .PIPERX5SYNCHEADER({1'b0,1'b0}),
        .PIPERX5VALID(pipe_rx5_valid),
        .PIPERX6CHARISK(\resetovrd_disble.reset_reg[4]_4 ),
        .PIPERX6DATA(PIPERX6DATA),
        .PIPERX6DATAVALID(1'b0),
        .PIPERX6ELECIDLE(pipe_rx6_elec_idle),
        .PIPERX6EQCONTROL(PIPERX6EQCONTROL),
        .PIPERX6EQDONE(pipe_rx6_eqdone),
        .PIPERX6EQLPADAPTDONE(pipe_rx6_eq_adapt_done),
        .PIPERX6EQLPLFFS(\rxeq_lffs_reg1_reg[5]_4 ),
        .PIPERX6EQLPLFFSSEL(pipe_rx6_eq_lffs_sel),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX6EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_4 ),
        .PIPERX6EQPRESET(\rxeq_preset_reg1_reg[2]_4 ),
        .PIPERX6PHYSTATUS(pipe_rx6_phy_status),
        .PIPERX6POLARITY(pipe_rx6_polarity),
        .PIPERX6STARTBLOCK(1'b0),
        .PIPERX6STATUS(pipe_rxstatus[20:18]),
        .PIPERX6SYNCHEADER({1'b0,1'b0}),
        .PIPERX6VALID(pipe_rx6_valid),
        .PIPERX7CHARISK(\resetovrd_disble.reset_reg[4]_5 ),
        .PIPERX7DATA(PIPERX7DATA),
        .PIPERX7DATAVALID(1'b0),
        .PIPERX7ELECIDLE(pipe_rx7_elec_idle),
        .PIPERX7EQCONTROL(PIPERX7EQCONTROL),
        .PIPERX7EQDONE(pipe_rx7_eqdone),
        .PIPERX7EQLPADAPTDONE(pipe_rx7_eq_adapt_done),
        .PIPERX7EQLPLFFS(\rxeq_lffs_reg1_reg[5]_5 ),
        .PIPERX7EQLPLFFSSEL(pipe_rx7_eq_lffs_sel),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPERX7EQLPTXPRESET(\rxeq_txpreset_reg1_reg[3]_5 ),
        .PIPERX7EQPRESET(\rxeq_preset_reg1_reg[2]_5 ),
        .PIPERX7PHYSTATUS(pipe_rx7_phy_status),
        .PIPERX7POLARITY(pipe_rx7_polarity),
        .PIPERX7STARTBLOCK(1'b0),
        .PIPERX7STATUS(pipe_rxstatus[23:21]),
        .PIPERX7SYNCHEADER({1'b0,1'b0}),
        .PIPERX7VALID(pipe_rx7_valid),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0COMPLIANCE(pipe_tx0_compliance),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX0DATAVALID(PCIE_3_0_i_n_45),
        .PIPETX0ELECIDLE(pipe_tx0_elec_idle),
        .PIPETX0EQCOEFF({1'b0,EQ_TXEQ_DEEMPH_OUT[15:5],1'b0,EQ_TXEQ_DEEMPH_OUT[4:0]}),
        .PIPETX0EQCONTROL(EQ_TXEQ_CONTROL),
        .PIPETX0EQDEEMPH(EQ_TXEQ_DEEMPH_IN),
        .PIPETX0EQDONE(pipe_tx0_eqdone),
        .PIPETX0EQPRESET(EQ_TXEQ_PRESET),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETX0STARTBLOCK(PCIE_3_0_i_n_47),
        .PIPETX0SYNCHEADER({PCIE_3_0_i_n_553,PCIE_3_0_i_n_554}),
        .PIPETX1CHARISK(PIPETX1CHARISK),
        .PIPETX1COMPLIANCE(pipe_tx1_compliance),
        .PIPETX1DATA(PIPETX1DATA),
        .PIPETX1DATAVALID(PCIE_3_0_i_n_49),
        .PIPETX1ELECIDLE(pipe_tx1_elec_idle),
        .PIPETX1EQCOEFF({1'b0,\txeq_txcoeff_reg[18] [15:5],1'b0,\txeq_txcoeff_reg[18] [4:0]}),
        .PIPETX1EQCONTROL(\txeq_control_reg1_reg[1] ),
        .PIPETX1EQDEEMPH(\txeq_deemph_reg1_reg[5] ),
        .PIPETX1EQDONE(pipe_tx1_eqdone),
        .PIPETX1EQPRESET(\txeq_preset_reg1_reg[3] ),
        .PIPETX1POWERDOWN(pipe_tx1_powerdown),
        .PIPETX1STARTBLOCK(PCIE_3_0_i_n_51),
        .PIPETX1SYNCHEADER({PCIE_3_0_i_n_561,PCIE_3_0_i_n_562}),
        .PIPETX2CHARISK(PIPETX2CHARISK),
        .PIPETX2COMPLIANCE(pipe_tx2_compliance),
        .PIPETX2DATA(PIPETX2DATA),
        .PIPETX2DATAVALID(PCIE_3_0_i_n_53),
        .PIPETX2ELECIDLE(pipe_tx2_elec_idle),
        .PIPETX2EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_0 [15:5],1'b0,\txeq_txcoeff_reg[18]_0 [4:0]}),
        .PIPETX2EQCONTROL(\txeq_control_reg1_reg[1]_0 ),
        .PIPETX2EQDEEMPH(\txeq_deemph_reg1_reg[5]_0 ),
        .PIPETX2EQDONE(pipe_tx2_eqdone),
        .PIPETX2EQPRESET(\txeq_preset_reg1_reg[3]_0 ),
        .PIPETX2POWERDOWN(pipe_tx2_powerdown),
        .PIPETX2STARTBLOCK(PCIE_3_0_i_n_55),
        .PIPETX2SYNCHEADER({PCIE_3_0_i_n_569,PCIE_3_0_i_n_570}),
        .PIPETX3CHARISK(PIPETX3CHARISK),
        .PIPETX3COMPLIANCE(pipe_tx3_compliance),
        .PIPETX3DATA(PIPETX3DATA),
        .PIPETX3DATAVALID(PCIE_3_0_i_n_57),
        .PIPETX3ELECIDLE(pipe_tx3_elec_idle),
        .PIPETX3EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_1 [15:5],1'b0,\txeq_txcoeff_reg[18]_1 [4:0]}),
        .PIPETX3EQCONTROL(\txeq_control_reg1_reg[1]_1 ),
        .PIPETX3EQDEEMPH(\txeq_deemph_reg1_reg[5]_1 ),
        .PIPETX3EQDONE(pipe_tx3_eqdone),
        .PIPETX3EQPRESET(\txeq_preset_reg1_reg[3]_1 ),
        .PIPETX3POWERDOWN(pipe_tx3_powerdown),
        .PIPETX3STARTBLOCK(PCIE_3_0_i_n_59),
        .PIPETX3SYNCHEADER({PCIE_3_0_i_n_577,PCIE_3_0_i_n_578}),
        .PIPETX4CHARISK(PIPETX4CHARISK),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance),
        .PIPETX4DATA(PIPETX4DATA),
        .PIPETX4DATAVALID(PCIE_3_0_i_n_61),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle),
        .PIPETX4EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_2 [15:5],1'b0,\txeq_txcoeff_reg[18]_2 [4:0]}),
        .PIPETX4EQCONTROL(\txeq_control_reg1_reg[1]_2 ),
        .PIPETX4EQDEEMPH(\txeq_deemph_reg1_reg[5]_2 ),
        .PIPETX4EQDONE(pipe_tx4_eqdone),
        .PIPETX4EQPRESET(\txeq_preset_reg1_reg[3]_2 ),
        .PIPETX4POWERDOWN(pipe_tx4_powerdown),
        .PIPETX4STARTBLOCK(PCIE_3_0_i_n_63),
        .PIPETX4SYNCHEADER({PCIE_3_0_i_n_585,PCIE_3_0_i_n_586}),
        .PIPETX5CHARISK(PIPETX5CHARISK),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance),
        .PIPETX5DATA(PIPETX5DATA),
        .PIPETX5DATAVALID(PCIE_3_0_i_n_65),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle),
        .PIPETX5EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_3 [15:5],1'b0,\txeq_txcoeff_reg[18]_3 [4:0]}),
        .PIPETX5EQCONTROL(\txeq_control_reg1_reg[1]_3 ),
        .PIPETX5EQDEEMPH(\txeq_deemph_reg1_reg[5]_3 ),
        .PIPETX5EQDONE(pipe_tx5_eqdone),
        .PIPETX5EQPRESET(\txeq_preset_reg1_reg[3]_3 ),
        .PIPETX5POWERDOWN(pipe_tx5_powerdown),
        .PIPETX5STARTBLOCK(PCIE_3_0_i_n_67),
        .PIPETX5SYNCHEADER({PCIE_3_0_i_n_593,PCIE_3_0_i_n_594}),
        .PIPETX6CHARISK(PIPETX6CHARISK),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance),
        .PIPETX6DATA(PIPETX6DATA),
        .PIPETX6DATAVALID(PCIE_3_0_i_n_69),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle),
        .PIPETX6EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_4 [15:5],1'b0,\txeq_txcoeff_reg[18]_4 [4:0]}),
        .PIPETX6EQCONTROL(\txeq_control_reg1_reg[1]_4 ),
        .PIPETX6EQDEEMPH(\txeq_deemph_reg1_reg[5]_4 ),
        .PIPETX6EQDONE(pipe_tx6_eqdone),
        .PIPETX6EQPRESET(\txeq_preset_reg1_reg[3]_4 ),
        .PIPETX6POWERDOWN(pipe_tx6_powerdown),
        .PIPETX6STARTBLOCK(PCIE_3_0_i_n_71),
        .PIPETX6SYNCHEADER({PCIE_3_0_i_n_601,PCIE_3_0_i_n_602}),
        .PIPETX7CHARISK(PIPETX7CHARISK),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance),
        .PIPETX7DATA(PIPETX7DATA),
        .PIPETX7DATAVALID(PCIE_3_0_i_n_73),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle),
        .PIPETX7EQCOEFF({1'b0,\txeq_txcoeff_reg[18]_5 [15:5],1'b0,\txeq_txcoeff_reg[18]_5 [4:0]}),
        .PIPETX7EQCONTROL(\txeq_control_reg1_reg[1]_5 ),
        .PIPETX7EQDEEMPH(\txeq_deemph_reg1_reg[5]_5 ),
        .PIPETX7EQDONE(pipe_tx7_eqdone),
        .PIPETX7EQPRESET(\txeq_preset_reg1_reg[3]_5 ),
        .PIPETX7POWERDOWN(pipe_tx7_powerdown),
        .PIPETX7STARTBLOCK(PCIE_3_0_i_n_75),
        .PIPETX7SYNCHEADER({PCIE_3_0_i_n_609,PCIE_3_0_i_n_610}),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(pipe_tx_reset),
        .PIPETXSWING(pipe_tx_swing),
        .PLDISABLESCRAMBLER(1'b0),
        .PLEQINPROGRESS(PCIE_3_0_i_n_80),
        .PLEQPHASE({PCIE_3_0_i_n_613,PCIE_3_0_i_n_614}),
        .PLEQRESETEIEOSCOUNT(1'b0),
        .PLGEN3PCSDISABLE(1'b0),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .RECCLK(pipe_rxusrclk_in),
        .RESETN(reset_n),
        .SAXISCCTDATA(s_axis_cc_tdata),
        .SAXISCCTKEEP(s_axis_cc_tkeep),
        .SAXISCCTLAST(s_axis_cc_tlast),
        .SAXISCCTREADY(s_axis_cc_tready),
        .SAXISCCTUSER(s_axis_cc_tuser),
        .SAXISCCTVALID(s_axis_cc_tvalid),
        .SAXISRQTDATA(s_axis_rq_tdata),
        .SAXISRQTKEEP(s_axis_rq_tkeep),
        .SAXISRQTLAST(s_axis_rq_tlast),
        .SAXISRQTREADY(s_axis_rq_tready),
        .SAXISRQTUSER(s_axis_rq_tuser),
        .SAXISRQTVALID(s_axis_rq_tvalid),
        .USERCLK(pipe_userclk2_in));
  LUT3 #(
    .INIT(8'h08)) 
    \eq_state[2]_i_2 
       (.I0(PIPETXRATE[1]),
        .I1(p_0_in2_in),
        .I2(pipe_rx0_elec_idle),
        .O(\eq_state_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_12 
       (.I0(txdetectrx[0]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_12__0 
       (.I0(txdetectrx[2]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_12__1 
       (.I0(txdetectrx[4]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_12__2 
       (.I0(txdetectrx[6]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_13__3 
       (.I0(txdetectrx[1]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_13__4 
       (.I0(txdetectrx[3]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_13__5 
       (.I0(txdetectrx[5]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_13__6 
       (.I0(txdetectrx[7]),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(\cplllock_reg1_reg[7] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_14__3 
       (.I0(txelecidle[0]),
        .I1(powerdown),
        .I2(pipe_tx0_elec_idle),
        .O(\cplllock_reg1_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_14__4 
       (.I0(txelecidle[2]),
        .I1(powerdown),
        .I2(pipe_tx2_elec_idle),
        .O(\cplllock_reg1_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_14__5 
       (.I0(txelecidle[4]),
        .I1(powerdown),
        .I2(pipe_tx4_elec_idle),
        .O(\cplllock_reg1_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_14__6 
       (.I0(txelecidle[6]),
        .I1(powerdown),
        .I2(pipe_tx6_elec_idle),
        .O(\cplllock_reg1_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_15__3 
       (.I0(txelecidle[1]),
        .I1(powerdown),
        .I2(pipe_tx1_elec_idle),
        .O(\cplllock_reg1_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_15__4 
       (.I0(txelecidle[3]),
        .I1(powerdown),
        .I2(pipe_tx3_elec_idle),
        .O(\cplllock_reg1_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_15__5 
       (.I0(txelecidle[5]),
        .I1(powerdown),
        .I2(pipe_tx5_elec_idle),
        .O(\cplllock_reg1_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_15__6 
       (.I0(txelecidle[7]),
        .I1(powerdown),
        .I2(pipe_tx7_elec_idle),
        .O(\cplllock_reg1_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_34 
       (.I0(rxpd[1]),
        .I1(powerdown),
        .I2(pipe_tx0_powerdown[1]),
        .O(RXPD[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_34__0 
       (.I0(rxpd[5]),
        .I1(powerdown),
        .I2(pipe_tx2_powerdown[1]),
        .O(\cplllock_reg1_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_34__1 
       (.I0(rxpd[9]),
        .I1(powerdown),
        .I2(pipe_tx4_powerdown[1]),
        .O(\cplllock_reg1_reg[4]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_34__2 
       (.I0(rxpd[13]),
        .I1(powerdown),
        .I2(pipe_tx6_powerdown[1]),
        .O(\cplllock_reg1_reg[6]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_35 
       (.I0(rxpd[0]),
        .I1(powerdown),
        .I2(pipe_tx0_powerdown[0]),
        .O(RXPD[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_35__0 
       (.I0(rxpd[4]),
        .I1(powerdown),
        .I2(pipe_tx2_powerdown[0]),
        .O(\cplllock_reg1_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_35__1 
       (.I0(rxpd[8]),
        .I1(powerdown),
        .I2(pipe_tx4_powerdown[0]),
        .O(\cplllock_reg1_reg[4]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_35__2 
       (.I0(rxpd[12]),
        .I1(powerdown),
        .I2(pipe_tx6_powerdown[0]),
        .O(\cplllock_reg1_reg[6]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36 
       (.I0(txpd[1]),
        .I1(powerdown),
        .I2(pipe_tx0_powerdown[1]),
        .O(TXPD[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__0 
       (.I0(rxpd[3]),
        .I1(powerdown),
        .I2(pipe_tx1_powerdown[1]),
        .O(\cplllock_reg1_reg[1]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__1 
       (.I0(txpd[5]),
        .I1(powerdown),
        .I2(pipe_tx2_powerdown[1]),
        .O(\cplllock_reg1_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__2 
       (.I0(rxpd[7]),
        .I1(powerdown),
        .I2(pipe_tx3_powerdown[1]),
        .O(\cplllock_reg1_reg[3]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__3 
       (.I0(txpd[9]),
        .I1(powerdown),
        .I2(pipe_tx4_powerdown[1]),
        .O(\cplllock_reg1_reg[4]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__4 
       (.I0(rxpd[11]),
        .I1(powerdown),
        .I2(pipe_tx5_powerdown[1]),
        .O(\cplllock_reg1_reg[5]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__5 
       (.I0(txpd[13]),
        .I1(powerdown),
        .I2(pipe_tx6_powerdown[1]),
        .O(\cplllock_reg1_reg[6]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_36__6 
       (.I0(rxpd[15]),
        .I1(powerdown),
        .I2(pipe_tx7_powerdown[1]),
        .O(\cplllock_reg1_reg[7]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37 
       (.I0(txpd[0]),
        .I1(powerdown),
        .I2(pipe_tx0_powerdown[0]),
        .O(TXPD[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__0 
       (.I0(rxpd[2]),
        .I1(powerdown),
        .I2(pipe_tx1_powerdown[0]),
        .O(\cplllock_reg1_reg[1]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__1 
       (.I0(txpd[4]),
        .I1(powerdown),
        .I2(pipe_tx2_powerdown[0]),
        .O(\cplllock_reg1_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__2 
       (.I0(rxpd[6]),
        .I1(powerdown),
        .I2(pipe_tx3_powerdown[0]),
        .O(\cplllock_reg1_reg[3]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__3 
       (.I0(txpd[8]),
        .I1(powerdown),
        .I2(pipe_tx4_powerdown[0]),
        .O(\cplllock_reg1_reg[4]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__4 
       (.I0(rxpd[10]),
        .I1(powerdown),
        .I2(pipe_tx5_powerdown[0]),
        .O(\cplllock_reg1_reg[5]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__5 
       (.I0(txpd[12]),
        .I1(powerdown),
        .I2(pipe_tx6_powerdown[0]),
        .O(\cplllock_reg1_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_37__6 
       (.I0(rxpd[14]),
        .I1(powerdown),
        .I2(pipe_tx7_powerdown[0]),
        .O(\cplllock_reg1_reg[7]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_38__3 
       (.I0(txpd[3]),
        .I1(powerdown),
        .I2(pipe_tx1_powerdown[1]),
        .O(\cplllock_reg1_reg[1]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_38__4 
       (.I0(txpd[7]),
        .I1(powerdown),
        .I2(pipe_tx3_powerdown[1]),
        .O(\cplllock_reg1_reg[3]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_38__5 
       (.I0(txpd[11]),
        .I1(powerdown),
        .I2(pipe_tx5_powerdown[1]),
        .O(\cplllock_reg1_reg[5]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_38__6 
       (.I0(txpd[15]),
        .I1(powerdown),
        .I2(pipe_tx7_powerdown[1]),
        .O(\cplllock_reg1_reg[7]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_39__3 
       (.I0(txpd[2]),
        .I1(powerdown),
        .I2(pipe_tx1_powerdown[0]),
        .O(\cplllock_reg1_reg[1]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_39__4 
       (.I0(txpd[6]),
        .I1(powerdown),
        .I2(pipe_tx3_powerdown[0]),
        .O(\cplllock_reg1_reg[3]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_39__5 
       (.I0(txpd[10]),
        .I1(powerdown),
        .I2(pipe_tx5_powerdown[0]),
        .O(\cplllock_reg1_reg[5]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_39__6 
       (.I0(txpd[14]),
        .I1(powerdown),
        .I2(pipe_tx7_powerdown[0]),
        .O(\cplllock_reg1_reg[7]_1 [0]));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx pcie_bram_7vx_i
       (.MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_cpl_raddr0_i(MICOMPLETIONRAMREADADDRESSAL),
        .mi_cpl_raddr1_i(MICOMPLETIONRAMREADADDRESSBL),
        .mi_cpl_raddr2_i(MICOMPLETIONRAMREADADDRESSAU),
        .mi_cpl_raddr3_i(MICOMPLETIONRAMREADADDRESSBU),
        .mi_cpl_waddr0_i(MICOMPLETIONRAMWRITEADDRESSAL),
        .mi_cpl_waddr1_i(MICOMPLETIONRAMWRITEADDRESSBL),
        .mi_cpl_waddr2_i(MICOMPLETIONRAMWRITEADDRESSAU),
        .mi_cpl_waddr3_i(MICOMPLETIONRAMWRITEADDRESSBU),
        .mi_cpl_wdata_i({MICOMPLETIONRAMWRITEDATAU[70:63],MICOMPLETIONRAMWRITEDATAU[61:54],MICOMPLETIONRAMWRITEDATAU[52:45],MICOMPLETIONRAMWRITEDATAU[43:36],MICOMPLETIONRAMWRITEDATAU[34:27],MICOMPLETIONRAMWRITEDATAU[25:18],MICOMPLETIONRAMWRITEDATAU[16:9],MICOMPLETIONRAMWRITEDATAU[7:0],MICOMPLETIONRAMWRITEDATAL[70:63],MICOMPLETIONRAMWRITEDATAL[61:54],MICOMPLETIONRAMWRITEDATAL[52:45],MICOMPLETIONRAMWRITEDATAL[43:36],MICOMPLETIONRAMWRITEDATAL[34:27],MICOMPLETIONRAMWRITEDATAL[25:18],MICOMPLETIONRAMWRITEDATAL[16:9],MICOMPLETIONRAMWRITEDATAL[7:0]}),
        .mi_cpl_wdip_i({MICOMPLETIONRAMWRITEDATAU[71],MICOMPLETIONRAMWRITEDATAU[62],MICOMPLETIONRAMWRITEDATAU[53],MICOMPLETIONRAMWRITEDATAU[44],MICOMPLETIONRAMWRITEDATAU[35],MICOMPLETIONRAMWRITEDATAU[26],MICOMPLETIONRAMWRITEDATAU[17],MICOMPLETIONRAMWRITEDATAU[8],MICOMPLETIONRAMWRITEDATAL[71],MICOMPLETIONRAMWRITEDATAL[62],MICOMPLETIONRAMWRITEDATAL[53],MICOMPLETIONRAMWRITEDATAL[44],MICOMPLETIONRAMWRITEDATAL[35],MICOMPLETIONRAMWRITEDATAL[26],MICOMPLETIONRAMWRITEDATAL[17],MICOMPLETIONRAMWRITEDATAL[8]}),
        .mi_req_raddr0_i(MIREQUESTRAMREADADDRESSA),
        .mi_req_raddr1_i(MIREQUESTRAMREADADDRESSB),
        .mi_req_waddr0_i(MIREQUESTRAMWRITEADDRESSA),
        .mi_req_waddr1_i(MIREQUESTRAMWRITEADDRESSB),
        .pipe_userclk1_in(pipe_userclk1_in));
  LUT2 #(
    .INIT(4'h8)) 
    user_lnk_up_INST_0
       (.I0(cfg_phy_link_status[0]),
        .I1(cfg_phy_link_status[1]),
        .O(user_lnk_up));
  LUT2 #(
    .INIT(4'hE)) 
    user_reset_i_1
       (.I0(sys_reset),
        .I1(cfg_hot_reset_out),
        .O(user_reset_reg));
  LUT3 #(
    .INIT(8'h8A)) 
    user_reset_int_i_1
       (.I0(user_reset_int),
        .I1(cfg_phy_link_down),
        .I2(cfg_phy_link_status[1]),
        .O(user_reset_int_reg));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx
   (MIREPLAYRAMREADDATA,
    MIREQUESTRAMREADDATA,
    MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    MICOMPLETIONRAMWRITEENABLEL,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    MICOMPLETIONRAMREADENABLEU,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    MICOMPLETIONRAMWRITEENABLEU,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MIREPLAYRAMREADDATA;
  output [143:0]MIREQUESTRAMREADDATA;
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [3:0]MICOMPLETIONRAMREADENABLEU;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEU;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_cpl cpl_fifo
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .pipe_userclk1_in(pipe_userclk1_in),
        .ren_i({MICOMPLETIONRAMREADENABLEU,MICOMPLETIONRAMREADENABLEL}),
        .wen_i({MICOMPLETIONRAMWRITEENABLEU,MICOMPLETIONRAMWRITEENABLEL}));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_rep replay_buffer
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_req req_fifo
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_16k" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_16k
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    wen_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [7:0]wen_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire pipe_userclk1_in;
  wire [7:0]ren_i;
  wire [7:0]wen_i;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED ;
  wire [15:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[1:0]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[16:9],MICOMPLETIONRAMREADDATA[7:0]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[17],MICOMPLETIONRAMREADDATA[8]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[0],wen_i[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[31:16]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[3:2]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[34:27],MICOMPLETIONRAMREADDATA[25:18]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[35],MICOMPLETIONRAMREADDATA[26]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[1]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[1],wen_i[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[47:32]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[5:4]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[52:45],MICOMPLETIONRAMREADDATA[43:36]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[53],MICOMPLETIONRAMREADDATA[44]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[2]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[2],wen_i[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[63:48]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[7:6]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[70:63],MICOMPLETIONRAMREADDATA[61:54]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[71],MICOMPLETIONRAMREADDATA[62]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[3]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[3],wen_i[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[79:64]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[9:8]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[88:81],MICOMPLETIONRAMREADDATA[79:72]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[89],MICOMPLETIONRAMREADDATA[80]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[4]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[4],wen_i[4]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[95:80]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[11:10]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[106:99],MICOMPLETIONRAMREADDATA[97:90]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[107],MICOMPLETIONRAMREADDATA[98]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[5]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[5],wen_i[5]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[111:96]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[13:12]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[124:117],MICOMPLETIONRAMREADDATA[115:108]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[125],MICOMPLETIONRAMREADDATA[116]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[6]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[6],wen_i[6]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[127:112]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP(mi_cpl_wdip_i[15:14]),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOADO_UNCONNECTED [15:0]),
        .DOBDO({MICOMPLETIONRAMREADDATA[142:135],MICOMPLETIONRAMREADDATA[133:126]}),
        .DOPADOP(\NLW_SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[143],MICOMPLETIONRAMREADDATA[134]}),
        .ENARDEN(1'b1),
        .ENBWREN(ren_i[7]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wen_i[7],wen_i[7]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_8k" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_8k
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[16:9],MIREQUESTRAMWRITEDATA[7:0]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[34:27],MIREQUESTRAMWRITEDATA[25:18]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[17],MIREQUESTRAMWRITEDATA[8]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[35],MIREQUESTRAMWRITEDATA[26]}),
        .DOADO({MIREQUESTRAMREADDATA[16:9],MIREQUESTRAMREADDATA[7:0]}),
        .DOBDO({MIREQUESTRAMREADDATA[34:27],MIREQUESTRAMREADDATA[25:18]}),
        .DOPADOP({MIREQUESTRAMREADDATA[17],MIREQUESTRAMREADDATA[8]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[35],MIREQUESTRAMREADDATA[26]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[0]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[52:45],MIREQUESTRAMWRITEDATA[43:36]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[70:63],MIREQUESTRAMWRITEDATA[61:54]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[53],MIREQUESTRAMWRITEDATA[44]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[71],MIREQUESTRAMWRITEDATA[62]}),
        .DOADO({MIREQUESTRAMREADDATA[52:45],MIREQUESTRAMREADDATA[43:36]}),
        .DOBDO({MIREQUESTRAMREADDATA[70:63],MIREQUESTRAMREADDATA[61:54]}),
        .DOPADOP({MIREQUESTRAMREADDATA[53],MIREQUESTRAMREADDATA[44]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[71],MIREQUESTRAMREADDATA[62]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[1]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[88:81],MIREQUESTRAMWRITEDATA[79:72]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[106:99],MIREQUESTRAMWRITEDATA[97:90]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[89],MIREQUESTRAMWRITEDATA[80]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[107],MIREQUESTRAMWRITEDATA[98]}),
        .DOADO({MIREQUESTRAMREADDATA[88:81],MIREQUESTRAMREADDATA[79:72]}),
        .DOBDO({MIREQUESTRAMREADDATA[106:99],MIREQUESTRAMREADDATA[97:90]}),
        .DOPADOP({MIREQUESTRAMREADDATA[89],MIREQUESTRAMREADDATA[80]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[107],MIREQUESTRAMREADDATA[98]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[2]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[124:117],MIREQUESTRAMWRITEDATA[115:108]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[142:135],MIREQUESTRAMWRITEDATA[133:126]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[125],MIREQUESTRAMWRITEDATA[116]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[143],MIREQUESTRAMWRITEDATA[134]}),
        .DOADO({MIREQUESTRAMREADDATA[124:117],MIREQUESTRAMREADDATA[115:108]}),
        .DOBDO({MIREQUESTRAMREADDATA[142:135],MIREQUESTRAMREADDATA[133:126]}),
        .DOPADOP({MIREQUESTRAMREADDATA[125],MIREQUESTRAMREADDATA[116]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[143],MIREQUESTRAMREADDATA[134]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[3]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3]}));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_cpl" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_cpl
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    wen_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [7:0]wen_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire pipe_userclk1_in;
  wire [7:0]ren_i;
  wire [7:0]wen_i;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_16k \genblk1.CPL_FIFO_16KB.U0 
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .pipe_userclk1_in(pipe_userclk1_in),
        .ren_i(ren_i),
        .wen_i(wen_i));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_rep" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_rep
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k U0
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E1[0].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[34:27],MIREPLAYRAMWRITEDATA[25:18],MIREPLAYRAMWRITEDATA[16:9],MIREPLAYRAMWRITEDATA[7:0]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[70:63],MIREPLAYRAMWRITEDATA[61:54],MIREPLAYRAMWRITEDATA[52:45],MIREPLAYRAMWRITEDATA[43:36]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[35],MIREPLAYRAMWRITEDATA[26],MIREPLAYRAMWRITEDATA[17],MIREPLAYRAMWRITEDATA[8]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[71],MIREPLAYRAMWRITEDATA[62],MIREPLAYRAMWRITEDATA[53],MIREPLAYRAMWRITEDATA[44]}),
        .DOADO({MIREPLAYRAMREADDATA[34:27],MIREPLAYRAMREADDATA[25:18],MIREPLAYRAMREADDATA[16:9],MIREPLAYRAMREADDATA[7:0]}),
        .DOBDO({MIREPLAYRAMREADDATA[70:63],MIREPLAYRAMREADDATA[61:54],MIREPLAYRAMREADDATA[52:45],MIREPLAYRAMREADDATA[43:36]}),
        .DOPADOP({MIREPLAYRAMREADDATA[35],MIREPLAYRAMREADDATA[26],MIREPLAYRAMREADDATA[17],MIREPLAYRAMREADDATA[8]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[71],MIREPLAYRAMREADDATA[62],MIREPLAYRAMREADDATA[53],MIREPLAYRAMREADDATA[44]}),
        .ECCPARITY(\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E1[1].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[106:99],MIREPLAYRAMWRITEDATA[97:90],MIREPLAYRAMWRITEDATA[88:81],MIREPLAYRAMWRITEDATA[79:72]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[142:135],MIREPLAYRAMWRITEDATA[133:126],MIREPLAYRAMWRITEDATA[124:117],MIREPLAYRAMWRITEDATA[115:108]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[107],MIREPLAYRAMWRITEDATA[98],MIREPLAYRAMWRITEDATA[89],MIREPLAYRAMWRITEDATA[80]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[143],MIREPLAYRAMWRITEDATA[134],MIREPLAYRAMWRITEDATA[125],MIREPLAYRAMWRITEDATA[116]}),
        .DOADO({MIREPLAYRAMREADDATA[106:99],MIREPLAYRAMREADDATA[97:90],MIREPLAYRAMREADDATA[88:81],MIREPLAYRAMREADDATA[79:72]}),
        .DOBDO({MIREPLAYRAMREADDATA[142:135],MIREPLAYRAMREADDATA[133:126],MIREPLAYRAMREADDATA[124:117],MIREPLAYRAMREADDATA[115:108]}),
        .DOPADOP({MIREPLAYRAMREADDATA[107],MIREPLAYRAMREADDATA[98],MIREPLAYRAMREADDATA[89],MIREPLAYRAMREADDATA[80]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[143],MIREPLAYRAMREADDATA[134],MIREPLAYRAMREADDATA[125],MIREPLAYRAMREADDATA[116]}),
        .ECCPARITY(\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_req" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_req
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_bram_7vx_8k U0
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_force_adapt" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_force_adapt
   (speed_change,
    p_0_in2_in,
    \rxeq_control_reg1_reg[1] ,
    \rxeq_control_reg1_reg[1]_0 ,
    \rxeq_control_reg1_reg[1]_1 ,
    \rxeq_control_reg1_reg[1]_2 ,
    \rxeq_control_reg1_reg[1]_3 ,
    \rxeq_control_reg1_reg[1]_4 ,
    \rxeq_control_reg1_reg[1]_5 ,
    EQ_RXEQ_CONTROL,
    PIPERX0DATA,
    PIPERX1DATA,
    PIPERX2DATA,
    PIPERX3DATA,
    PIPERX4DATA,
    PIPERX5DATA,
    PIPERX6DATA,
    PIPERX7DATA,
    cfg_ltssm_state,
    pipe_userclk2_in,
    pipe_pclk_in,
    speed_change_reg_0,
    cfg_current_speed,
    PIPERX7EQCONTROL,
    PIPERX6EQCONTROL,
    PIPERX5EQCONTROL,
    PIPERX4EQCONTROL,
    PIPERX3EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX0EQCONTROL,
    PIPETXRATE,
    speed_change_reg2_reg_0,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_elec_idle,
    RXDATA,
    \resetovrd_disble.reset_reg[4] ,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    \resetovrd_disble.reset_reg[4]_4 ,
    \resetovrd_disble.reset_reg[4]_5 ,
    EQ_TXEQ_CONTROL);
  output speed_change;
  output p_0_in2_in;
  output [1:0]\rxeq_control_reg1_reg[1] ;
  output [1:0]\rxeq_control_reg1_reg[1]_0 ;
  output [1:0]\rxeq_control_reg1_reg[1]_1 ;
  output [1:0]\rxeq_control_reg1_reg[1]_2 ;
  output [1:0]\rxeq_control_reg1_reg[1]_3 ;
  output [1:0]\rxeq_control_reg1_reg[1]_4 ;
  output [1:0]\rxeq_control_reg1_reg[1]_5 ;
  output [1:0]EQ_RXEQ_CONTROL;
  output [31:0]PIPERX0DATA;
  output [31:0]PIPERX1DATA;
  output [31:0]PIPERX2DATA;
  output [31:0]PIPERX3DATA;
  output [31:0]PIPERX4DATA;
  output [31:0]PIPERX5DATA;
  output [31:0]PIPERX6DATA;
  output [31:0]PIPERX7DATA;
  input [5:0]cfg_ltssm_state;
  input pipe_userclk2_in;
  input pipe_pclk_in;
  input speed_change_reg_0;
  input [0:0]cfg_current_speed;
  input [1:0]PIPERX7EQCONTROL;
  input [1:0]PIPERX6EQCONTROL;
  input [1:0]PIPERX5EQCONTROL;
  input [1:0]PIPERX4EQCONTROL;
  input [1:0]PIPERX3EQCONTROL;
  input [1:0]PIPERX2EQCONTROL;
  input [1:0]PIPERX1EQCONTROL;
  input [1:0]PIPERX0EQCONTROL;
  input [0:0]PIPETXRATE;
  input speed_change_reg2_reg_0;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_elec_idle;
  input [31:0]RXDATA;
  input [31:0]\resetovrd_disble.reset_reg[4] ;
  input [31:0]\resetovrd_disble.reset_reg[4]_0 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_1 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_2 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_3 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_4 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_5 ;
  input [0:0]EQ_TXEQ_CONTROL;

  wire [1:0]EQ_RXEQ_CONTROL;
  wire [0:0]EQ_TXEQ_CONTROL;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [31:0]PIPERX1DATA;
  wire [1:0]PIPERX1EQCONTROL;
  wire [31:0]PIPERX2DATA;
  wire [1:0]PIPERX2EQCONTROL;
  wire [31:0]PIPERX3DATA;
  wire [1:0]PIPERX3EQCONTROL;
  wire [31:0]PIPERX4DATA;
  wire [1:0]PIPERX4EQCONTROL;
  wire [31:0]PIPERX5DATA;
  wire [1:0]PIPERX5EQCONTROL;
  wire [31:0]PIPERX6DATA;
  wire [1:0]PIPERX6EQCONTROL;
  wire [31:0]PIPERX7DATA;
  wire [1:0]PIPERX7EQCONTROL;
  wire [0:0]PIPETXRATE;
  wire [31:0]RXDATA;
  wire [0:0]cfg_current_speed;
  wire cfg_loopback;
  wire cfg_loopback_reg0;
  wire cfg_loopback_reg1;
  wire cfg_loopback_reg2;
  wire [5:0]cfg_ltssm_state;
  wire [5:0]cfg_ltssm_state_reg;
  wire [5:0]cfg_ltssm_state_reg0;
  wire [5:0]cfg_ltssm_state_reg1;
  wire [3:0]eq_state;
  wire \eq_state[0]_i_2_n_0 ;
  wire \eq_state[0]_rep_i_1__0_n_0 ;
  wire \eq_state[0]_rep_i_1__1_n_0 ;
  wire \eq_state[0]_rep_i_1_n_0 ;
  wire \eq_state[1]_rep_i_1__0_n_0 ;
  wire \eq_state[1]_rep_i_1__1_n_0 ;
  wire \eq_state[1]_rep_i_1_n_0 ;
  wire \eq_state[2]_rep_i_1__0_n_0 ;
  wire \eq_state[2]_rep_i_1_n_0 ;
  wire \eq_state[3]_i_1_n_0 ;
  wire \eq_state[3]_rep_i_1__0_n_0 ;
  wire \eq_state[3]_rep_i_1__1_n_0 ;
  wire \eq_state[3]_rep_i_1_n_0 ;
  wire \eq_state_reg[0]_rep__0_n_0 ;
  wire \eq_state_reg[0]_rep__1_n_0 ;
  wire \eq_state_reg[0]_rep_n_0 ;
  wire \eq_state_reg[1]_rep__0_n_0 ;
  wire \eq_state_reg[1]_rep__1_n_0 ;
  wire \eq_state_reg[1]_rep_n_0 ;
  wire \eq_state_reg[2]_rep__0_n_0 ;
  wire \eq_state_reg[2]_rep_n_0 ;
  wire \eq_state_reg[3]_rep__0_n_0 ;
  wire \eq_state_reg[3]_rep__1_n_0 ;
  wire \eq_state_reg[3]_rep_n_0 ;
  wire \eq_state_reg_n_0_[0] ;
  wire \eq_state_reg_n_0_[1] ;
  wire \eq_state_reg_n_0_[2] ;
  wire \eq_state_reg_n_0_[3] ;
  wire gen3_flag;
  wire gen3_flag0;
  wire gen3_flag_i_1_n_0;
  wire gen3_flag_i_3_n_0;
  wire \loopback.cfg_loopback_reg0 ;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_userclk2_in;
  wire [31:0]\resetovrd_disble.reset_reg[4] ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_0 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_1 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_4 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_5 ;
  wire [1:0]\rxeq_control_reg1_reg[1] ;
  wire [1:0]\rxeq_control_reg1_reg[1]_0 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_1 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_2 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_3 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_4 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_5 ;
  wire speed_change;
  wire speed_change_i_1_n_0;
  wire speed_change_i_2_n_0;
  wire speed_change_i_3_n_0;
  wire speed_change_reg0;
  wire speed_change_reg1;
  wire speed_change_reg2;
  wire speed_change_reg2_reg_0;
  wire speed_change_reg_0;

  assign p_0_in2_in = speed_change_reg2;
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_170
       (.I0(RXDATA[31]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_171
       (.I0(RXDATA[30]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_172
       (.I0(RXDATA[29]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_173
       (.I0(RXDATA[28]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_174
       (.I0(RXDATA[27]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_175
       (.I0(RXDATA[26]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_176
       (.I0(RXDATA[25]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_177
       (.I0(RXDATA[24]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_178
       (.I0(RXDATA[23]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_179
       (.I0(RXDATA[22]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_180
       (.I0(RXDATA[21]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_181
       (.I0(RXDATA[20]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_182
       (.I0(RXDATA[19]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_183
       (.I0(RXDATA[18]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_184
       (.I0(RXDATA[17]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_185
       (.I0(RXDATA[16]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_186
       (.I0(RXDATA[15]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_187
       (.I0(RXDATA[14]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_188
       (.I0(RXDATA[13]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_189
       (.I0(RXDATA[12]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_190
       (.I0(RXDATA[11]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_191
       (.I0(RXDATA[10]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_192
       (.I0(RXDATA[9]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_193
       (.I0(RXDATA[8]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_194
       (.I0(RXDATA[7]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_195
       (.I0(RXDATA[6]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_196
       (.I0(RXDATA[5]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_197
       (.I0(RXDATA[4]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_198
       (.I0(RXDATA[3]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_199
       (.I0(RXDATA[2]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_200
       (.I0(RXDATA[1]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_201
       (.I0(RXDATA[0]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX0DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_202
       (.I0(\resetovrd_disble.reset_reg[4] [31]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_203
       (.I0(\resetovrd_disble.reset_reg[4] [30]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_204
       (.I0(\resetovrd_disble.reset_reg[4] [29]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_205
       (.I0(\resetovrd_disble.reset_reg[4] [28]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_206
       (.I0(\resetovrd_disble.reset_reg[4] [27]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_207
       (.I0(\resetovrd_disble.reset_reg[4] [26]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_208
       (.I0(\resetovrd_disble.reset_reg[4] [25]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_209
       (.I0(\resetovrd_disble.reset_reg[4] [24]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_210
       (.I0(\resetovrd_disble.reset_reg[4] [23]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_211
       (.I0(\resetovrd_disble.reset_reg[4] [22]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_212
       (.I0(\resetovrd_disble.reset_reg[4] [21]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_213
       (.I0(\resetovrd_disble.reset_reg[4] [20]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_214
       (.I0(\resetovrd_disble.reset_reg[4] [19]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_215
       (.I0(\resetovrd_disble.reset_reg[4] [18]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_216
       (.I0(\resetovrd_disble.reset_reg[4] [17]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_217
       (.I0(\resetovrd_disble.reset_reg[4] [16]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_218
       (.I0(\resetovrd_disble.reset_reg[4] [15]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_219
       (.I0(\resetovrd_disble.reset_reg[4] [14]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_220
       (.I0(\resetovrd_disble.reset_reg[4] [13]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_221
       (.I0(\resetovrd_disble.reset_reg[4] [12]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_222
       (.I0(\resetovrd_disble.reset_reg[4] [11]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_223
       (.I0(\resetovrd_disble.reset_reg[4] [10]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_224
       (.I0(\resetovrd_disble.reset_reg[4] [9]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_225
       (.I0(\resetovrd_disble.reset_reg[4] [8]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_226
       (.I0(\resetovrd_disble.reset_reg[4] [7]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_227
       (.I0(\resetovrd_disble.reset_reg[4] [6]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_228
       (.I0(\resetovrd_disble.reset_reg[4] [5]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_229
       (.I0(\resetovrd_disble.reset_reg[4] [4]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_230
       (.I0(\resetovrd_disble.reset_reg[4] [3]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_231
       (.I0(\resetovrd_disble.reset_reg[4] [2]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_232
       (.I0(\resetovrd_disble.reset_reg[4] [1]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_233
       (.I0(\resetovrd_disble.reset_reg[4] [0]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX1DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_234
       (.I0(\resetovrd_disble.reset_reg[4]_0 [31]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_235
       (.I0(\resetovrd_disble.reset_reg[4]_0 [30]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_236
       (.I0(\resetovrd_disble.reset_reg[4]_0 [29]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_237
       (.I0(\resetovrd_disble.reset_reg[4]_0 [28]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_238
       (.I0(\resetovrd_disble.reset_reg[4]_0 [27]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_239
       (.I0(\resetovrd_disble.reset_reg[4]_0 [26]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_240
       (.I0(\resetovrd_disble.reset_reg[4]_0 [25]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_241
       (.I0(\resetovrd_disble.reset_reg[4]_0 [24]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_242
       (.I0(\resetovrd_disble.reset_reg[4]_0 [23]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_243
       (.I0(\resetovrd_disble.reset_reg[4]_0 [22]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_244
       (.I0(\resetovrd_disble.reset_reg[4]_0 [21]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_245
       (.I0(\resetovrd_disble.reset_reg[4]_0 [20]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_246
       (.I0(\resetovrd_disble.reset_reg[4]_0 [19]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_247
       (.I0(\resetovrd_disble.reset_reg[4]_0 [18]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_248
       (.I0(\resetovrd_disble.reset_reg[4]_0 [17]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_249
       (.I0(\resetovrd_disble.reset_reg[4]_0 [16]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_250
       (.I0(\resetovrd_disble.reset_reg[4]_0 [15]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX2DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_251
       (.I0(\resetovrd_disble.reset_reg[4]_0 [14]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_252
       (.I0(\resetovrd_disble.reset_reg[4]_0 [13]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_253
       (.I0(\resetovrd_disble.reset_reg[4]_0 [12]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_254
       (.I0(\resetovrd_disble.reset_reg[4]_0 [11]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_255
       (.I0(\resetovrd_disble.reset_reg[4]_0 [10]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_256
       (.I0(\resetovrd_disble.reset_reg[4]_0 [9]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_257
       (.I0(\resetovrd_disble.reset_reg[4]_0 [8]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_258
       (.I0(\resetovrd_disble.reset_reg[4]_0 [7]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_259
       (.I0(\resetovrd_disble.reset_reg[4]_0 [6]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_260
       (.I0(\resetovrd_disble.reset_reg[4]_0 [5]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_261
       (.I0(\resetovrd_disble.reset_reg[4]_0 [4]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_262
       (.I0(\resetovrd_disble.reset_reg[4]_0 [3]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_263
       (.I0(\resetovrd_disble.reset_reg[4]_0 [2]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_264
       (.I0(\resetovrd_disble.reset_reg[4]_0 [1]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_265
       (.I0(\resetovrd_disble.reset_reg[4]_0 [0]),
        .I1(\eq_state_reg[3]_rep_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep_n_0 ),
        .I4(\eq_state_reg[0]_rep_n_0 ),
        .O(PIPERX2DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_266
       (.I0(\resetovrd_disble.reset_reg[4]_1 [31]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_267
       (.I0(\resetovrd_disble.reset_reg[4]_1 [30]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_268
       (.I0(\resetovrd_disble.reset_reg[4]_1 [29]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_269
       (.I0(\resetovrd_disble.reset_reg[4]_1 [28]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_270
       (.I0(\resetovrd_disble.reset_reg[4]_1 [27]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_271
       (.I0(\resetovrd_disble.reset_reg[4]_1 [26]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_272
       (.I0(\resetovrd_disble.reset_reg[4]_1 [25]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_273
       (.I0(\resetovrd_disble.reset_reg[4]_1 [24]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_274
       (.I0(\resetovrd_disble.reset_reg[4]_1 [23]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_275
       (.I0(\resetovrd_disble.reset_reg[4]_1 [22]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_276
       (.I0(\resetovrd_disble.reset_reg[4]_1 [21]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_277
       (.I0(\resetovrd_disble.reset_reg[4]_1 [20]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_278
       (.I0(\resetovrd_disble.reset_reg[4]_1 [19]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_279
       (.I0(\resetovrd_disble.reset_reg[4]_1 [18]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_280
       (.I0(\resetovrd_disble.reset_reg[4]_1 [17]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_281
       (.I0(\resetovrd_disble.reset_reg[4]_1 [16]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_282
       (.I0(\resetovrd_disble.reset_reg[4]_1 [15]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_283
       (.I0(\resetovrd_disble.reset_reg[4]_1 [14]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_284
       (.I0(\resetovrd_disble.reset_reg[4]_1 [13]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_285
       (.I0(\resetovrd_disble.reset_reg[4]_1 [12]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_286
       (.I0(\resetovrd_disble.reset_reg[4]_1 [11]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_287
       (.I0(\resetovrd_disble.reset_reg[4]_1 [10]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_288
       (.I0(\resetovrd_disble.reset_reg[4]_1 [9]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_289
       (.I0(\resetovrd_disble.reset_reg[4]_1 [8]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_290
       (.I0(\resetovrd_disble.reset_reg[4]_1 [7]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_291
       (.I0(\resetovrd_disble.reset_reg[4]_1 [6]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_292
       (.I0(\resetovrd_disble.reset_reg[4]_1 [5]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_293
       (.I0(\resetovrd_disble.reset_reg[4]_1 [4]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_294
       (.I0(\resetovrd_disble.reset_reg[4]_1 [3]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_295
       (.I0(\resetovrd_disble.reset_reg[4]_1 [2]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_296
       (.I0(\resetovrd_disble.reset_reg[4]_1 [1]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_297
       (.I0(\resetovrd_disble.reset_reg[4]_1 [0]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX3DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_298
       (.I0(\resetovrd_disble.reset_reg[4]_2 [31]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_299
       (.I0(\resetovrd_disble.reset_reg[4]_2 [30]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_300
       (.I0(\resetovrd_disble.reset_reg[4]_2 [29]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_301
       (.I0(\resetovrd_disble.reset_reg[4]_2 [28]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_302
       (.I0(\resetovrd_disble.reset_reg[4]_2 [27]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_303
       (.I0(\resetovrd_disble.reset_reg[4]_2 [26]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_304
       (.I0(\resetovrd_disble.reset_reg[4]_2 [25]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_305
       (.I0(\resetovrd_disble.reset_reg[4]_2 [24]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_306
       (.I0(\resetovrd_disble.reset_reg[4]_2 [23]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_307
       (.I0(\resetovrd_disble.reset_reg[4]_2 [22]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_308
       (.I0(\resetovrd_disble.reset_reg[4]_2 [21]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_309
       (.I0(\resetovrd_disble.reset_reg[4]_2 [20]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_310
       (.I0(\resetovrd_disble.reset_reg[4]_2 [19]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_311
       (.I0(\resetovrd_disble.reset_reg[4]_2 [18]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_312
       (.I0(\resetovrd_disble.reset_reg[4]_2 [17]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_313
       (.I0(\resetovrd_disble.reset_reg[4]_2 [16]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_314
       (.I0(\resetovrd_disble.reset_reg[4]_2 [15]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_315
       (.I0(\resetovrd_disble.reset_reg[4]_2 [14]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_316
       (.I0(\resetovrd_disble.reset_reg[4]_2 [13]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_317
       (.I0(\resetovrd_disble.reset_reg[4]_2 [12]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_318
       (.I0(\resetovrd_disble.reset_reg[4]_2 [11]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_319
       (.I0(\resetovrd_disble.reset_reg[4]_2 [10]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_320
       (.I0(\resetovrd_disble.reset_reg[4]_2 [9]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_321
       (.I0(\resetovrd_disble.reset_reg[4]_2 [8]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_322
       (.I0(\resetovrd_disble.reset_reg[4]_2 [7]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_323
       (.I0(\resetovrd_disble.reset_reg[4]_2 [6]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_324
       (.I0(\resetovrd_disble.reset_reg[4]_2 [5]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_325
       (.I0(\resetovrd_disble.reset_reg[4]_2 [4]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_326
       (.I0(\resetovrd_disble.reset_reg[4]_2 [3]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_327
       (.I0(\resetovrd_disble.reset_reg[4]_2 [2]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_328
       (.I0(\resetovrd_disble.reset_reg[4]_2 [1]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_329
       (.I0(\resetovrd_disble.reset_reg[4]_2 [0]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX4DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_330
       (.I0(\resetovrd_disble.reset_reg[4]_3 [31]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_331
       (.I0(\resetovrd_disble.reset_reg[4]_3 [30]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_332
       (.I0(\resetovrd_disble.reset_reg[4]_3 [29]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_333
       (.I0(\resetovrd_disble.reset_reg[4]_3 [28]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_334
       (.I0(\resetovrd_disble.reset_reg[4]_3 [27]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_335
       (.I0(\resetovrd_disble.reset_reg[4]_3 [26]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_336
       (.I0(\resetovrd_disble.reset_reg[4]_3 [25]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_337
       (.I0(\resetovrd_disble.reset_reg[4]_3 [24]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_338
       (.I0(\resetovrd_disble.reset_reg[4]_3 [23]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_339
       (.I0(\resetovrd_disble.reset_reg[4]_3 [22]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_340
       (.I0(\resetovrd_disble.reset_reg[4]_3 [21]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_341
       (.I0(\resetovrd_disble.reset_reg[4]_3 [20]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_342
       (.I0(\resetovrd_disble.reset_reg[4]_3 [19]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_343
       (.I0(\resetovrd_disble.reset_reg[4]_3 [18]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_344
       (.I0(\resetovrd_disble.reset_reg[4]_3 [17]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_345
       (.I0(\resetovrd_disble.reset_reg[4]_3 [16]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_346
       (.I0(\resetovrd_disble.reset_reg[4]_3 [15]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_347
       (.I0(\resetovrd_disble.reset_reg[4]_3 [14]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_348
       (.I0(\resetovrd_disble.reset_reg[4]_3 [13]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_349
       (.I0(\resetovrd_disble.reset_reg[4]_3 [12]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_350
       (.I0(\resetovrd_disble.reset_reg[4]_3 [11]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_351
       (.I0(\resetovrd_disble.reset_reg[4]_3 [10]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_352
       (.I0(\resetovrd_disble.reset_reg[4]_3 [9]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_353
       (.I0(\resetovrd_disble.reset_reg[4]_3 [8]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_354
       (.I0(\resetovrd_disble.reset_reg[4]_3 [7]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX5DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_355
       (.I0(\resetovrd_disble.reset_reg[4]_3 [6]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_356
       (.I0(\resetovrd_disble.reset_reg[4]_3 [5]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_357
       (.I0(\resetovrd_disble.reset_reg[4]_3 [4]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_358
       (.I0(\resetovrd_disble.reset_reg[4]_3 [3]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_359
       (.I0(\resetovrd_disble.reset_reg[4]_3 [2]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_360
       (.I0(\resetovrd_disble.reset_reg[4]_3 [1]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_361
       (.I0(\resetovrd_disble.reset_reg[4]_3 [0]),
        .I1(\eq_state_reg[3]_rep__0_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__0_n_0 ),
        .I4(\eq_state_reg[0]_rep__0_n_0 ),
        .O(PIPERX5DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_362
       (.I0(\resetovrd_disble.reset_reg[4]_4 [31]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_363
       (.I0(\resetovrd_disble.reset_reg[4]_4 [30]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_364
       (.I0(\resetovrd_disble.reset_reg[4]_4 [29]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_365
       (.I0(\resetovrd_disble.reset_reg[4]_4 [28]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_366
       (.I0(\resetovrd_disble.reset_reg[4]_4 [27]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_367
       (.I0(\resetovrd_disble.reset_reg[4]_4 [26]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_368
       (.I0(\resetovrd_disble.reset_reg[4]_4 [25]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_369
       (.I0(\resetovrd_disble.reset_reg[4]_4 [24]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_370
       (.I0(\resetovrd_disble.reset_reg[4]_4 [23]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_371
       (.I0(\resetovrd_disble.reset_reg[4]_4 [22]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_372
       (.I0(\resetovrd_disble.reset_reg[4]_4 [21]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_373
       (.I0(\resetovrd_disble.reset_reg[4]_4 [20]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_374
       (.I0(\resetovrd_disble.reset_reg[4]_4 [19]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_375
       (.I0(\resetovrd_disble.reset_reg[4]_4 [18]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_376
       (.I0(\resetovrd_disble.reset_reg[4]_4 [17]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_377
       (.I0(\resetovrd_disble.reset_reg[4]_4 [16]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_378
       (.I0(\resetovrd_disble.reset_reg[4]_4 [15]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_379
       (.I0(\resetovrd_disble.reset_reg[4]_4 [14]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_380
       (.I0(\resetovrd_disble.reset_reg[4]_4 [13]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_381
       (.I0(\resetovrd_disble.reset_reg[4]_4 [12]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_382
       (.I0(\resetovrd_disble.reset_reg[4]_4 [11]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_383
       (.I0(\resetovrd_disble.reset_reg[4]_4 [10]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_384
       (.I0(\resetovrd_disble.reset_reg[4]_4 [9]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_385
       (.I0(\resetovrd_disble.reset_reg[4]_4 [8]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_386
       (.I0(\resetovrd_disble.reset_reg[4]_4 [7]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_387
       (.I0(\resetovrd_disble.reset_reg[4]_4 [6]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_388
       (.I0(\resetovrd_disble.reset_reg[4]_4 [5]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_389
       (.I0(\resetovrd_disble.reset_reg[4]_4 [4]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_390
       (.I0(\resetovrd_disble.reset_reg[4]_4 [3]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_391
       (.I0(\resetovrd_disble.reset_reg[4]_4 [2]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_392
       (.I0(\resetovrd_disble.reset_reg[4]_4 [1]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_393
       (.I0(\resetovrd_disble.reset_reg[4]_4 [0]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX6DATA[0]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_394
       (.I0(\resetovrd_disble.reset_reg[4]_5 [31]),
        .I1(\eq_state_reg_n_0_[3] ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(\eq_state_reg_n_0_[0] ),
        .O(PIPERX7DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_395
       (.I0(\resetovrd_disble.reset_reg[4]_5 [30]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_396
       (.I0(\resetovrd_disble.reset_reg[4]_5 [29]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_397
       (.I0(\resetovrd_disble.reset_reg[4]_5 [28]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_398
       (.I0(\resetovrd_disble.reset_reg[4]_5 [27]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_399
       (.I0(\resetovrd_disble.reset_reg[4]_5 [26]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_400
       (.I0(\resetovrd_disble.reset_reg[4]_5 [25]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_401
       (.I0(\resetovrd_disble.reset_reg[4]_5 [24]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_402
       (.I0(\resetovrd_disble.reset_reg[4]_5 [23]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_403
       (.I0(\resetovrd_disble.reset_reg[4]_5 [22]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_404
       (.I0(\resetovrd_disble.reset_reg[4]_5 [21]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[21]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_405
       (.I0(\resetovrd_disble.reset_reg[4]_5 [20]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_406
       (.I0(\resetovrd_disble.reset_reg[4]_5 [19]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_407
       (.I0(\resetovrd_disble.reset_reg[4]_5 [18]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_408
       (.I0(\resetovrd_disble.reset_reg[4]_5 [17]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_409
       (.I0(\resetovrd_disble.reset_reg[4]_5 [16]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_410
       (.I0(\resetovrd_disble.reset_reg[4]_5 [15]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_411
       (.I0(\resetovrd_disble.reset_reg[4]_5 [14]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_412
       (.I0(\resetovrd_disble.reset_reg[4]_5 [13]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_413
       (.I0(\resetovrd_disble.reset_reg[4]_5 [12]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_414
       (.I0(\resetovrd_disble.reset_reg[4]_5 [11]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_415
       (.I0(\resetovrd_disble.reset_reg[4]_5 [10]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_416
       (.I0(\resetovrd_disble.reset_reg[4]_5 [9]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_417
       (.I0(\resetovrd_disble.reset_reg[4]_5 [8]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_418
       (.I0(\resetovrd_disble.reset_reg[4]_5 [7]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_419
       (.I0(\resetovrd_disble.reset_reg[4]_5 [6]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_420
       (.I0(\resetovrd_disble.reset_reg[4]_5 [5]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_421
       (.I0(\resetovrd_disble.reset_reg[4]_5 [4]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_422
       (.I0(\resetovrd_disble.reset_reg[4]_5 [3]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_423
       (.I0(\resetovrd_disble.reset_reg[4]_5 [2]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_424
       (.I0(\resetovrd_disble.reset_reg[4]_5 [1]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_425
       (.I0(\resetovrd_disble.reset_reg[4]_5 [0]),
        .I1(\eq_state_reg[3]_rep__1_n_0 ),
        .I2(\eq_state_reg[2]_rep__0_n_0 ),
        .I3(\eq_state_reg[1]_rep__1_n_0 ),
        .I4(\eq_state_reg[0]_rep__1_n_0 ),
        .O(PIPERX7DATA[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg0_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback),
        .Q(cfg_loopback_reg0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback_reg0),
        .Q(cfg_loopback_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback_reg1),
        .Q(cfg_loopback_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[0]),
        .Q(cfg_ltssm_state_reg0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[1]),
        .Q(cfg_ltssm_state_reg0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[2]),
        .Q(cfg_ltssm_state_reg0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[3]),
        .Q(cfg_ltssm_state_reg0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[4]),
        .Q(cfg_ltssm_state_reg0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[5]),
        .Q(cfg_ltssm_state_reg0[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[0]),
        .Q(cfg_ltssm_state_reg1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[1]),
        .Q(cfg_ltssm_state_reg1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[2]),
        .Q(cfg_ltssm_state_reg1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[3]),
        .Q(cfg_ltssm_state_reg1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[4]),
        .Q(cfg_ltssm_state_reg1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[5]),
        .Q(cfg_ltssm_state_reg1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[0]),
        .Q(cfg_ltssm_state_reg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[1]),
        .Q(cfg_ltssm_state_reg[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[2]),
        .Q(cfg_ltssm_state_reg[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[3]),
        .Q(cfg_ltssm_state_reg[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[4]),
        .Q(cfg_ltssm_state_reg[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state[5]),
        .Q(cfg_ltssm_state_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \eq_state[0]_i_1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\eq_state[0]_i_2_n_0 ),
        .I3(speed_change_reg2),
        .I4(\eq_state_reg[3]_rep_n_0 ),
        .O(eq_state[0]));
  LUT5 #(
    .INIT(32'h2222AA2A)) 
    \eq_state[0]_i_2 
       (.I0(\eq_state_reg[0]_rep_n_0 ),
        .I1(PIPETXRATE),
        .I2(speed_change_reg2),
        .I3(pipe_rx0_elec_idle),
        .I4(cfg_loopback_reg2),
        .O(\eq_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \eq_state[0]_rep_i_1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\eq_state[0]_i_2_n_0 ),
        .I3(speed_change_reg2),
        .I4(\eq_state_reg[3]_rep_n_0 ),
        .O(\eq_state[0]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \eq_state[0]_rep_i_1__0 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\eq_state[0]_i_2_n_0 ),
        .I3(speed_change_reg2),
        .I4(\eq_state_reg[3]_rep_n_0 ),
        .O(\eq_state[0]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \eq_state[0]_rep_i_1__1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\eq_state[0]_i_2_n_0 ),
        .I3(speed_change_reg2),
        .I4(\eq_state_reg[3]_rep_n_0 ),
        .O(\eq_state[0]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[1]_i_1 
       (.I0(PIPETXRATE),
        .I1(speed_change_reg2),
        .I2(pipe_rx0_elec_idle),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg_n_0_[1] ),
        .O(eq_state[1]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[1]_rep_i_1 
       (.I0(PIPETXRATE),
        .I1(speed_change_reg2),
        .I2(pipe_rx0_elec_idle),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg[1]_rep_n_0 ),
        .O(\eq_state[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[1]_rep_i_1__0 
       (.I0(PIPETXRATE),
        .I1(speed_change_reg2),
        .I2(pipe_rx0_elec_idle),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg[1]_rep__0_n_0 ),
        .O(\eq_state[1]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[1]_rep_i_1__1 
       (.I0(PIPETXRATE),
        .I1(speed_change_reg2),
        .I2(pipe_rx0_elec_idle),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg[1]_rep__1_n_0 ),
        .O(\eq_state[1]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[2]_i_1 
       (.I0(PIPETXRATE),
        .I1(cfg_loopback_reg2),
        .I2(speed_change_reg2_reg_0),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg_n_0_[2] ),
        .O(eq_state[2]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[2]_rep_i_1 
       (.I0(PIPETXRATE),
        .I1(cfg_loopback_reg2),
        .I2(speed_change_reg2_reg_0),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg_n_0_[2] ),
        .O(\eq_state[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[2]_rep_i_1__0 
       (.I0(PIPETXRATE),
        .I1(cfg_loopback_reg2),
        .I2(speed_change_reg2_reg_0),
        .I3(\eq_state_reg[0]_rep_n_0 ),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(\eq_state_reg_n_0_[2] ),
        .O(\eq_state[2]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0116)) 
    \eq_state[3]_i_1 
       (.I0(\eq_state_reg[0]_rep_n_0 ),
        .I1(\eq_state_reg[1]_rep_n_0 ),
        .I2(\eq_state_reg_n_0_[2] ),
        .I3(\eq_state_reg[3]_rep_n_0 ),
        .O(\eq_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \eq_state[3]_i_2 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(\eq_state_reg[1]_rep_n_0 ),
        .I2(speed_change_reg2),
        .I3(\eq_state_reg_n_0_[3] ),
        .O(eq_state[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \eq_state[3]_rep_i_1 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(\eq_state_reg[1]_rep_n_0 ),
        .I2(speed_change_reg2),
        .I3(\eq_state_reg[3]_rep_n_0 ),
        .O(\eq_state[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \eq_state[3]_rep_i_1__0 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(\eq_state_reg[1]_rep_n_0 ),
        .I2(speed_change_reg2),
        .I3(\eq_state_reg[3]_rep__0_n_0 ),
        .O(\eq_state[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \eq_state[3]_rep_i_1__1 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(\eq_state_reg[1]_rep_n_0 ),
        .I2(speed_change_reg2),
        .I3(\eq_state_reg[3]_rep__1_n_0 ),
        .O(\eq_state[3]_rep_i_1__1_n_0 ));
  (* ORIG_CELL_NAME = "eq_state_reg[0]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \eq_state_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(eq_state[0]),
        .Q(\eq_state_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[0]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \eq_state_reg[0]_rep 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[0]_rep_i_1_n_0 ),
        .Q(\eq_state_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[0]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \eq_state_reg[0]_rep__0 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[0]_rep_i_1__0_n_0 ),
        .Q(\eq_state_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[0]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \eq_state_reg[0]_rep__1 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[0]_rep_i_1__1_n_0 ),
        .Q(\eq_state_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(eq_state[1]),
        .Q(\eq_state_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[1]_rep 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[1]_rep_i_1_n_0 ),
        .Q(\eq_state_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[1]_rep__0 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[1]_rep_i_1__0_n_0 ),
        .Q(\eq_state_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[1]_rep__1 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[1]_rep_i_1__1_n_0 ),
        .Q(\eq_state_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(eq_state[2]),
        .Q(\eq_state_reg_n_0_[2] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[2]_rep 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[2]_rep_i_1_n_0 ),
        .Q(\eq_state_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[2]_rep__0 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[2]_rep_i_1__0_n_0 ),
        .Q(\eq_state_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(eq_state[3]),
        .Q(\eq_state_reg_n_0_[3] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[3]_rep 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[3]_rep_i_1_n_0 ),
        .Q(\eq_state_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[3]_rep__0 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[3]_rep_i_1__0_n_0 ),
        .Q(\eq_state_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "eq_state_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[3]_rep__1 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(\eq_state[3]_rep_i_1__1_n_0 ),
        .Q(\eq_state_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    gen3_flag_i_1
       (.I0(gen3_flag0),
        .I1(gen3_flag),
        .I2(gen3_flag_i_3_n_0),
        .I3(cfg_current_speed),
        .I4(cfg_ltssm_state_reg1[0]),
        .I5(cfg_ltssm_state_reg1[3]),
        .O(gen3_flag_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    gen3_flag_i_2
       (.I0(cfg_ltssm_state_reg1[1]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[3]),
        .I3(EQ_TXEQ_CONTROL),
        .I4(cfg_ltssm_state_reg1[4]),
        .I5(cfg_ltssm_state_reg1[2]),
        .O(gen3_flag0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    gen3_flag_i_3
       (.I0(cfg_ltssm_state_reg1[5]),
        .I1(cfg_ltssm_state_reg1[1]),
        .I2(cfg_ltssm_state_reg1[4]),
        .I3(cfg_ltssm_state_reg1[2]),
        .O(gen3_flag_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    gen3_flag_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(gen3_flag_i_1_n_0),
        .Q(gen3_flag),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \loopback.cfg_loopback_i_1 
       (.I0(cfg_ltssm_state_reg1[3]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[1]),
        .I3(cfg_ltssm_state_reg1[2]),
        .I4(cfg_ltssm_state_reg1[4]),
        .O(\loopback.cfg_loopback_reg0 ));
  FDRE \loopback.cfg_loopback_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\loopback.cfg_loopback_reg0 ),
        .Q(cfg_loopback),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX7EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1] [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__0 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX6EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX5EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__2 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX4EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_2 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__3 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX3EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_3 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__4 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX2EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_4 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__5 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX1EQCONTROL[0]),
        .O(\rxeq_control_reg1_reg[1]_5 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1__6 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX0EQCONTROL[0]),
        .O(EQ_RXEQ_CONTROL[0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX7EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1] [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__0 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX6EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__1 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX5EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_1 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__2 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX4EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__3 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX3EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_3 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__4 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX2EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_4 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__5 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX1EQCONTROL[1]),
        .O(\rxeq_control_reg1_reg[1]_5 [1]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1__6 
       (.I0(\eq_state_reg_n_0_[2] ),
        .I1(\eq_state_reg_n_0_[0] ),
        .I2(\eq_state_reg_n_0_[3] ),
        .I3(\eq_state_reg_n_0_[1] ),
        .I4(PIPERX0EQCONTROL[1]),
        .O(EQ_RXEQ_CONTROL[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    speed_change_i_1
       (.I0(speed_change),
        .I1(speed_change_i_2_n_0),
        .I2(gen3_flag),
        .I3(speed_change_i_3_n_0),
        .O(speed_change_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000100000)) 
    speed_change_i_2
       (.I0(cfg_ltssm_state_reg1[1]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[3]),
        .I3(cfg_ltssm_state_reg1[0]),
        .I4(cfg_ltssm_state_reg1[4]),
        .I5(cfg_ltssm_state_reg1[2]),
        .O(speed_change_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    speed_change_i_3
       (.I0(cfg_ltssm_state[1]),
        .I1(cfg_ltssm_state[0]),
        .I2(cfg_ltssm_state[4]),
        .I3(cfg_ltssm_state[3]),
        .I4(cfg_ltssm_state[5]),
        .I5(cfg_ltssm_state[2]),
        .O(speed_change_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(speed_change_i_1_n_0),
        .Q(speed_change),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg0_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change_reg_0),
        .Q(speed_change_reg0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change_reg0),
        .Q(speed_change_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change_reg1),
        .Q(speed_change_reg2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_init_ctrl_7vx" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_init_ctrl_7vx
   (reset_n,
    pipe_reset_n,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    out8,
    cfg_input_update_request,
    pipe_userclk2_in,
    cfg_input_update_done,
    cfg_mc_update_done,
    pipe_mmcm_lock_in,
    Q);
  output reset_n;
  output pipe_reset_n;
  output mgmt_reset_n;
  output mgmt_sticky_reset_n;
  output out8;
  output cfg_input_update_request;
  input pipe_userclk2_in;
  input cfg_input_update_done;
  input cfg_mc_update_done;
  input pipe_mmcm_lock_in;
  input [0:0]Q;

  wire \FSM_onehot_reg_state[0]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[1]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[1]_i_2_n_0 ;
  wire \FSM_onehot_reg_state[2]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[3]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[4]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[4]_i_2_n_0 ;
  wire \FSM_onehot_reg_state[5]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[6]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[6]_i_2_n_0 ;
  wire \FSM_onehot_reg_state[6]_i_3_n_0 ;
  wire \FSM_onehot_reg_state[7]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[7]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_reg_state_reg_n_0_[7] ;
  wire [0:0]Q;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire cfg_mc_update_done;
  wire cold_reset;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  (* RTL_KEEP = "yes" *) wire out8;
  wire [4:0]p_0_in;
  wire pipe_mmcm_lock_in;
  wire pipe_reset_n;
  wire pipe_userclk2_in;
  wire [1:0]reg_clock_locked;
  wire \reg_clock_locked[1]_i_1_n_0 ;
  wire reg_cold_reset_i_1_n_0;
  wire reg_cold_reset_i_2_n_0;
  wire reg_cold_reset_i_3_n_0;
  wire reg_cold_reset_i_4_n_0;
  wire reg_cold_reset_i_5_n_0;
  wire reg_cold_reset_i_6_n_0;
  wire reg_cold_reset_i_7_n_0;
  wire reg_cold_reset_i_8_n_0;
  wire reg_mgmt_reset_n_o;
  wire \reg_mgmt_reset_timer[4]_i_1_n_0 ;
  wire [4:0]reg_mgmt_reset_timer_reg__0;
  wire reg_mgmt_sticky_reset_n_o;
  wire [1:0]reg_phy_rdy;
  wire reg_pipe_reset_n_o;
  wire reg_reset_n_o;
  wire [1:0]reg_reset_timer;
  wire \reg_reset_timer[0]_i_1_n_0 ;
  wire \reg_reset_timer[1]_i_1_n_0 ;
  wire regff_mgmt_reset_n_o_i_2_n_0;
  wire regff_mgmt_reset_n_o_i_3_n_0;
  wire reset_n;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_reg_state[0]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I1(reg_clock_locked[1]),
        .O(\FSM_onehot_reg_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222FFFFF222F222)) 
    \FSM_onehot_reg_state[1]_i_1 
       (.I0(\FSM_onehot_reg_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_reg_state[6]_i_3_n_0 ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_reg_state[1]_i_2_n_0 ),
        .I4(reg_clock_locked[1]),
        .I5(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .O(\FSM_onehot_reg_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_reg_state[1]_i_2 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .O(\FSM_onehot_reg_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00008888000000F0)) 
    \FSM_onehot_reg_state[2]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .I2(out8),
        .I3(cfg_mc_update_done),
        .I4(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .O(\FSM_onehot_reg_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000230020)) 
    \FSM_onehot_reg_state[3]_i_1 
       (.I0(cfg_mc_update_done),
        .I1(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I2(out8),
        .I3(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I5(cfg_input_update_done),
        .O(\FSM_onehot_reg_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800000008)) 
    \FSM_onehot_reg_state[4]_i_1 
       (.I0(reg_phy_rdy[1]),
        .I1(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_reg_state[4]_i_2_n_0 ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I5(cfg_input_update_done),
        .O(\FSM_onehot_reg_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_reg_state[4]_i_2 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(out8),
        .O(\FSM_onehot_reg_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444C444044404440)) 
    \FSM_onehot_reg_state[5]_i_1 
       (.I0(reg_phy_rdy[1]),
        .I1(\FSM_onehot_reg_state[7]_i_2_n_0 ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I5(cfg_input_update_done),
        .O(\FSM_onehot_reg_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \FSM_onehot_reg_state[6]_i_1 
       (.I0(\FSM_onehot_reg_state[7]_i_2_n_0 ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I2(reg_phy_rdy[1]),
        .I3(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_reg_state[6]_i_2_n_0 ),
        .I5(\FSM_onehot_reg_state[6]_i_3_n_0 ),
        .O(\FSM_onehot_reg_state[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \FSM_onehot_reg_state[6]_i_2 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .I4(\FSM_onehot_reg_state[7]_i_2_n_0 ),
        .O(\FSM_onehot_reg_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_onehot_reg_state[6]_i_3 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[3]),
        .I2(reg_mgmt_reset_timer_reg__0[4]),
        .I3(reg_mgmt_reset_timer_reg__0[2]),
        .I4(reg_mgmt_reset_timer_reg__0[1]),
        .O(\FSM_onehot_reg_state[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_reg_state[7]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I2(cfg_input_update_done),
        .I3(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_reg_state[7]_i_2_n_0 ),
        .O(\FSM_onehot_reg_state[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_reg_state[7]_i_2 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I2(out8),
        .I3(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .O(\FSM_onehot_reg_state[7]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_reg_state_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state[0]_i_1_n_0 ),
        .PRE(reg_clock_locked[1]),
        .Q(\FSM_onehot_reg_state_reg_n_0_[0] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[1] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[2]_i_1_n_0 ),
        .Q(out8));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[3] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[4] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[5] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[6] ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[7] ));
  LUT2 #(
    .INIT(4'hE)) 
    PCIE_3_0_i_i_1
       (.I0(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .O(cfg_input_update_request));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_clock_locked[1]_i_1 
       (.I0(pipe_mmcm_lock_in),
        .O(\reg_clock_locked[1]_i_1_n_0 ));
  FDPE \reg_clock_locked_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\reg_clock_locked[1]_i_1_n_0 ),
        .Q(reg_clock_locked[0]));
  FDPE \reg_clock_locked_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_clock_locked[0]),
        .PRE(\reg_clock_locked[1]_i_1_n_0 ),
        .Q(reg_clock_locked[1]));
  LUT6 #(
    .INIT(64'h8A8AAA8AAAAAAAAA)) 
    reg_cold_reset_i_1
       (.I0(cold_reset),
        .I1(reg_cold_reset_i_2_n_0),
        .I2(reg_cold_reset_i_3_n_0),
        .I3(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I4(cfg_input_update_done),
        .I5(reg_cold_reset_i_4_n_0),
        .O(reg_cold_reset_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000202A00000000)) 
    reg_cold_reset_i_2
       (.I0(reg_cold_reset_i_5_n_0),
        .I1(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I2(cfg_input_update_done),
        .I3(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I4(reg_cold_reset_i_6_n_0),
        .I5(reg_cold_reset_i_7_n_0),
        .O(reg_cold_reset_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF00F8F8)) 
    reg_cold_reset_i_3
       (.I0(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .I1(regff_mgmt_reset_n_o_i_3_n_0),
        .I2(regff_mgmt_reset_n_o_i_2_n_0),
        .I3(cfg_input_update_done),
        .I4(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .O(reg_cold_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h00002A0000000000)) 
    reg_cold_reset_i_4
       (.I0(reg_cold_reset_i_8_n_0),
        .I1(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .I2(regff_mgmt_reset_n_o_i_3_n_0),
        .I3(cold_reset),
        .I4(out8),
        .I5(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .O(reg_cold_reset_i_4_n_0));
  LUT4 #(
    .INIT(16'h7077)) 
    reg_cold_reset_i_5
       (.I0(out8),
        .I1(cfg_mc_update_done),
        .I2(reg_phy_rdy[1]),
        .I3(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .O(reg_cold_reset_i_5_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    reg_cold_reset_i_6
       (.I0(reg_reset_timer[1]),
        .I1(reg_reset_timer[0]),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .O(reg_cold_reset_i_6_n_0));
  LUT4 #(
    .INIT(16'h1011)) 
    reg_cold_reset_i_7
       (.I0(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .I2(reg_clock_locked[1]),
        .I3(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .O(reg_cold_reset_i_7_n_0));
  LUT5 #(
    .INIT(32'h07777777)) 
    reg_cold_reset_i_8
       (.I0(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I1(reg_phy_rdy[1]),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I3(reg_reset_timer[0]),
        .I4(reg_reset_timer[1]),
        .O(reg_cold_reset_i_8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    reg_cold_reset_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_cold_reset_i_1_n_0),
        .Q(cold_reset),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_mgmt_reset_timer[0]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_mgmt_reset_timer[1]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_mgmt_reset_timer[2]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[1]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_mgmt_reset_timer[3]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[2]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[1]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_mgmt_reset_timer[4]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .O(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_mgmt_reset_timer[4]_i_2 
       (.I0(reg_mgmt_reset_timer_reg__0[1]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .I4(reg_mgmt_reset_timer_reg__0[4]),
        .O(p_0_in[4]));
  FDRE \reg_mgmt_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .D(p_0_in[0]),
        .Q(reg_mgmt_reset_timer_reg__0[0]),
        .R(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  FDRE \reg_mgmt_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .D(p_0_in[1]),
        .Q(reg_mgmt_reset_timer_reg__0[1]),
        .R(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  FDRE \reg_mgmt_reset_timer_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .D(p_0_in[2]),
        .Q(reg_mgmt_reset_timer_reg__0[2]),
        .R(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  FDRE \reg_mgmt_reset_timer_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .D(p_0_in[3]),
        .Q(reg_mgmt_reset_timer_reg__0[3]),
        .R(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  FDRE \reg_mgmt_reset_timer_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .D(p_0_in[4]),
        .Q(reg_mgmt_reset_timer_reg__0[4]),
        .R(\reg_mgmt_reset_timer[4]_i_1_n_0 ));
  FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(reg_phy_rdy[0]));
  FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_phy_rdy[0]),
        .PRE(Q),
        .Q(reg_phy_rdy[1]));
  LUT3 #(
    .INIT(8'hDA)) 
    \reg_reset_timer[0]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(reg_reset_timer[1]),
        .I2(reg_reset_timer[0]),
        .O(\reg_reset_timer[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEC)) 
    \reg_reset_timer[1]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(reg_reset_timer[1]),
        .I2(reg_reset_timer[0]),
        .O(\reg_reset_timer[1]_i_1_n_0 ));
  FDCE \reg_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\reg_reset_timer[0]_i_1_n_0 ),
        .Q(reg_reset_timer[0]));
  FDCE \reg_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\reg_reset_timer[1]_i_1_n_0 ),
        .Q(reg_reset_timer[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    regff_mgmt_reset_n_o_i_1
       (.I0(regff_mgmt_reset_n_o_i_2_n_0),
        .I1(out8),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I4(regff_mgmt_reset_n_o_i_3_n_0),
        .I5(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .O(reg_mgmt_reset_n_o));
  LUT3 #(
    .INIT(8'hFE)) 
    regff_mgmt_reset_n_o_i_2
       (.I0(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .O(regff_mgmt_reset_n_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    regff_mgmt_reset_n_o_i_3
       (.I0(reg_mgmt_reset_timer_reg__0[1]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .I4(reg_mgmt_reset_timer_reg__0[4]),
        .O(regff_mgmt_reset_n_o_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regff_mgmt_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_mgmt_reset_n_o),
        .Q(mgmt_reset_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    regff_mgmt_sticky_reset_n_o_i_1
       (.I0(\FSM_onehot_reg_state_reg_n_0_[6] ),
        .I1(regff_mgmt_reset_n_o_i_2_n_0),
        .I2(\FSM_onehot_reg_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I4(out8),
        .O(reg_mgmt_sticky_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_mgmt_sticky_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_mgmt_sticky_reset_n_o),
        .Q(mgmt_sticky_reset_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    regff_pipe_reset_n_o_i_1
       (.I0(cold_reset),
        .I1(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .O(reg_pipe_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_pipe_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_pipe_reset_n_o),
        .Q(pipe_reset_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    regff_reset_n_o_i_1
       (.I0(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[7] ),
        .O(reg_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_reset_n_o),
        .Q(reset_n),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx
   (DOADO,
    user_tph_stt_read_data,
    cfg_tph_stt_read_data_valid,
    user_tph_stt_read_data_valid,
    pipe_userclk2_in,
    ADDRARDADDR,
    CFGTPHSTTWRITEDATA,
    user_tph_stt_read_enable,
    D,
    reset_n,
    user_tph_function_num,
    user_tph_stt_address,
    cfg_tph_stt_write_enable,
    CFGTPHSTTWRITEBYTEVALID);
  output [31:0]DOADO;
  output [31:0]user_tph_stt_read_data;
  output cfg_tph_stt_read_data_valid;
  output user_tph_stt_read_data_valid;
  input pipe_userclk2_in;
  input [7:0]ADDRARDADDR;
  input [31:0]CFGTPHSTTWRITEDATA;
  input user_tph_stt_read_enable;
  input D;
  input reset_n;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;
  input cfg_tph_stt_write_enable;
  input [3:0]CFGTPHSTTWRITEBYTEVALID;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire D;
  wire [31:0]DOADO;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_write_enable;
  wire clear;
  wire [7:0]p_0_in__0;
  wire [12:5]p_1_out;
  wire pipe_userclk2_in;
  wire reg_cfg_tph_stt_read_data_valid_o0;
  wire reg_cfg_tph_stt_read_enable_i;
  wire \reg_count[7]_i_3_n_0 ;
  wire \reg_count[7]_i_4_n_0 ;
  wire reg_next_state;
  wire reg_user_tph_stt_read_data_valid_o0;
  wire reg_user_tph_stt_read_data_valid_o_i_2_n_0;
  wire reg_user_tph_stt_read_enable_i;
  wire reset_n;
  wire [8:8]sel0;
  wire [7:0]sel0__0;
  wire u_ram_i_14_n_0;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;
  wire [3:0]wea;
  wire NLW_u_ram_CASCADEOUTA_UNCONNECTED;
  wire NLW_u_ram_CASCADEOUTB_UNCONNECTED;
  wire NLW_u_ram_DBITERR_UNCONNECTED;
  wire NLW_u_ram_SBITERR_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_u_ram_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_u_ram_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0400)) 
    reg_cfg_tph_stt_read_data_valid_o_i_1
       (.I0(cfg_tph_stt_read_data_valid),
        .I1(reg_cfg_tph_stt_read_enable_i),
        .I2(sel0),
        .I3(D),
        .O(reg_cfg_tph_stt_read_data_valid_o0));
  FDCE reg_cfg_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_user_tph_stt_read_data_valid_o_i_2_n_0),
        .D(reg_cfg_tph_stt_read_data_valid_o0),
        .Q(cfg_tph_stt_read_data_valid));
  FDCE reg_cfg_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_user_tph_stt_read_data_valid_o_i_2_n_0),
        .D(D),
        .Q(reg_cfg_tph_stt_read_enable_i));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[0]_i_1 
       (.I0(sel0__0[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_count[1]_i_1 
       (.I0(sel0__0[0]),
        .I1(sel0__0[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \reg_count[2]_i_1 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(sel0__0[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_count[3]_i_1 
       (.I0(sel0__0[2]),
        .I1(sel0__0[0]),
        .I2(sel0__0[1]),
        .I3(sel0__0[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_count[4]_i_1 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(sel0__0[2]),
        .I3(sel0__0[3]),
        .I4(sel0__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_count[5]_i_1 
       (.I0(sel0__0[4]),
        .I1(sel0__0[3]),
        .I2(sel0__0[2]),
        .I3(sel0__0[0]),
        .I4(sel0__0[1]),
        .I5(sel0__0[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \reg_count[6]_i_1 
       (.I0(\reg_count[7]_i_3_n_0 ),
        .I1(sel0__0[5]),
        .I2(sel0__0[4]),
        .I3(sel0__0[1]),
        .I4(sel0__0[0]),
        .I5(sel0__0[6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[7]_i_1 
       (.I0(sel0),
        .O(clear));
  LUT6 #(
    .INIT(64'hFFF7FFFF00080000)) 
    \reg_count[7]_i_2 
       (.I0(sel0__0[5]),
        .I1(sel0__0[4]),
        .I2(\reg_count[7]_i_3_n_0 ),
        .I3(\reg_count[7]_i_4_n_0 ),
        .I4(sel0__0[6]),
        .I5(sel0__0[7]),
        .O(p_0_in__0[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \reg_count[7]_i_3 
       (.I0(sel0__0[2]),
        .I1(sel0__0[3]),
        .O(\reg_count[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \reg_count[7]_i_4 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .O(\reg_count[7]_i_4_n_0 ));
  FDRE \reg_count_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(sel0__0[0]),
        .R(clear));
  FDRE \reg_count_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(sel0__0[1]),
        .R(clear));
  FDRE \reg_count_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(sel0__0[2]),
        .R(clear));
  FDRE \reg_count_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(sel0__0[3]),
        .R(clear));
  FDRE \reg_count_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(sel0__0[4]),
        .R(clear));
  FDRE \reg_count_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(sel0__0[5]),
        .R(clear));
  FDRE \reg_count_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(sel0__0[6]),
        .R(clear));
  FDRE \reg_count_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(sel0__0[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    reg_state_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_next_state),
        .Q(sel0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    reg_user_tph_stt_read_data_valid_o_i_1
       (.I0(user_tph_stt_read_data_valid),
        .I1(reg_user_tph_stt_read_enable_i),
        .I2(sel0),
        .I3(user_tph_stt_read_enable),
        .O(reg_user_tph_stt_read_data_valid_o0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_user_tph_stt_read_data_valid_o_i_2
       (.I0(reset_n),
        .O(reg_user_tph_stt_read_data_valid_o_i_2_n_0));
  FDCE reg_user_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_user_tph_stt_read_data_valid_o_i_2_n_0),
        .D(reg_user_tph_stt_read_data_valid_o0),
        .Q(user_tph_stt_read_data_valid));
  FDCE reg_user_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_user_tph_stt_read_data_valid_o_i_2_n_0),
        .D(user_tph_stt_read_enable),
        .Q(reg_user_tph_stt_read_enable_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("GENERATE_X_ONLY"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    u_ram
       (.ADDRARDADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,p_1_out,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_u_ram_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_u_ram_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(pipe_userclk2_in),
        .CLKBWRCLK(pipe_userclk2_in),
        .DBITERR(NLW_u_ram_DBITERR_UNCONNECTED),
        .DIADI(CFGTPHSTTWRITEDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(user_tph_stt_read_data),
        .DOPADOP(NLW_u_ram_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_u_ram_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_u_ram_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_u_ram_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_u_ram_SBITERR_UNCONNECTED),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,reg_next_state,reg_next_state,reg_next_state,reg_next_state}));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_1
       (.I0(sel0__0[7]),
        .I1(sel0),
        .I2(user_tph_function_num[2]),
        .O(p_1_out[12]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_10
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[2]),
        .O(wea[2]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_11
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[1]),
        .O(wea[1]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_12
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[0]),
        .O(wea[0]));
  LUT4 #(
    .INIT(16'hF535)) 
    u_ram_i_13
       (.I0(reset_n),
        .I1(sel0__0[7]),
        .I2(sel0),
        .I3(u_ram_i_14_n_0),
        .O(reg_next_state));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    u_ram_i_14
       (.I0(sel0__0[6]),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .I3(\reg_count[7]_i_3_n_0 ),
        .I4(sel0__0[4]),
        .I5(sel0__0[5]),
        .O(u_ram_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_2
       (.I0(sel0__0[6]),
        .I1(sel0),
        .I2(user_tph_function_num[1]),
        .O(p_1_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_3
       (.I0(sel0__0[5]),
        .I1(sel0),
        .I2(user_tph_function_num[0]),
        .O(p_1_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_4
       (.I0(sel0__0[4]),
        .I1(sel0),
        .I2(user_tph_stt_address[4]),
        .O(p_1_out[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_5
       (.I0(sel0__0[3]),
        .I1(sel0),
        .I2(user_tph_stt_address[3]),
        .O(p_1_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_6
       (.I0(sel0__0[2]),
        .I1(sel0),
        .I2(user_tph_stt_address[2]),
        .O(p_1_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_7
       (.I0(sel0__0[1]),
        .I1(sel0),
        .I2(user_tph_stt_address[1]),
        .O(p_1_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_8
       (.I0(sel0__0[0]),
        .I1(sel0),
        .I2(user_tph_stt_address[0]),
        .O(p_1_out[5]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_9
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[3]),
        .O(wea[3]));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_top" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_top
   (user_tph_stt_read_data,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    pipe_rx0_polarity,
    pipe_rx1_polarity,
    pipe_rx2_polarity,
    pipe_rx3_polarity,
    pipe_rx4_polarity,
    pipe_rx5_polarity,
    pipe_rx6_polarity,
    pipe_rx7_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx1_compliance,
    pipe_tx1_elec_idle,
    pipe_tx2_compliance,
    pipe_tx2_elec_idle,
    pipe_tx3_compliance,
    pipe_tx3_elec_idle,
    pipe_tx4_compliance,
    pipe_tx4_elec_idle,
    pipe_tx5_compliance,
    pipe_tx5_elec_idle,
    pipe_tx6_compliance,
    pipe_tx6_elec_idle,
    pipe_tx7_compliance,
    pipe_tx7_elec_idle,
    pipe_tx_deemph,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPETX0CHARISK,
    EQ_TXEQ_CONTROL,
    PIPETX1CHARISK,
    \txeq_control_reg1_reg[1] ,
    PIPETX2CHARISK,
    \txeq_control_reg1_reg[1]_0 ,
    PIPETX3CHARISK,
    \txeq_control_reg1_reg[1]_1 ,
    PIPETX4CHARISK,
    \txeq_control_reg1_reg[1]_2 ,
    PIPETX5CHARISK,
    \txeq_control_reg1_reg[1]_3 ,
    PIPETX6CHARISK,
    \txeq_control_reg1_reg[1]_4 ,
    PIPETX7CHARISK,
    \txeq_control_reg1_reg[1]_5 ,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    EQ_RXEQ_PRESET,
    \rxeq_preset_reg1_reg[2] ,
    \rxeq_preset_reg1_reg[2]_0 ,
    \rxeq_preset_reg1_reg[2]_1 ,
    \rxeq_preset_reg1_reg[2]_2 ,
    \rxeq_preset_reg1_reg[2]_3 ,
    \rxeq_preset_reg1_reg[2]_4 ,
    \rxeq_preset_reg1_reg[2]_5 ,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    PIPETX0DATA,
    PIPETX1DATA,
    PIPETX2DATA,
    PIPETX3DATA,
    PIPETX4DATA,
    PIPETX5DATA,
    PIPETX6DATA,
    PIPETX7DATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    pcie_rq_seq_num,
    EQ_RXEQ_TXPRESET,
    \rxeq_txpreset_reg1_reg[3] ,
    \rxeq_txpreset_reg1_reg[3]_0 ,
    \rxeq_txpreset_reg1_reg[3]_1 ,
    \rxeq_txpreset_reg1_reg[3]_2 ,
    \rxeq_txpreset_reg1_reg[3]_3 ,
    \rxeq_txpreset_reg1_reg[3]_4 ,
    \rxeq_txpreset_reg1_reg[3]_5 ,
    EQ_TXEQ_PRESET,
    \txeq_preset_reg1_reg[3] ,
    \txeq_preset_reg1_reg[3]_0 ,
    \txeq_preset_reg1_reg[3]_1 ,
    \txeq_preset_reg1_reg[3]_2 ,
    \txeq_preset_reg1_reg[3]_3 ,
    \txeq_preset_reg1_reg[3]_4 ,
    \txeq_preset_reg1_reg[3]_5 ,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    EQ_RXEQ_LFFS,
    \rxeq_lffs_reg1_reg[5] ,
    \rxeq_lffs_reg1_reg[5]_0 ,
    \rxeq_lffs_reg1_reg[5]_1 ,
    \rxeq_lffs_reg1_reg[5]_2 ,
    \rxeq_lffs_reg1_reg[5]_3 ,
    \rxeq_lffs_reg1_reg[5]_4 ,
    \rxeq_lffs_reg1_reg[5]_5 ,
    EQ_TXEQ_DEEMPH_IN,
    \txeq_deemph_reg1_reg[5] ,
    \txeq_deemph_reg1_reg[5]_0 ,
    \txeq_deemph_reg1_reg[5]_1 ,
    \txeq_deemph_reg1_reg[5]_2 ,
    \txeq_deemph_reg1_reg[5]_3 ,
    \txeq_deemph_reg1_reg[5]_4 ,
    \txeq_deemph_reg1_reg[5]_5 ,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    speed_change,
    user_tph_stt_read_data_valid,
    \cplllock_reg1_reg[0] ,
    \cplllock_reg1_reg[0]_0 ,
    \cplllock_reg1_reg[1] ,
    \cplllock_reg1_reg[1]_0 ,
    \cplllock_reg1_reg[2] ,
    \cplllock_reg1_reg[2]_0 ,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[3]_0 ,
    \cplllock_reg1_reg[4] ,
    \cplllock_reg1_reg[4]_0 ,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[5]_0 ,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[6]_0 ,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    user_lnk_up,
    user_reset_int_reg,
    user_reset_reg,
    TXPD,
    RXPD,
    \cplllock_reg1_reg[1]_1 ,
    \cplllock_reg1_reg[1]_2 ,
    \cplllock_reg1_reg[2]_1 ,
    \cplllock_reg1_reg[2]_2 ,
    \cplllock_reg1_reg[3]_1 ,
    \cplllock_reg1_reg[3]_2 ,
    \cplllock_reg1_reg[4]_1 ,
    \cplllock_reg1_reg[4]_2 ,
    \cplllock_reg1_reg[5]_1 ,
    \cplllock_reg1_reg[5]_2 ,
    \cplllock_reg1_reg[6]_1 ,
    \cplllock_reg1_reg[6]_2 ,
    \cplllock_reg1_reg[7]_1 ,
    \cplllock_reg1_reg[7]_2 ,
    \rxeq_control_reg1_reg[1] ,
    \rxeq_control_reg1_reg[1]_0 ,
    \rxeq_control_reg1_reg[1]_1 ,
    \rxeq_control_reg1_reg[1]_2 ,
    \rxeq_control_reg1_reg[1]_3 ,
    \rxeq_control_reg1_reg[1]_4 ,
    \rxeq_control_reg1_reg[1]_5 ,
    EQ_RXEQ_CONTROL,
    pipe_userclk2_in,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_cq_np_req,
    pipe_pclk_in,
    pipe_rx0_elec_idle,
    pipe_rx0_eqdone,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_elec_idle,
    pipe_rx1_eqdone,
    pipe_rx1_eq_adapt_done,
    pipe_rx1_eq_lffs_sel,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_elec_idle,
    pipe_rx2_eqdone,
    pipe_rx2_eq_adapt_done,
    pipe_rx2_eq_lffs_sel,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_elec_idle,
    pipe_rx3_eqdone,
    pipe_rx3_eq_adapt_done,
    pipe_rx3_eq_lffs_sel,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    pipe_rx4_elec_idle,
    pipe_rx4_eqdone,
    pipe_rx4_eq_adapt_done,
    pipe_rx4_eq_lffs_sel,
    pipe_rx4_phy_status,
    pipe_rx4_valid,
    pipe_rx5_elec_idle,
    pipe_rx5_eqdone,
    pipe_rx5_eq_adapt_done,
    pipe_rx5_eq_lffs_sel,
    pipe_rx5_phy_status,
    pipe_rx5_valid,
    pipe_rx6_elec_idle,
    pipe_rx6_eqdone,
    pipe_rx6_eq_adapt_done,
    pipe_rx6_eq_lffs_sel,
    pipe_rx6_phy_status,
    pipe_rx6_valid,
    pipe_rx7_elec_idle,
    pipe_rx7_eqdone,
    pipe_rx7_eq_adapt_done,
    pipe_rx7_eq_lffs_sel,
    pipe_rx7_phy_status,
    pipe_rx7_valid,
    pipe_tx0_eqdone,
    pipe_tx1_eqdone,
    pipe_tx2_eqdone,
    pipe_tx3_eqdone,
    pipe_tx4_eqdone,
    pipe_tx5_eqdone,
    pipe_tx6_eqdone,
    pipe_tx7_eqdone,
    pipe_rxusrclk_in,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    EQ_TXEQ_DEEMPH_OUT,
    \txeq_txcoeff_reg[18] ,
    \txeq_txcoeff_reg[18]_0 ,
    \txeq_txcoeff_reg[18]_1 ,
    \txeq_txcoeff_reg[18]_2 ,
    \txeq_txcoeff_reg[18]_3 ,
    \txeq_txcoeff_reg[18]_4 ,
    \txeq_txcoeff_reg[18]_5 ,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    RXCHARISK,
    \resetovrd_disble.reset_reg[4] ,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    \resetovrd_disble.reset_reg[4]_4 ,
    \resetovrd_disble.reset_reg[4]_5 ,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    user_tph_stt_read_enable,
    speed_change_reg,
    txdetectrx,
    powerdown,
    txelecidle,
    user_reset_int,
    sys_reset,
    pipe_mmcm_lock_in,
    Q,
    txpd,
    rxpd,
    RXDATA,
    \resetovrd_disble.reset_reg[4]_6 ,
    \resetovrd_disble.reset_reg[4]_7 ,
    \resetovrd_disble.reset_reg[4]_8 ,
    \resetovrd_disble.reset_reg[4]_9 ,
    \resetovrd_disble.reset_reg[4]_10 ,
    \resetovrd_disble.reset_reg[4]_11 ,
    \resetovrd_disble.reset_reg[4]_12 ,
    user_tph_function_num,
    user_tph_stt_address);
  output [31:0]user_tph_stt_read_data;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output pipe_rx0_polarity;
  output pipe_rx1_polarity;
  output pipe_rx2_polarity;
  output pipe_rx3_polarity;
  output pipe_rx4_polarity;
  output pipe_rx5_polarity;
  output pipe_rx6_polarity;
  output pipe_rx7_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx1_compliance;
  output pipe_tx1_elec_idle;
  output pipe_tx2_compliance;
  output pipe_tx2_elec_idle;
  output pipe_tx3_compliance;
  output pipe_tx3_elec_idle;
  output pipe_tx4_compliance;
  output pipe_tx4_elec_idle;
  output pipe_tx5_compliance;
  output pipe_tx5_elec_idle;
  output pipe_tx6_compliance;
  output pipe_tx6_elec_idle;
  output pipe_tx7_compliance;
  output pipe_tx7_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPETX0CHARISK;
  output [1:0]EQ_TXEQ_CONTROL;
  output [1:0]PIPETX1CHARISK;
  output [1:0]\txeq_control_reg1_reg[1] ;
  output [1:0]PIPETX2CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_0 ;
  output [1:0]PIPETX3CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_1 ;
  output [1:0]PIPETX4CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_2 ;
  output [1:0]PIPETX5CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_3 ;
  output [1:0]PIPETX6CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_4 ;
  output [1:0]PIPETX7CHARISK;
  output [1:0]\txeq_control_reg1_reg[1]_5 ;
  output [1:0]PIPETXRATE;
  output [255:0]m_axis_cq_tdata;
  output [255:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [2:0]EQ_RXEQ_PRESET;
  output [2:0]\rxeq_preset_reg1_reg[2] ;
  output [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_1 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_2 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_3 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_4 ;
  output [2:0]\rxeq_preset_reg1_reg[2]_5 ;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]PIPETX0DATA;
  output [31:0]PIPETX1DATA;
  output [31:0]PIPETX2DATA;
  output [31:0]PIPETX3DATA;
  output [31:0]PIPETX4DATA;
  output [31:0]PIPETX5DATA;
  output [31:0]PIPETX6DATA;
  output [31:0]PIPETX7DATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]pcie_rq_seq_num;
  output [3:0]EQ_RXEQ_TXPRESET;
  output [3:0]\rxeq_txpreset_reg1_reg[3] ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_1 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_2 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_3 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_4 ;
  output [3:0]\rxeq_txpreset_reg1_reg[3]_5 ;
  output [3:0]EQ_TXEQ_PRESET;
  output [3:0]\txeq_preset_reg1_reg[3] ;
  output [3:0]\txeq_preset_reg1_reg[3]_0 ;
  output [3:0]\txeq_preset_reg1_reg[3]_1 ;
  output [3:0]\txeq_preset_reg1_reg[3]_2 ;
  output [3:0]\txeq_preset_reg1_reg[3]_3 ;
  output [3:0]\txeq_preset_reg1_reg[3]_4 ;
  output [3:0]\txeq_preset_reg1_reg[3]_5 ;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]EQ_RXEQ_LFFS;
  output [5:0]\rxeq_lffs_reg1_reg[5] ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_0 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_1 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_2 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_3 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_4 ;
  output [5:0]\rxeq_lffs_reg1_reg[5]_5 ;
  output [5:0]EQ_TXEQ_DEEMPH_IN;
  output [5:0]\txeq_deemph_reg1_reg[5] ;
  output [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_1 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_2 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_3 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_4 ;
  output [5:0]\txeq_deemph_reg1_reg[5]_5 ;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [7:0]m_axis_cq_tkeep;
  output [7:0]m_axis_rc_tkeep;
  output [7:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output speed_change;
  output user_tph_stt_read_data_valid;
  output \cplllock_reg1_reg[0] ;
  output \cplllock_reg1_reg[0]_0 ;
  output \cplllock_reg1_reg[1] ;
  output \cplllock_reg1_reg[1]_0 ;
  output \cplllock_reg1_reg[2] ;
  output \cplllock_reg1_reg[2]_0 ;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[3]_0 ;
  output \cplllock_reg1_reg[4] ;
  output \cplllock_reg1_reg[4]_0 ;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[5]_0 ;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[6]_0 ;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output user_lnk_up;
  output user_reset_int_reg;
  output user_reset_reg;
  output [1:0]TXPD;
  output [1:0]RXPD;
  output [1:0]\cplllock_reg1_reg[1]_1 ;
  output [1:0]\cplllock_reg1_reg[1]_2 ;
  output [1:0]\cplllock_reg1_reg[2]_1 ;
  output [1:0]\cplllock_reg1_reg[2]_2 ;
  output [1:0]\cplllock_reg1_reg[3]_1 ;
  output [1:0]\cplllock_reg1_reg[3]_2 ;
  output [1:0]\cplllock_reg1_reg[4]_1 ;
  output [1:0]\cplllock_reg1_reg[4]_2 ;
  output [1:0]\cplllock_reg1_reg[5]_1 ;
  output [1:0]\cplllock_reg1_reg[5]_2 ;
  output [1:0]\cplllock_reg1_reg[6]_1 ;
  output [1:0]\cplllock_reg1_reg[6]_2 ;
  output [1:0]\cplllock_reg1_reg[7]_1 ;
  output [1:0]\cplllock_reg1_reg[7]_2 ;
  output [1:0]\rxeq_control_reg1_reg[1] ;
  output [1:0]\rxeq_control_reg1_reg[1]_0 ;
  output [1:0]\rxeq_control_reg1_reg[1]_1 ;
  output [1:0]\rxeq_control_reg1_reg[1]_2 ;
  output [1:0]\rxeq_control_reg1_reg[1]_3 ;
  output [1:0]\rxeq_control_reg1_reg[1]_4 ;
  output [1:0]\rxeq_control_reg1_reg[1]_5 ;
  output [1:0]EQ_RXEQ_CONTROL;
  input pipe_userclk2_in;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input pipe_rx0_elec_idle;
  input pipe_rx0_eqdone;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_elec_idle;
  input pipe_rx1_eqdone;
  input pipe_rx1_eq_adapt_done;
  input pipe_rx1_eq_lffs_sel;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_elec_idle;
  input pipe_rx2_eqdone;
  input pipe_rx2_eq_adapt_done;
  input pipe_rx2_eq_lffs_sel;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_elec_idle;
  input pipe_rx3_eqdone;
  input pipe_rx3_eq_adapt_done;
  input pipe_rx3_eq_lffs_sel;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input pipe_rx4_elec_idle;
  input pipe_rx4_eqdone;
  input pipe_rx4_eq_adapt_done;
  input pipe_rx4_eq_lffs_sel;
  input pipe_rx4_phy_status;
  input pipe_rx4_valid;
  input pipe_rx5_elec_idle;
  input pipe_rx5_eqdone;
  input pipe_rx5_eq_adapt_done;
  input pipe_rx5_eq_lffs_sel;
  input pipe_rx5_phy_status;
  input pipe_rx5_valid;
  input pipe_rx6_elec_idle;
  input pipe_rx6_eqdone;
  input pipe_rx6_eq_adapt_done;
  input pipe_rx6_eq_lffs_sel;
  input pipe_rx6_phy_status;
  input pipe_rx6_valid;
  input pipe_rx7_elec_idle;
  input pipe_rx7_eqdone;
  input pipe_rx7_eq_adapt_done;
  input pipe_rx7_eq_lffs_sel;
  input pipe_rx7_phy_status;
  input pipe_rx7_valid;
  input pipe_tx0_eqdone;
  input pipe_tx1_eqdone;
  input pipe_tx2_eqdone;
  input pipe_tx3_eqdone;
  input pipe_tx4_eqdone;
  input pipe_tx5_eqdone;
  input pipe_tx6_eqdone;
  input pipe_tx7_eqdone;
  input pipe_rxusrclk_in;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  input [15:0]EQ_TXEQ_DEEMPH_OUT;
  input [15:0]\txeq_txcoeff_reg[18] ;
  input [15:0]\txeq_txcoeff_reg[18]_0 ;
  input [15:0]\txeq_txcoeff_reg[18]_1 ;
  input [15:0]\txeq_txcoeff_reg[18]_2 ;
  input [15:0]\txeq_txcoeff_reg[18]_3 ;
  input [15:0]\txeq_txcoeff_reg[18]_4 ;
  input [15:0]\txeq_txcoeff_reg[18]_5 ;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [1:0]RXCHARISK;
  input [1:0]\resetovrd_disble.reset_reg[4] ;
  input [1:0]\resetovrd_disble.reset_reg[4]_0 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_1 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_2 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_3 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_4 ;
  input [1:0]\resetovrd_disble.reset_reg[4]_5 ;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [255:0]s_axis_cc_tdata;
  input [255:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [23:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]PLGEN3PCSRXSYNCDONE;
  input [7:0]s_axis_cc_tkeep;
  input [7:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input user_tph_stt_read_enable;
  input speed_change_reg;
  input [7:0]txdetectrx;
  input powerdown;
  input [7:0]txelecidle;
  input user_reset_int;
  input sys_reset;
  input pipe_mmcm_lock_in;
  input [0:0]Q;
  input [15:0]txpd;
  input [15:0]rxpd;
  input [31:0]RXDATA;
  input [31:0]\resetovrd_disble.reset_reg[4]_6 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_7 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_8 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_9 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_10 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_11 ;
  input [31:0]\resetovrd_disble.reset_reg[4]_12 ;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;

  wire [1:0]EQ_RXEQ_CONTROL;
  wire [5:0]EQ_RXEQ_LFFS;
  wire [2:0]EQ_RXEQ_PRESET;
  wire [3:0]EQ_RXEQ_TXPRESET;
  wire [1:0]EQ_TXEQ_CONTROL;
  wire [5:0]EQ_TXEQ_DEEMPH_IN;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire [3:0]EQ_TXEQ_PRESET;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX1CHARISK;
  wire [31:0]PIPETX1DATA;
  wire [1:0]PIPETX2CHARISK;
  wire [31:0]PIPETX2DATA;
  wire [1:0]PIPETX3CHARISK;
  wire [31:0]PIPETX3DATA;
  wire [1:0]PIPETX4CHARISK;
  wire [31:0]PIPETX4DATA;
  wire [1:0]PIPETX5CHARISK;
  wire [31:0]PIPETX5DATA;
  wire [1:0]PIPETX6CHARISK;
  wire [31:0]PIPETX6DATA;
  wire [1:0]PIPETX7CHARISK;
  wire [31:0]PIPETX7DATA;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [0:0]Q;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [1:0]RXPD;
  wire [1:0]TXPD;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire cfg_mc_update_request;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [2:0]cfg_tph_function_num;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [4:0]cfg_tph_stt_address;
  wire [31:0]cfg_tph_stt_read_data;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire [3:0]cfg_tph_stt_write_byte_valid;
  wire [31:0]cfg_tph_stt_write_data;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire [1:0]\cplllock_reg1_reg[1]_1 ;
  wire [1:0]\cplllock_reg1_reg[1]_2 ;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire [1:0]\cplllock_reg1_reg[2]_1 ;
  wire [1:0]\cplllock_reg1_reg[2]_2 ;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[3]_0 ;
  wire [1:0]\cplllock_reg1_reg[3]_1 ;
  wire [1:0]\cplllock_reg1_reg[3]_2 ;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire [1:0]\cplllock_reg1_reg[4]_1 ;
  wire [1:0]\cplllock_reg1_reg[4]_2 ;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire [1:0]\cplllock_reg1_reg[5]_1 ;
  wire [1:0]\cplllock_reg1_reg[5]_2 ;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire [1:0]\cplllock_reg1_reg[6]_1 ;
  wire [1:0]\cplllock_reg1_reg[6]_2 ;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [1:0]\cplllock_reg1_reg[7]_1 ;
  wire [1:0]\cplllock_reg1_reg[7]_2 ;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire p_0_in2_in;
  wire pcie_7vx_i_n_1703;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_reset_n;
  wire [31:0]pipe_rx0_data_pcie;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire [1:0]pipe_rx0_eqcontrol_pcie;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [31:0]pipe_rx1_data_pcie;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_eq_adapt_done;
  wire pipe_rx1_eq_lffs_sel;
  wire [1:0]pipe_rx1_eqcontrol_pcie;
  wire pipe_rx1_eqdone;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire [31:0]pipe_rx2_data_pcie;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_eq_adapt_done;
  wire pipe_rx2_eq_lffs_sel;
  wire [1:0]pipe_rx2_eqcontrol_pcie;
  wire pipe_rx2_eqdone;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire [31:0]pipe_rx3_data_pcie;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_eq_adapt_done;
  wire pipe_rx3_eq_lffs_sel;
  wire [1:0]pipe_rx3_eqcontrol_pcie;
  wire pipe_rx3_eqdone;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire [31:0]pipe_rx4_data_pcie;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_eq_adapt_done;
  wire pipe_rx4_eq_lffs_sel;
  wire [1:0]pipe_rx4_eqcontrol_pcie;
  wire pipe_rx4_eqdone;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire [31:0]pipe_rx5_data_pcie;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_eq_adapt_done;
  wire pipe_rx5_eq_lffs_sel;
  wire [1:0]pipe_rx5_eqcontrol_pcie;
  wire pipe_rx5_eqdone;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire [31:0]pipe_rx6_data_pcie;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_eq_adapt_done;
  wire pipe_rx6_eq_lffs_sel;
  wire [1:0]pipe_rx6_eqcontrol_pcie;
  wire pipe_rx6_eqdone;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire [31:0]pipe_rx7_data_pcie;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_eq_adapt_done;
  wire pipe_rx7_eq_lffs_sel;
  wire [1:0]pipe_rx7_eqcontrol_pcie;
  wire pipe_rx7_eqdone;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire [23:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire pipe_tx1_compliance;
  wire pipe_tx1_elec_idle;
  wire pipe_tx1_eqdone;
  wire pipe_tx2_compliance;
  wire pipe_tx2_elec_idle;
  wire pipe_tx2_eqdone;
  wire pipe_tx3_compliance;
  wire pipe_tx3_elec_idle;
  wire pipe_tx3_eqdone;
  wire pipe_tx4_compliance;
  wire pipe_tx4_elec_idle;
  wire pipe_tx4_eqdone;
  wire pipe_tx5_compliance;
  wire pipe_tx5_elec_idle;
  wire pipe_tx5_eqdone;
  wire pipe_tx6_compliance;
  wire pipe_tx6_elec_idle;
  wire pipe_tx6_eqdone;
  wire pipe_tx7_compliance;
  wire pipe_tx7_elec_idle;
  wire pipe_tx7_eqdone;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire powerdown;
  wire reset_n;
  wire [1:0]\resetovrd_disble.reset_reg[4] ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_0 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_1 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_10 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_11 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_12 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_4 ;
  wire [1:0]\resetovrd_disble.reset_reg[4]_5 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_6 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_7 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_8 ;
  wire [31:0]\resetovrd_disble.reset_reg[4]_9 ;
  wire [1:0]\rxeq_control_reg1_reg[1] ;
  wire [1:0]\rxeq_control_reg1_reg[1]_0 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_1 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_2 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_3 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_4 ;
  wire [1:0]\rxeq_control_reg1_reg[1]_5 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5] ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_0 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_1 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_2 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_3 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_4 ;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_5 ;
  wire [2:0]\rxeq_preset_reg1_reg[2] ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_1 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_2 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_3 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_4 ;
  wire [2:0]\rxeq_preset_reg1_reg[2]_5 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3] ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_1 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_2 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_3 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_4 ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_5 ;
  wire [15:0]rxpd;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire speed_change;
  wire speed_change_reg;
  wire sys_reset;
  wire [7:0]txdetectrx;
  wire [7:0]txelecidle;
  wire [1:0]\txeq_control_reg1_reg[1] ;
  wire [1:0]\txeq_control_reg1_reg[1]_0 ;
  wire [1:0]\txeq_control_reg1_reg[1]_1 ;
  wire [1:0]\txeq_control_reg1_reg[1]_2 ;
  wire [1:0]\txeq_control_reg1_reg[1]_3 ;
  wire [1:0]\txeq_control_reg1_reg[1]_4 ;
  wire [1:0]\txeq_control_reg1_reg[1]_5 ;
  wire [5:0]\txeq_deemph_reg1_reg[5] ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_1 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_2 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_3 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_4 ;
  wire [5:0]\txeq_deemph_reg1_reg[5]_5 ;
  wire [3:0]\txeq_preset_reg1_reg[3] ;
  wire [3:0]\txeq_preset_reg1_reg[3]_0 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_1 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_2 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_3 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_4 ;
  wire [3:0]\txeq_preset_reg1_reg[3]_5 ;
  wire [15:0]\txeq_txcoeff_reg[18] ;
  wire [15:0]\txeq_txcoeff_reg[18]_0 ;
  wire [15:0]\txeq_txcoeff_reg[18]_1 ;
  wire [15:0]\txeq_txcoeff_reg[18]_2 ;
  wire [15:0]\txeq_txcoeff_reg[18]_3 ;
  wire [15:0]\txeq_txcoeff_reg[18]_4 ;
  wire [15:0]\txeq_txcoeff_reg[18]_5 ;
  wire [15:0]txpd;
  wire user_lnk_up;
  wire user_reset_int;
  wire user_reset_int_reg;
  wire user_reset_reg;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_force_adapt force_adapt_i
       (.EQ_RXEQ_CONTROL(EQ_RXEQ_CONTROL),
        .EQ_TXEQ_CONTROL(EQ_TXEQ_CONTROL[0]),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX1DATA(pipe_rx1_data_pcie),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol_pcie),
        .PIPERX2DATA(pipe_rx2_data_pcie),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol_pcie),
        .PIPERX3DATA(pipe_rx3_data_pcie),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol_pcie),
        .PIPERX4DATA(pipe_rx4_data_pcie),
        .PIPERX4EQCONTROL(pipe_rx4_eqcontrol_pcie),
        .PIPERX5DATA(pipe_rx5_data_pcie),
        .PIPERX5EQCONTROL(pipe_rx5_eqcontrol_pcie),
        .PIPERX6DATA(pipe_rx6_data_pcie),
        .PIPERX6EQCONTROL(pipe_rx6_eqcontrol_pcie),
        .PIPERX7DATA(pipe_rx7_data_pcie),
        .PIPERX7EQCONTROL(pipe_rx7_eqcontrol_pcie),
        .PIPETXRATE(PIPETXRATE[1]),
        .RXDATA(RXDATA),
        .cfg_current_speed(cfg_current_speed[2]),
        .cfg_ltssm_state(cfg_ltssm_state),
        .p_0_in2_in(p_0_in2_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_userclk2_in(pipe_userclk2_in),
        .\resetovrd_disble.reset_reg[4] (\resetovrd_disble.reset_reg[4]_6 ),
        .\resetovrd_disble.reset_reg[4]_0 (\resetovrd_disble.reset_reg[4]_7 ),
        .\resetovrd_disble.reset_reg[4]_1 (\resetovrd_disble.reset_reg[4]_8 ),
        .\resetovrd_disble.reset_reg[4]_2 (\resetovrd_disble.reset_reg[4]_9 ),
        .\resetovrd_disble.reset_reg[4]_3 (\resetovrd_disble.reset_reg[4]_10 ),
        .\resetovrd_disble.reset_reg[4]_4 (\resetovrd_disble.reset_reg[4]_11 ),
        .\resetovrd_disble.reset_reg[4]_5 (\resetovrd_disble.reset_reg[4]_12 ),
        .\rxeq_control_reg1_reg[1] (\rxeq_control_reg1_reg[1] ),
        .\rxeq_control_reg1_reg[1]_0 (\rxeq_control_reg1_reg[1]_0 ),
        .\rxeq_control_reg1_reg[1]_1 (\rxeq_control_reg1_reg[1]_1 ),
        .\rxeq_control_reg1_reg[1]_2 (\rxeq_control_reg1_reg[1]_2 ),
        .\rxeq_control_reg1_reg[1]_3 (\rxeq_control_reg1_reg[1]_3 ),
        .\rxeq_control_reg1_reg[1]_4 (\rxeq_control_reg1_reg[1]_4 ),
        .\rxeq_control_reg1_reg[1]_5 (\rxeq_control_reg1_reg[1]_5 ),
        .speed_change(speed_change),
        .speed_change_reg2_reg_0(pcie_7vx_i_n_1703),
        .speed_change_reg_0(speed_change_reg));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_7vx pcie_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .D(cfg_tph_stt_read_enable),
        .DOADO(cfg_tph_stt_read_data),
        .EQ_RXEQ_LFFS(EQ_RXEQ_LFFS),
        .EQ_RXEQ_PRESET(EQ_RXEQ_PRESET),
        .EQ_RXEQ_TXPRESET(EQ_RXEQ_TXPRESET),
        .EQ_TXEQ_CONTROL(EQ_TXEQ_CONTROL),
        .EQ_TXEQ_DEEMPH_IN(EQ_TXEQ_DEEMPH_IN),
        .EQ_TXEQ_DEEMPH_OUT(EQ_TXEQ_DEEMPH_OUT),
        .EQ_TXEQ_PRESET(EQ_TXEQ_PRESET),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1DATA(pipe_rx1_data_pcie),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol_pcie),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX2DATA(pipe_rx2_data_pcie),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol_pcie),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX3DATA(pipe_rx3_data_pcie),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol_pcie),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX4DATA(pipe_rx4_data_pcie),
        .PIPERX4EQCONTROL(pipe_rx4_eqcontrol_pcie),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX5DATA(pipe_rx5_data_pcie),
        .PIPERX5EQCONTROL(pipe_rx5_eqcontrol_pcie),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX6DATA(pipe_rx6_data_pcie),
        .PIPERX6EQCONTROL(pipe_rx6_eqcontrol_pcie),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX7DATA(pipe_rx7_data_pcie),
        .PIPERX7EQCONTROL(pipe_rx7_eqcontrol_pcie),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX1CHARISK(PIPETX1CHARISK),
        .PIPETX1DATA(PIPETX1DATA),
        .PIPETX2CHARISK(PIPETX2CHARISK),
        .PIPETX2DATA(PIPETX2DATA),
        .PIPETX3CHARISK(PIPETX3CHARISK),
        .PIPETX3DATA(PIPETX3DATA),
        .PIPETX4CHARISK(PIPETX4CHARISK),
        .PIPETX4DATA(PIPETX4DATA),
        .PIPETX5CHARISK(PIPETX5CHARISK),
        .PIPETX5DATA(PIPETX5DATA),
        .PIPETX6CHARISK(PIPETX6CHARISK),
        .PIPETX6DATA(PIPETX6DATA),
        .PIPETX7CHARISK(PIPETX7CHARISK),
        .PIPETX7DATA(PIPETX7DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .RXCHARISK(RXCHARISK),
        .RXPD(RXPD),
        .TXPD(TXPD),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_input_update_request(cfg_input_update_request),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mc_update_done(cfg_mc_update_done),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .\cplllock_reg1_reg[0] (\cplllock_reg1_reg[0] ),
        .\cplllock_reg1_reg[0]_0 (\cplllock_reg1_reg[0]_0 ),
        .\cplllock_reg1_reg[1] (\cplllock_reg1_reg[1] ),
        .\cplllock_reg1_reg[1]_0 (\cplllock_reg1_reg[1]_0 ),
        .\cplllock_reg1_reg[1]_1 (\cplllock_reg1_reg[1]_1 ),
        .\cplllock_reg1_reg[1]_2 (\cplllock_reg1_reg[1]_2 ),
        .\cplllock_reg1_reg[2] (\cplllock_reg1_reg[2] ),
        .\cplllock_reg1_reg[2]_0 (\cplllock_reg1_reg[2]_0 ),
        .\cplllock_reg1_reg[2]_1 (\cplllock_reg1_reg[2]_1 ),
        .\cplllock_reg1_reg[2]_2 (\cplllock_reg1_reg[2]_2 ),
        .\cplllock_reg1_reg[3] (\cplllock_reg1_reg[3] ),
        .\cplllock_reg1_reg[3]_0 (\cplllock_reg1_reg[3]_0 ),
        .\cplllock_reg1_reg[3]_1 (\cplllock_reg1_reg[3]_1 ),
        .\cplllock_reg1_reg[3]_2 (\cplllock_reg1_reg[3]_2 ),
        .\cplllock_reg1_reg[4] (\cplllock_reg1_reg[4] ),
        .\cplllock_reg1_reg[4]_0 (\cplllock_reg1_reg[4]_0 ),
        .\cplllock_reg1_reg[4]_1 (\cplllock_reg1_reg[4]_1 ),
        .\cplllock_reg1_reg[4]_2 (\cplllock_reg1_reg[4]_2 ),
        .\cplllock_reg1_reg[5] (\cplllock_reg1_reg[5] ),
        .\cplllock_reg1_reg[5]_0 (\cplllock_reg1_reg[5]_0 ),
        .\cplllock_reg1_reg[5]_1 (\cplllock_reg1_reg[5]_1 ),
        .\cplllock_reg1_reg[5]_2 (\cplllock_reg1_reg[5]_2 ),
        .\cplllock_reg1_reg[6] (\cplllock_reg1_reg[6] ),
        .\cplllock_reg1_reg[6]_0 (\cplllock_reg1_reg[6]_0 ),
        .\cplllock_reg1_reg[6]_1 (\cplllock_reg1_reg[6]_1 ),
        .\cplllock_reg1_reg[6]_2 (\cplllock_reg1_reg[6]_2 ),
        .\cplllock_reg1_reg[7] (\cplllock_reg1_reg[7] ),
        .\cplllock_reg1_reg[7]_0 (\cplllock_reg1_reg[7]_0 ),
        .\cplllock_reg1_reg[7]_1 (\cplllock_reg1_reg[7]_1 ),
        .\cplllock_reg1_reg[7]_2 (\cplllock_reg1_reg[7]_2 ),
        .\eq_state_reg[2] (pcie_7vx_i_n_1703),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .out8(cfg_mc_update_request),
        .p_0_in2_in(p_0_in2_in),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_reset_n(pipe_reset_n),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle),
        .pipe_rx1_eq_adapt_done(pipe_rx1_eq_adapt_done),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_eqdone(pipe_rx1_eqdone),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle),
        .pipe_rx2_eq_adapt_done(pipe_rx2_eq_adapt_done),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_eqdone(pipe_rx2_eqdone),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle),
        .pipe_rx3_eq_adapt_done(pipe_rx3_eq_adapt_done),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_eqdone(pipe_rx3_eqdone),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_elec_idle(pipe_rx4_elec_idle),
        .pipe_rx4_eq_adapt_done(pipe_rx4_eq_adapt_done),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_eqdone(pipe_rx4_eqdone),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_elec_idle(pipe_rx5_elec_idle),
        .pipe_rx5_eq_adapt_done(pipe_rx5_eq_adapt_done),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_eqdone(pipe_rx5_eqdone),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_elec_idle(pipe_rx6_elec_idle),
        .pipe_rx6_eq_adapt_done(pipe_rx6_eq_adapt_done),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_eqdone(pipe_rx6_eqdone),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_elec_idle(pipe_rx7_elec_idle),
        .pipe_rx7_eq_adapt_done(pipe_rx7_eq_adapt_done),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_eqdone(pipe_rx7_eqdone),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx1_compliance(pipe_tx1_compliance),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle),
        .pipe_tx1_eqdone(pipe_tx1_eqdone),
        .pipe_tx2_compliance(pipe_tx2_compliance),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle),
        .pipe_tx2_eqdone(pipe_tx2_eqdone),
        .pipe_tx3_compliance(pipe_tx3_compliance),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle),
        .pipe_tx3_eqdone(pipe_tx3_eqdone),
        .pipe_tx4_compliance(pipe_tx4_compliance),
        .pipe_tx4_elec_idle(pipe_tx4_elec_idle),
        .pipe_tx4_eqdone(pipe_tx4_eqdone),
        .pipe_tx5_compliance(pipe_tx5_compliance),
        .pipe_tx5_elec_idle(pipe_tx5_elec_idle),
        .pipe_tx5_eqdone(pipe_tx5_eqdone),
        .pipe_tx6_compliance(pipe_tx6_compliance),
        .pipe_tx6_elec_idle(pipe_tx6_elec_idle),
        .pipe_tx6_eqdone(pipe_tx6_eqdone),
        .pipe_tx7_compliance(pipe_tx7_compliance),
        .pipe_tx7_elec_idle(pipe_tx7_elec_idle),
        .pipe_tx7_eqdone(pipe_tx7_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .reset_n(reset_n),
        .\resetovrd_disble.reset_reg[4] (\resetovrd_disble.reset_reg[4] ),
        .\resetovrd_disble.reset_reg[4]_0 (\resetovrd_disble.reset_reg[4]_0 ),
        .\resetovrd_disble.reset_reg[4]_1 (\resetovrd_disble.reset_reg[4]_1 ),
        .\resetovrd_disble.reset_reg[4]_2 (\resetovrd_disble.reset_reg[4]_2 ),
        .\resetovrd_disble.reset_reg[4]_3 (\resetovrd_disble.reset_reg[4]_3 ),
        .\resetovrd_disble.reset_reg[4]_4 (\resetovrd_disble.reset_reg[4]_4 ),
        .\resetovrd_disble.reset_reg[4]_5 (\resetovrd_disble.reset_reg[4]_5 ),
        .\rxeq_lffs_reg1_reg[5] (\rxeq_lffs_reg1_reg[5] ),
        .\rxeq_lffs_reg1_reg[5]_0 (\rxeq_lffs_reg1_reg[5]_0 ),
        .\rxeq_lffs_reg1_reg[5]_1 (\rxeq_lffs_reg1_reg[5]_1 ),
        .\rxeq_lffs_reg1_reg[5]_2 (\rxeq_lffs_reg1_reg[5]_2 ),
        .\rxeq_lffs_reg1_reg[5]_3 (\rxeq_lffs_reg1_reg[5]_3 ),
        .\rxeq_lffs_reg1_reg[5]_4 (\rxeq_lffs_reg1_reg[5]_4 ),
        .\rxeq_lffs_reg1_reg[5]_5 (\rxeq_lffs_reg1_reg[5]_5 ),
        .\rxeq_preset_reg1_reg[2] (\rxeq_preset_reg1_reg[2] ),
        .\rxeq_preset_reg1_reg[2]_0 (\rxeq_preset_reg1_reg[2]_0 ),
        .\rxeq_preset_reg1_reg[2]_1 (\rxeq_preset_reg1_reg[2]_1 ),
        .\rxeq_preset_reg1_reg[2]_2 (\rxeq_preset_reg1_reg[2]_2 ),
        .\rxeq_preset_reg1_reg[2]_3 (\rxeq_preset_reg1_reg[2]_3 ),
        .\rxeq_preset_reg1_reg[2]_4 (\rxeq_preset_reg1_reg[2]_4 ),
        .\rxeq_preset_reg1_reg[2]_5 (\rxeq_preset_reg1_reg[2]_5 ),
        .\rxeq_txpreset_reg1_reg[3] (\rxeq_txpreset_reg1_reg[3] ),
        .\rxeq_txpreset_reg1_reg[3]_0 (\rxeq_txpreset_reg1_reg[3]_0 ),
        .\rxeq_txpreset_reg1_reg[3]_1 (\rxeq_txpreset_reg1_reg[3]_1 ),
        .\rxeq_txpreset_reg1_reg[3]_2 (\rxeq_txpreset_reg1_reg[3]_2 ),
        .\rxeq_txpreset_reg1_reg[3]_3 (\rxeq_txpreset_reg1_reg[3]_3 ),
        .\rxeq_txpreset_reg1_reg[3]_4 (\rxeq_txpreset_reg1_reg[3]_4 ),
        .\rxeq_txpreset_reg1_reg[3]_5 (\rxeq_txpreset_reg1_reg[3]_5 ),
        .rxpd(rxpd),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .sys_reset(sys_reset),
        .txdetectrx(txdetectrx),
        .txelecidle(txelecidle),
        .\txeq_control_reg1_reg[1] (\txeq_control_reg1_reg[1] ),
        .\txeq_control_reg1_reg[1]_0 (\txeq_control_reg1_reg[1]_0 ),
        .\txeq_control_reg1_reg[1]_1 (\txeq_control_reg1_reg[1]_1 ),
        .\txeq_control_reg1_reg[1]_2 (\txeq_control_reg1_reg[1]_2 ),
        .\txeq_control_reg1_reg[1]_3 (\txeq_control_reg1_reg[1]_3 ),
        .\txeq_control_reg1_reg[1]_4 (\txeq_control_reg1_reg[1]_4 ),
        .\txeq_control_reg1_reg[1]_5 (\txeq_control_reg1_reg[1]_5 ),
        .\txeq_deemph_reg1_reg[5] (\txeq_deemph_reg1_reg[5] ),
        .\txeq_deemph_reg1_reg[5]_0 (\txeq_deemph_reg1_reg[5]_0 ),
        .\txeq_deemph_reg1_reg[5]_1 (\txeq_deemph_reg1_reg[5]_1 ),
        .\txeq_deemph_reg1_reg[5]_2 (\txeq_deemph_reg1_reg[5]_2 ),
        .\txeq_deemph_reg1_reg[5]_3 (\txeq_deemph_reg1_reg[5]_3 ),
        .\txeq_deemph_reg1_reg[5]_4 (\txeq_deemph_reg1_reg[5]_4 ),
        .\txeq_deemph_reg1_reg[5]_5 (\txeq_deemph_reg1_reg[5]_5 ),
        .\txeq_preset_reg1_reg[3] (\txeq_preset_reg1_reg[3] ),
        .\txeq_preset_reg1_reg[3]_0 (\txeq_preset_reg1_reg[3]_0 ),
        .\txeq_preset_reg1_reg[3]_1 (\txeq_preset_reg1_reg[3]_1 ),
        .\txeq_preset_reg1_reg[3]_2 (\txeq_preset_reg1_reg[3]_2 ),
        .\txeq_preset_reg1_reg[3]_3 (\txeq_preset_reg1_reg[3]_3 ),
        .\txeq_preset_reg1_reg[3]_4 (\txeq_preset_reg1_reg[3]_4 ),
        .\txeq_preset_reg1_reg[3]_5 (\txeq_preset_reg1_reg[3]_5 ),
        .\txeq_txcoeff_reg[18] (\txeq_txcoeff_reg[18] ),
        .\txeq_txcoeff_reg[18]_0 (\txeq_txcoeff_reg[18]_0 ),
        .\txeq_txcoeff_reg[18]_1 (\txeq_txcoeff_reg[18]_1 ),
        .\txeq_txcoeff_reg[18]_2 (\txeq_txcoeff_reg[18]_2 ),
        .\txeq_txcoeff_reg[18]_3 (\txeq_txcoeff_reg[18]_3 ),
        .\txeq_txcoeff_reg[18]_4 (\txeq_txcoeff_reg[18]_4 ),
        .\txeq_txcoeff_reg[18]_5 (\txeq_txcoeff_reg[18]_5 ),
        .txpd(txpd),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_reset_int_reg(user_reset_int_reg),
        .user_reset_reg(user_reset_reg));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_init_ctrl_7vx pcie_init_ctrl_7vx_i
       (.Q(Q),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_input_update_request(cfg_input_update_request),
        .cfg_mc_update_done(cfg_mc_update_done),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .out8(cfg_mc_update_request),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_reset_n(pipe_reset_n),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx pcie_tlp_tph_tbl_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .D(cfg_tph_stt_read_enable),
        .DOADO(cfg_tph_stt_read_data),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[0] ,
    \cplllock_reg1_reg[0]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    DRP_GTXRESET);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[0] ;
  output \cplllock_reg1_reg[0]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input DRP_GTXRESET;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_GTXRESET;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1_n_0 ;
  wire \addr_reg[1]_i_1_n_0 ;
  wire \addr_reg[2]_i_1_n_0 ;
  wire \addr_reg[3]_i_1_n_0 ;
  wire \addr_reg[4]_i_1_n_0 ;
  wire \addr_reg[4]_i_2_n_0 ;
  wire \addr_reg[5]_i_1_n_0 ;
  wire \addr_reg[6]_i_1_n_0 ;
  wire \addr_reg[7]_i_1_n_0 ;
  wire \addr_reg[7]_i_2_n_0 ;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3_n_0 ;
  wire \di_reg[0]_i_4_n_0 ;
  wire \di_reg[11]_i_2_n_0 ;
  wire \di_reg[11]_i_3_n_0 ;
  wire \di_reg[11]_i_4_n_0 ;
  wire \di_reg[11]_i_5_n_0 ;
  wire \di_reg[12]_i_2_n_0 ;
  wire \di_reg[12]_i_3_n_0 ;
  wire \di_reg[13]_i_2_n_0 ;
  wire \di_reg[13]_i_3_n_0 ;
  wire \di_reg[14]_i_2_n_0 ;
  wire \di_reg[14]_i_3_n_0 ;
  wire \di_reg[14]_i_4_n_0 ;
  wire \di_reg[14]_i_5_n_0 ;
  wire \di_reg[1]_i_2_n_0 ;
  wire \di_reg[1]_i_3_n_0 ;
  wire \di_reg[1]_i_4_n_0 ;
  wire \di_reg[1]_i_5_n_0 ;
  wire \di_reg[2]_i_2_n_0 ;
  wire \di_reg[2]_i_3_n_0 ;
  wire \di_reg[2]_i_4_n_0 ;
  wire \di_reg[4]_i_2_n_0 ;
  wire \di_reg[4]_i_3_n_0 ;
  wire \di_reg[4]_i_4_n_0 ;
  wire \di_reg[4]_i_5_n_0 ;
  wire \di_reg[5]_i_2_n_0 ;
  wire \di_reg[5]_i_3_n_0 ;
  wire \di_reg[6]_i_2_n_0 ;
  wire \di_reg[6]_i_3_n_0 ;
  wire \di_reg[6]_i_4_n_0 ;
  wire \di_reg[9]_i_2_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__0_n_0 ;
  wire \fsm[1]_i_2__0_n_0 ;
  wire \fsm[1]_i_3__0_n_0 ;
  wire \fsm[1]_i_4__0_n_0 ;
  wire \fsm[6]_i_2_n_0 ;
  wire \fsm[6]_i_3_n_0 ;
  wire \fsm[6]_i_4_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_64_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[3]_i_1_n_0 ;
  wire \index[4]_i_1_n_0 ;
  wire \index[4]_i_2_n_0 ;
  wire \index[4]_i_3_n_0 ;
  wire \index[4]_i_4_n_0 ;
  wire \index[4]_i_5_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1_n_0 ;
  wire \load_cnt[0]_i_2_n_0 ;
  wire mode_i_1_n_0;
  wire mode_i_2_n_0;
  wire mode_i_3_n_0;
  wire mode_reg_n_0;
  wire [7:0]p_1_in;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2_n_0 ),
        .O(\addr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1 
       (.I0(\addr_reg[4]_i_2_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2_n_0 ),
        .O(\addr_reg[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1_n_0 ),
        .Q(p_1_in[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1_n_0 ),
        .Q(p_1_in[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1_n_0 ),
        .Q(p_1_in[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1_n_0 ),
        .Q(p_1_in[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1_n_0 ),
        .Q(p_1_in[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1_n_0 ),
        .Q(p_1_in[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1_n_0 ),
        .Q(p_1_in[6]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1_n_0 ),
        .Q(p_1_in[7]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1 
       (.I0(data13),
        .I1(\di_reg[0]_i_3_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1 
       (.I0(\di_reg[11]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5_n_0 ),
        .I4(\addr_reg[4]_i_2_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1 
       (.I0(\di_reg[12]_i_2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1 
       (.I0(\di_reg[13]_i_2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1 
       (.I0(\di_reg[14]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3_n_0 ),
        .I3(\di_reg[14]_i_4_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1 
       (.I0(\di_reg[1]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3_n_0 ),
        .I3(\di_reg[1]_i_4_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4 
       (.I0(\di_reg[1]_i_5_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1 
       (.I0(\di_reg[2]_i_2_n_0 ),
        .I1(\di_reg[2]_i_3_n_0 ),
        .I2(\di_reg[2]_i_4_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1 
       (.I0(\di_reg[4]_i_2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3_n_0 ),
        .I4(\di_reg[4]_i_4_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5_n_0 ),
        .I5(\di_reg[6]_i_4_n_0 ),
        .O(\di_reg[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1 
       (.I0(\di_reg[5]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1 
       (.I0(\di_reg[6]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1 
       (.I0(\di_reg[9]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1
       (.I0(DRP_FSM[0]),
        .I1(done_i_2_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__8 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__0_n_0 ),
        .I3(\fsm[6]_i_2_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__0 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__0_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__8 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(\fsm[1]_i_2__0_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__0_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__0 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__0 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__0_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__8 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__1 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__8 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__0 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__0 
       (.I0(\fsm[6]_i_2_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3_n_0 ),
        .I4(\fsm[6]_i_4_n_0 ),
        .O(\fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_18__3 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_64_n_0 ),
        .O(\cplllock_reg1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_64_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__3 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_56__3 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(p_1_in[7]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_57 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(p_1_in[6]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(p_1_in[5]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(p_1_in[4]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(p_1_in[3]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(p_1_in[2]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(p_1_in[1]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(p_1_in[0]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_64 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_64_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_GTXRESET),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1 
       (.I0(\fsm[1]_i_3__0_n_0 ),
        .I1(\index[4]_i_5_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1 
       (.I0(\fsm[1]_i_3__0_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5_n_0 ),
        .O(\index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1 
       (.I0(\fsm[1]_i_3__0_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5_n_0 ),
        .O(\index[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1 
       (.I0(\fsm[1]_i_3__0_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5_n_0 ),
        .O(\index[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3_n_0 ),
        .O(\index[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2 
       (.I0(\fsm[1]_i_3__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4_n_0 ),
        .I4(\index[4]_i_5_n_0 ),
        .O(\index[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1_n_0 ),
        .D(\index[0]_i_1_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1_n_0 ),
        .D(\index[1]_i_1_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1_n_0 ),
        .D(\index[2]_i_1_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1_n_0 ),
        .D(\index[3]_i_1_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1_n_0 ),
        .D(\index[4]_i_2_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2_n_0 ),
        .O(\load_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3_n_0),
        .O(mode_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3
       (.I0(\fsm[0]_i_2__0_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_1
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[1] ,
    \cplllock_reg1_reg[1]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[1] ;
  output \cplllock_reg1_reg[1]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__0_n_0 ;
  wire \addr_reg[1]_i_1__0_n_0 ;
  wire \addr_reg[2]_i_1__0_n_0 ;
  wire \addr_reg[3]_i_1__0_n_0 ;
  wire \addr_reg[4]_i_1__0_n_0 ;
  wire \addr_reg[4]_i_2__0_n_0 ;
  wire \addr_reg[5]_i_1__0_n_0 ;
  wire \addr_reg[6]_i_1__0_n_0 ;
  wire \addr_reg[7]_i_1__0_n_0 ;
  wire \addr_reg[7]_i_2__0_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__0_n_0 ;
  wire \di_reg[0]_i_4__0_n_0 ;
  wire \di_reg[11]_i_2__0_n_0 ;
  wire \di_reg[11]_i_3__0_n_0 ;
  wire \di_reg[11]_i_4__0_n_0 ;
  wire \di_reg[11]_i_5__0_n_0 ;
  wire \di_reg[12]_i_2__0_n_0 ;
  wire \di_reg[12]_i_3__0_n_0 ;
  wire \di_reg[13]_i_2__0_n_0 ;
  wire \di_reg[13]_i_3__0_n_0 ;
  wire \di_reg[14]_i_2__0_n_0 ;
  wire \di_reg[14]_i_3__0_n_0 ;
  wire \di_reg[14]_i_4__0_n_0 ;
  wire \di_reg[14]_i_5__0_n_0 ;
  wire \di_reg[1]_i_2__0_n_0 ;
  wire \di_reg[1]_i_3__0_n_0 ;
  wire \di_reg[1]_i_4__0_n_0 ;
  wire \di_reg[1]_i_5__0_n_0 ;
  wire \di_reg[2]_i_2__0_n_0 ;
  wire \di_reg[2]_i_3__0_n_0 ;
  wire \di_reg[2]_i_4__0_n_0 ;
  wire \di_reg[4]_i_2__0_n_0 ;
  wire \di_reg[4]_i_3__0_n_0 ;
  wire \di_reg[4]_i_4__0_n_0 ;
  wire \di_reg[4]_i_5__0_n_0 ;
  wire \di_reg[5]_i_2__0_n_0 ;
  wire \di_reg[5]_i_3__0_n_0 ;
  wire \di_reg[6]_i_2__0_n_0 ;
  wire \di_reg[6]_i_3__0_n_0 ;
  wire \di_reg[6]_i_4__0_n_0 ;
  wire \di_reg[9]_i_2__0_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__0_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__3_n_0 ;
  wire \fsm[1]_i_2__3_n_0 ;
  wire \fsm[1]_i_3__2_n_0 ;
  wire \fsm[1]_i_4__2_n_0 ;
  wire \fsm[6]_i_2__0_n_0 ;
  wire \fsm[6]_i_3__0_n_0 ;
  wire \fsm[6]_i_4__0_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_66_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__0_n_0 ;
  wire \index[1]_i_1__0_n_0 ;
  wire \index[2]_i_1__0_n_0 ;
  wire \index[3]_i_1__0_n_0 ;
  wire \index[4]_i_1__0_n_0 ;
  wire \index[4]_i_2__0_n_0 ;
  wire \index[4]_i_3__0_n_0 ;
  wire \index[4]_i_4__0_n_0 ;
  wire \index[4]_i_5__0_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__1_n_0 ;
  wire \load_cnt[0]_i_2__0_n_0 ;
  wire mode_i_1__0_n_0;
  wire mode_i_2__0_n_0;
  wire mode_i_3__1_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__0_n_0 ),
        .O(\addr_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__0_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__0 
       (.I0(\addr_reg[4]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__0 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__0_n_0 ),
        .O(\addr_reg[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__0 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__0_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__0 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__0_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__0_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__0 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__0 
       (.I0(\di_reg[11]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__0_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__0_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__0 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__0 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__0_n_0 ),
        .I4(\addr_reg[4]_i_2__0_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__0 
       (.I0(\di_reg[12]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__0_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__0 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__0 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__0 
       (.I0(\di_reg[13]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__0_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__0 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__0 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__0 
       (.I0(\di_reg[14]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__0_n_0 ),
        .I3(\di_reg[14]_i_4__0_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__0_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__0 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__0 
       (.I0(\di_reg[1]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__0_n_0 ),
        .I3(\di_reg[1]_i_4__0_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__0 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__0 
       (.I0(\di_reg[1]_i_5__0_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__0 
       (.I0(\di_reg[2]_i_2__0_n_0 ),
        .I1(\di_reg[2]_i_3__0_n_0 ),
        .I2(\di_reg[2]_i_4__0_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__0 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__0 
       (.I0(\di_reg[4]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__0_n_0 ),
        .I4(\di_reg[4]_i_4__0_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__0 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__0 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__0_n_0 ),
        .I5(\di_reg[6]_i_4__0_n_0 ),
        .O(\di_reg[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__0 
       (.I0(\di_reg[5]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__0_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__0_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__0 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__0 
       (.I0(\di_reg[6]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__0_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__0_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__0 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__0 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__0 
       (.I0(\di_reg[9]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__0 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__1
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__0_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__0
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__10 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__3_n_0 ),
        .I3(\fsm[6]_i_2__0_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__3 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__2_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__10 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(\fsm[1]_i_2__3_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__2_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__3 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__2 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__2_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__2 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__10 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__4 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__10 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__2 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__2 
       (.I0(\fsm[6]_i_2__0_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__0 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__0_n_0 ),
        .I4(\fsm[6]_i_4__0_n_0 ),
        .O(\fsm[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__0 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__0 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__0 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__0 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__0 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__0 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__0 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__0 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__0 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__0 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__0 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__0 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__0 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_34__3 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_35__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__0 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_66_n_0 ),
        .O(\cplllock_reg1_reg[1] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__0 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_66_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_57__3 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__0 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__0 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__0 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__0 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__0 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_64__3 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_65__3 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_66 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_66_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__0 
       (.I0(\fsm[1]_i_3__2_n_0 ),
        .I1(\index[4]_i_5__0_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__0 
       (.I0(\fsm[1]_i_3__2_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__0_n_0 ),
        .O(\index[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__0 
       (.I0(\fsm[1]_i_3__2_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__0_n_0 ),
        .O(\index[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__0 
       (.I0(\fsm[1]_i_3__2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__0_n_0 ),
        .O(\index[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__0 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__0_n_0 ),
        .O(\index[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__0 
       (.I0(\fsm[1]_i_3__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__0_n_0 ),
        .I4(\index[4]_i_5__0_n_0 ),
        .O(\index[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__0 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__0 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__0_n_0 ),
        .D(\index[0]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__0_n_0 ),
        .D(\index[1]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__0_n_0 ),
        .D(\index[2]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__0_n_0 ),
        .D(\index[3]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__0_n_0 ),
        .D(\index[4]_i_2__0_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__1 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__0_n_0 ),
        .O(\load_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__0 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__1_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__0
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__0_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__1_n_0),
        .O(mode_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__0
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__1
       (.I0(\fsm[0]_i_2__3_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__0_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_13
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[3]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[3]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__2_n_0 ;
  wire \addr_reg[1]_i_1__2_n_0 ;
  wire \addr_reg[2]_i_1__2_n_0 ;
  wire \addr_reg[3]_i_1__2_n_0 ;
  wire \addr_reg[4]_i_1__2_n_0 ;
  wire \addr_reg[4]_i_2__2_n_0 ;
  wire \addr_reg[5]_i_1__2_n_0 ;
  wire \addr_reg[6]_i_1__2_n_0 ;
  wire \addr_reg[7]_i_1__2_n_0 ;
  wire \addr_reg[7]_i_2__2_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[3]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__2_n_0 ;
  wire \di_reg[0]_i_4__2_n_0 ;
  wire \di_reg[11]_i_2__2_n_0 ;
  wire \di_reg[11]_i_3__2_n_0 ;
  wire \di_reg[11]_i_4__2_n_0 ;
  wire \di_reg[11]_i_5__2_n_0 ;
  wire \di_reg[12]_i_2__2_n_0 ;
  wire \di_reg[12]_i_3__2_n_0 ;
  wire \di_reg[13]_i_2__2_n_0 ;
  wire \di_reg[13]_i_3__2_n_0 ;
  wire \di_reg[14]_i_2__2_n_0 ;
  wire \di_reg[14]_i_3__2_n_0 ;
  wire \di_reg[14]_i_4__2_n_0 ;
  wire \di_reg[14]_i_5__2_n_0 ;
  wire \di_reg[1]_i_2__2_n_0 ;
  wire \di_reg[1]_i_3__2_n_0 ;
  wire \di_reg[1]_i_4__2_n_0 ;
  wire \di_reg[1]_i_5__2_n_0 ;
  wire \di_reg[2]_i_2__2_n_0 ;
  wire \di_reg[2]_i_3__2_n_0 ;
  wire \di_reg[2]_i_4__2_n_0 ;
  wire \di_reg[4]_i_2__2_n_0 ;
  wire \di_reg[4]_i_3__2_n_0 ;
  wire \di_reg[4]_i_4__2_n_0 ;
  wire \di_reg[4]_i_5__2_n_0 ;
  wire \di_reg[5]_i_2__2_n_0 ;
  wire \di_reg[5]_i_3__2_n_0 ;
  wire \di_reg[6]_i_2__2_n_0 ;
  wire \di_reg[6]_i_3__2_n_0 ;
  wire \di_reg[6]_i_4__2_n_0 ;
  wire \di_reg[9]_i_2__2_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__2_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__7_n_0 ;
  wire \fsm[1]_i_2__7_n_0 ;
  wire \fsm[1]_i_3__6_n_0 ;
  wire \fsm[1]_i_4__6_n_0 ;
  wire \fsm[6]_i_2__2_n_0 ;
  wire \fsm[6]_i_3__2_n_0 ;
  wire \fsm[6]_i_4__2_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_66__0_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__2_n_0 ;
  wire \index[1]_i_1__2_n_0 ;
  wire \index[2]_i_1__2_n_0 ;
  wire \index[3]_i_1__2_n_0 ;
  wire \index[4]_i_1__2_n_0 ;
  wire \index[4]_i_2__2_n_0 ;
  wire \index[4]_i_3__2_n_0 ;
  wire \index[4]_i_4__2_n_0 ;
  wire \index[4]_i_5__2_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__3_n_0 ;
  wire \load_cnt[0]_i_2__2_n_0 ;
  wire mode_i_1__2_n_0;
  wire mode_i_2__2_n_0;
  wire mode_i_3__3_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__2_n_0 ),
        .O(\addr_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__2_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__2 
       (.I0(\addr_reg[4]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__2 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__2_n_0 ),
        .O(\addr_reg[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__2 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__2_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__2 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__2_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__2_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__2 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__2 
       (.I0(\di_reg[11]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__2_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__2_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__2 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__2 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__2_n_0 ),
        .I4(\addr_reg[4]_i_2__2_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__2 
       (.I0(\di_reg[12]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__2_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__2 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__2 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__2 
       (.I0(\di_reg[13]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__2_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__2 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__2 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__2 
       (.I0(\di_reg[14]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__2_n_0 ),
        .I3(\di_reg[14]_i_4__2_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__2_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__2 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__2 
       (.I0(\di_reg[1]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__2_n_0 ),
        .I3(\di_reg[1]_i_4__2_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__2 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__2 
       (.I0(\di_reg[1]_i_5__2_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__2 
       (.I0(\di_reg[2]_i_2__2_n_0 ),
        .I1(\di_reg[2]_i_3__2_n_0 ),
        .I2(\di_reg[2]_i_4__2_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__2 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__2 
       (.I0(\di_reg[4]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__2_n_0 ),
        .I4(\di_reg[4]_i_4__2_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__2 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__2 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__2_n_0 ),
        .I5(\di_reg[6]_i_4__2_n_0 ),
        .O(\di_reg[4]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__2 
       (.I0(\di_reg[5]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__2_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__2_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__2 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__2 
       (.I0(\di_reg[6]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__2_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__2_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__2 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__2 
       (.I0(\di_reg[9]_i_2__2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__2 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__3
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__2_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__2
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__12 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__7_n_0 ),
        .I3(\fsm[6]_i_2__2_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__7 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__6_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__12 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(\fsm[1]_i_2__7_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__6_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__7 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__6 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__6_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__6 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__12 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__8 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__12 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__4 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__4 
       (.I0(\fsm[6]_i_2__2_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__2 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__2_n_0 ),
        .I4(\fsm[6]_i_4__2_n_0 ),
        .O(\fsm[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__2 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__2 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__2 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__2 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__2 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__2 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__2 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__2 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__2 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__2 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__2 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__2 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_34__4 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_35__4 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__2 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_66__0_n_0 ),
        .O(\cplllock_reg1_reg[3] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__2 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_66__0_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_57__4 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__2 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__2 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__2 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__2 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_64__4 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_65__4 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_66__0 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_66__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__2 
       (.I0(\fsm[1]_i_3__6_n_0 ),
        .I1(\index[4]_i_5__2_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__2 
       (.I0(\fsm[1]_i_3__6_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__2_n_0 ),
        .O(\index[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__2 
       (.I0(\fsm[1]_i_3__6_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__2_n_0 ),
        .O(\index[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__2 
       (.I0(\fsm[1]_i_3__6_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__2_n_0 ),
        .O(\index[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__2 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__2_n_0 ),
        .O(\index[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__2 
       (.I0(\fsm[1]_i_3__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__2_n_0 ),
        .I4(\index[4]_i_5__2_n_0 ),
        .O(\index[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__2 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__2 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__2 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__2_n_0 ),
        .D(\index[0]_i_1__2_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__2_n_0 ),
        .D(\index[1]_i_1__2_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__2_n_0 ),
        .D(\index[2]_i_1__2_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__2_n_0 ),
        .D(\index[3]_i_1__2_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__2_n_0 ),
        .D(\index[4]_i_2__2_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__3 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__2_n_0 ),
        .O(\load_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__2 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__3_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__2
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__2_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__3_n_0),
        .O(mode_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__2
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__3
       (.I0(\fsm[0]_i_2__7_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__2_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_19
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[4] ,
    \cplllock_reg1_reg[4]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[4] ;
  output \cplllock_reg1_reg[4]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__3_n_0 ;
  wire \addr_reg[1]_i_1__3_n_0 ;
  wire \addr_reg[2]_i_1__3_n_0 ;
  wire \addr_reg[3]_i_1__3_n_0 ;
  wire \addr_reg[4]_i_1__3_n_0 ;
  wire \addr_reg[4]_i_2__3_n_0 ;
  wire \addr_reg[5]_i_1__3_n_0 ;
  wire \addr_reg[6]_i_1__3_n_0 ;
  wire \addr_reg[7]_i_1__3_n_0 ;
  wire \addr_reg[7]_i_2__3_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__3_n_0 ;
  wire \di_reg[0]_i_4__3_n_0 ;
  wire \di_reg[11]_i_2__3_n_0 ;
  wire \di_reg[11]_i_3__3_n_0 ;
  wire \di_reg[11]_i_4__3_n_0 ;
  wire \di_reg[11]_i_5__3_n_0 ;
  wire \di_reg[12]_i_2__3_n_0 ;
  wire \di_reg[12]_i_3__3_n_0 ;
  wire \di_reg[13]_i_2__3_n_0 ;
  wire \di_reg[13]_i_3__3_n_0 ;
  wire \di_reg[14]_i_2__3_n_0 ;
  wire \di_reg[14]_i_3__3_n_0 ;
  wire \di_reg[14]_i_4__3_n_0 ;
  wire \di_reg[14]_i_5__3_n_0 ;
  wire \di_reg[1]_i_2__3_n_0 ;
  wire \di_reg[1]_i_3__3_n_0 ;
  wire \di_reg[1]_i_4__3_n_0 ;
  wire \di_reg[1]_i_5__3_n_0 ;
  wire \di_reg[2]_i_2__3_n_0 ;
  wire \di_reg[2]_i_3__3_n_0 ;
  wire \di_reg[2]_i_4__3_n_0 ;
  wire \di_reg[4]_i_2__3_n_0 ;
  wire \di_reg[4]_i_3__3_n_0 ;
  wire \di_reg[4]_i_4__3_n_0 ;
  wire \di_reg[4]_i_5__3_n_0 ;
  wire \di_reg[5]_i_2__3_n_0 ;
  wire \di_reg[5]_i_3__3_n_0 ;
  wire \di_reg[6]_i_2__3_n_0 ;
  wire \di_reg[6]_i_3__3_n_0 ;
  wire \di_reg[6]_i_4__3_n_0 ;
  wire \di_reg[9]_i_2__3_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__3_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__9_n_0 ;
  wire \fsm[1]_i_2__9_n_0 ;
  wire \fsm[1]_i_3__8_n_0 ;
  wire \fsm[1]_i_4__8_n_0 ;
  wire \fsm[6]_i_2__3_n_0 ;
  wire \fsm[6]_i_3__3_n_0 ;
  wire \fsm[6]_i_4__3_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_64__1_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__3_n_0 ;
  wire \index[1]_i_1__3_n_0 ;
  wire \index[2]_i_1__3_n_0 ;
  wire \index[3]_i_1__3_n_0 ;
  wire \index[4]_i_1__3_n_0 ;
  wire \index[4]_i_2__3_n_0 ;
  wire \index[4]_i_3__3_n_0 ;
  wire \index[4]_i_4__3_n_0 ;
  wire \index[4]_i_5__3_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__4_n_0 ;
  wire \load_cnt[0]_i_2__3_n_0 ;
  wire mode_i_1__3_n_0;
  wire mode_i_2__3_n_0;
  wire mode_i_3__4_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__3_n_0 ),
        .O(\addr_reg[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__3_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__3 
       (.I0(\addr_reg[4]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__3 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__3_n_0 ),
        .O(\addr_reg[7]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__3 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__3_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__3 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__3_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__3_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__3 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__3 
       (.I0(\di_reg[11]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__3_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__3_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__3 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__3 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__3_n_0 ),
        .I4(\addr_reg[4]_i_2__3_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__3 
       (.I0(\di_reg[12]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__3_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__3 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__3 
       (.I0(\di_reg[13]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__3_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__3 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__3 
       (.I0(\di_reg[14]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__3_n_0 ),
        .I3(\di_reg[14]_i_4__3_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__3_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__3 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__3 
       (.I0(\di_reg[1]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__3_n_0 ),
        .I3(\di_reg[1]_i_4__3_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__3 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__3 
       (.I0(\di_reg[1]_i_5__3_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__3 
       (.I0(\di_reg[2]_i_2__3_n_0 ),
        .I1(\di_reg[2]_i_3__3_n_0 ),
        .I2(\di_reg[2]_i_4__3_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__3 
       (.I0(\di_reg[4]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__3_n_0 ),
        .I4(\di_reg[4]_i_4__3_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__3 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__3 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__3_n_0 ),
        .I5(\di_reg[6]_i_4__3_n_0 ),
        .O(\di_reg[4]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__3 
       (.I0(\di_reg[5]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__3_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__3_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__3 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__3 
       (.I0(\di_reg[6]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__3_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__3_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__3 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__3 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__3 
       (.I0(\di_reg[9]_i_2__3_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__3 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__4
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__3_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__3
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__13 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__9_n_0 ),
        .I3(\fsm[6]_i_2__3_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__9 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__8_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__13 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(\fsm[1]_i_2__9_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__8_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__9 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__8 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__8_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__8 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__13 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__10 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__13 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__5 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__5 
       (.I0(\fsm[6]_i_2__3_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__3 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__3_n_0 ),
        .I4(\fsm[6]_i_4__3_n_0 ),
        .O(\fsm[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_18__5 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_19__1 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__3 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__3 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__3 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__3 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__3 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__3 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__3 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__3 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__3 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__3 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__3 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__3 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__3 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__3 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_64__1_n_0 ),
        .O(\cplllock_reg1_reg[4] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__3 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_64__1_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__5 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_56__5 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_57__1 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__3 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__3 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__3 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__3 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__3 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__3 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_64__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_64__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__3 
       (.I0(\fsm[1]_i_3__8_n_0 ),
        .I1(\index[4]_i_5__3_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__3 
       (.I0(\fsm[1]_i_3__8_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__3_n_0 ),
        .O(\index[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__3 
       (.I0(\fsm[1]_i_3__8_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__3_n_0 ),
        .O(\index[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__3 
       (.I0(\fsm[1]_i_3__8_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__3_n_0 ),
        .O(\index[3]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__3 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__3_n_0 ),
        .O(\index[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__3 
       (.I0(\fsm[1]_i_3__8_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__3_n_0 ),
        .I4(\index[4]_i_5__3_n_0 ),
        .O(\index[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__3 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__3 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__3 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__3_n_0 ),
        .D(\index[0]_i_1__3_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__3_n_0 ),
        .D(\index[1]_i_1__3_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__3_n_0 ),
        .D(\index[2]_i_1__3_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__3_n_0 ),
        .D(\index[3]_i_1__3_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__3_n_0 ),
        .D(\index[4]_i_2__3_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__4 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__3_n_0 ),
        .O(\load_cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__3 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__4_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__3
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__3_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__4_n_0),
        .O(mode_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__3
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__4
       (.I0(\fsm[0]_i_2__9_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__3_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_26
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[5]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[5]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__4_n_0 ;
  wire \addr_reg[1]_i_1__4_n_0 ;
  wire \addr_reg[2]_i_1__4_n_0 ;
  wire \addr_reg[3]_i_1__4_n_0 ;
  wire \addr_reg[4]_i_1__4_n_0 ;
  wire \addr_reg[4]_i_2__4_n_0 ;
  wire \addr_reg[5]_i_1__4_n_0 ;
  wire \addr_reg[6]_i_1__4_n_0 ;
  wire \addr_reg[7]_i_1__4_n_0 ;
  wire \addr_reg[7]_i_2__4_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__4_n_0 ;
  wire \di_reg[0]_i_4__4_n_0 ;
  wire \di_reg[11]_i_2__4_n_0 ;
  wire \di_reg[11]_i_3__4_n_0 ;
  wire \di_reg[11]_i_4__4_n_0 ;
  wire \di_reg[11]_i_5__4_n_0 ;
  wire \di_reg[12]_i_2__4_n_0 ;
  wire \di_reg[12]_i_3__4_n_0 ;
  wire \di_reg[13]_i_2__4_n_0 ;
  wire \di_reg[13]_i_3__4_n_0 ;
  wire \di_reg[14]_i_2__4_n_0 ;
  wire \di_reg[14]_i_3__4_n_0 ;
  wire \di_reg[14]_i_4__4_n_0 ;
  wire \di_reg[14]_i_5__4_n_0 ;
  wire \di_reg[1]_i_2__4_n_0 ;
  wire \di_reg[1]_i_3__4_n_0 ;
  wire \di_reg[1]_i_4__4_n_0 ;
  wire \di_reg[1]_i_5__4_n_0 ;
  wire \di_reg[2]_i_2__4_n_0 ;
  wire \di_reg[2]_i_3__4_n_0 ;
  wire \di_reg[2]_i_4__4_n_0 ;
  wire \di_reg[4]_i_2__4_n_0 ;
  wire \di_reg[4]_i_3__4_n_0 ;
  wire \di_reg[4]_i_4__4_n_0 ;
  wire \di_reg[4]_i_5__4_n_0 ;
  wire \di_reg[5]_i_2__4_n_0 ;
  wire \di_reg[5]_i_3__4_n_0 ;
  wire \di_reg[6]_i_2__4_n_0 ;
  wire \di_reg[6]_i_3__4_n_0 ;
  wire \di_reg[6]_i_4__4_n_0 ;
  wire \di_reg[9]_i_2__4_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__4_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__12_n_0 ;
  wire \fsm[1]_i_2__12_n_0 ;
  wire \fsm[1]_i_3__10_n_0 ;
  wire \fsm[1]_i_4__10_n_0 ;
  wire \fsm[6]_i_2__4_n_0 ;
  wire \fsm[6]_i_3__4_n_0 ;
  wire \fsm[6]_i_4__4_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_66__1_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__4_n_0 ;
  wire \index[1]_i_1__4_n_0 ;
  wire \index[2]_i_1__4_n_0 ;
  wire \index[3]_i_1__4_n_0 ;
  wire \index[4]_i_1__4_n_0 ;
  wire \index[4]_i_2__4_n_0 ;
  wire \index[4]_i_3__4_n_0 ;
  wire \index[4]_i_4__4_n_0 ;
  wire \index[4]_i_5__4_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__6_n_0 ;
  wire \load_cnt[0]_i_2__4_n_0 ;
  wire mode_i_1__4_n_0;
  wire mode_i_2__4_n_0;
  wire mode_i_3__6_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__4_n_0 ),
        .O(\addr_reg[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__4_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__4 
       (.I0(\addr_reg[4]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__4 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__4_n_0 ),
        .O(\addr_reg[7]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__4 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__4_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__4 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__4_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__4_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__4 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__4 
       (.I0(\di_reg[11]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__4_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__4_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__4 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__4 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__4_n_0 ),
        .I4(\addr_reg[4]_i_2__4_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__4 
       (.I0(\di_reg[12]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__4_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__4 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__4 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__4 
       (.I0(\di_reg[13]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__4_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__4 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__4 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__4 
       (.I0(\di_reg[14]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__4_n_0 ),
        .I3(\di_reg[14]_i_4__4_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__4_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__4 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__4 
       (.I0(\di_reg[1]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__4_n_0 ),
        .I3(\di_reg[1]_i_4__4_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__4 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__4 
       (.I0(\di_reg[1]_i_5__4_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__4 
       (.I0(\di_reg[2]_i_2__4_n_0 ),
        .I1(\di_reg[2]_i_3__4_n_0 ),
        .I2(\di_reg[2]_i_4__4_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__4 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__4 
       (.I0(\di_reg[4]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__4_n_0 ),
        .I4(\di_reg[4]_i_4__4_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__4 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__4 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__4_n_0 ),
        .I5(\di_reg[6]_i_4__4_n_0 ),
        .O(\di_reg[4]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__4 
       (.I0(\di_reg[5]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__4_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__4_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__4 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__4 
       (.I0(\di_reg[6]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__4_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__4_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__4 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__4 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__4 
       (.I0(\di_reg[9]_i_2__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__4 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__6
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__4_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__4
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__15 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__12_n_0 ),
        .I3(\fsm[6]_i_2__4_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__12 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__10_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__15 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(\fsm[1]_i_2__12_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__10_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__12 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__10 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__10_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__10 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__15 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__13 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__15 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__7 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__7 
       (.I0(\fsm[6]_i_2__4_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__4 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__4_n_0 ),
        .I4(\fsm[6]_i_4__4_n_0 ),
        .O(\fsm[6]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__4 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__4 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__4 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__4 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__4 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__4 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__4 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__4 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__4 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__4 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__4 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__4 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__4 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__4 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_34__5 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_35__5 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__4 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_66__1_n_0 ),
        .O(\cplllock_reg1_reg[5] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__4 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_66__1_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_57__5 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__4 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__4 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__4 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__4 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__4 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__4 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_64__5 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_65__5 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_66__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_66__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__4 
       (.I0(\fsm[1]_i_3__10_n_0 ),
        .I1(\index[4]_i_5__4_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__4 
       (.I0(\fsm[1]_i_3__10_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__4_n_0 ),
        .O(\index[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__4 
       (.I0(\fsm[1]_i_3__10_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__4_n_0 ),
        .O(\index[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__4 
       (.I0(\fsm[1]_i_3__10_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__4_n_0 ),
        .O(\index[3]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__4 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__4_n_0 ),
        .O(\index[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__4 
       (.I0(\fsm[1]_i_3__10_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__4_n_0 ),
        .I4(\index[4]_i_5__4_n_0 ),
        .O(\index[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__4 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__4 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__4 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__4_n_0 ),
        .D(\index[0]_i_1__4_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__4_n_0 ),
        .D(\index[1]_i_1__4_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__4_n_0 ),
        .D(\index[2]_i_1__4_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__4_n_0 ),
        .D(\index[3]_i_1__4_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__4_n_0 ),
        .D(\index[4]_i_2__4_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__6 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__4_n_0 ),
        .O(\load_cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__4 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__6_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__4
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__4_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__6_n_0),
        .O(mode_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__4
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__6
       (.I0(\fsm[0]_i_2__12_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__4_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_32
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[6]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[6]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__5_n_0 ;
  wire \addr_reg[1]_i_1__5_n_0 ;
  wire \addr_reg[2]_i_1__5_n_0 ;
  wire \addr_reg[3]_i_1__5_n_0 ;
  wire \addr_reg[4]_i_1__5_n_0 ;
  wire \addr_reg[4]_i_2__5_n_0 ;
  wire \addr_reg[5]_i_1__5_n_0 ;
  wire \addr_reg[6]_i_1__5_n_0 ;
  wire \addr_reg[7]_i_1__5_n_0 ;
  wire \addr_reg[7]_i_2__5_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__5_n_0 ;
  wire \di_reg[0]_i_4__5_n_0 ;
  wire \di_reg[11]_i_2__5_n_0 ;
  wire \di_reg[11]_i_3__5_n_0 ;
  wire \di_reg[11]_i_4__5_n_0 ;
  wire \di_reg[11]_i_5__5_n_0 ;
  wire \di_reg[12]_i_2__5_n_0 ;
  wire \di_reg[12]_i_3__5_n_0 ;
  wire \di_reg[13]_i_2__5_n_0 ;
  wire \di_reg[13]_i_3__5_n_0 ;
  wire \di_reg[14]_i_2__5_n_0 ;
  wire \di_reg[14]_i_3__5_n_0 ;
  wire \di_reg[14]_i_4__5_n_0 ;
  wire \di_reg[14]_i_5__5_n_0 ;
  wire \di_reg[1]_i_2__5_n_0 ;
  wire \di_reg[1]_i_3__5_n_0 ;
  wire \di_reg[1]_i_4__5_n_0 ;
  wire \di_reg[1]_i_5__5_n_0 ;
  wire \di_reg[2]_i_2__5_n_0 ;
  wire \di_reg[2]_i_3__5_n_0 ;
  wire \di_reg[2]_i_4__5_n_0 ;
  wire \di_reg[4]_i_2__5_n_0 ;
  wire \di_reg[4]_i_3__5_n_0 ;
  wire \di_reg[4]_i_4__5_n_0 ;
  wire \di_reg[4]_i_5__5_n_0 ;
  wire \di_reg[5]_i_2__5_n_0 ;
  wire \di_reg[5]_i_3__5_n_0 ;
  wire \di_reg[6]_i_2__5_n_0 ;
  wire \di_reg[6]_i_3__5_n_0 ;
  wire \di_reg[6]_i_4__5_n_0 ;
  wire \di_reg[9]_i_2__5_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__5_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__14_n_0 ;
  wire \fsm[1]_i_2__14_n_0 ;
  wire \fsm[1]_i_3__12_n_0 ;
  wire \fsm[1]_i_4__12_n_0 ;
  wire \fsm[6]_i_2__5_n_0 ;
  wire \fsm[6]_i_3__5_n_0 ;
  wire \fsm[6]_i_4__5_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_64__2_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__5_n_0 ;
  wire \index[1]_i_1__5_n_0 ;
  wire \index[2]_i_1__5_n_0 ;
  wire \index[3]_i_1__5_n_0 ;
  wire \index[4]_i_1__5_n_0 ;
  wire \index[4]_i_2__5_n_0 ;
  wire \index[4]_i_3__5_n_0 ;
  wire \index[4]_i_4__5_n_0 ;
  wire \index[4]_i_5__5_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__7_n_0 ;
  wire \load_cnt[0]_i_2__5_n_0 ;
  wire mode_i_1__5_n_0;
  wire mode_i_2__5_n_0;
  wire mode_i_3__7_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__5_n_0 ),
        .O(\addr_reg[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__5_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__5 
       (.I0(\addr_reg[4]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__5 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__5_n_0 ),
        .O(\addr_reg[7]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__5 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__5_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__5 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__5_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__5_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__5 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__5 
       (.I0(\di_reg[11]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__5_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__5_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__5 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__5 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__5_n_0 ),
        .I4(\addr_reg[4]_i_2__5_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__5 
       (.I0(\di_reg[12]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__5_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__5 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__5 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__5 
       (.I0(\di_reg[13]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__5_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__5 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__5 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__5 
       (.I0(\di_reg[14]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__5_n_0 ),
        .I3(\di_reg[14]_i_4__5_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__5_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__5 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__5 
       (.I0(\di_reg[1]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__5_n_0 ),
        .I3(\di_reg[1]_i_4__5_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__5 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__5 
       (.I0(\di_reg[1]_i_5__5_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__5 
       (.I0(\di_reg[2]_i_2__5_n_0 ),
        .I1(\di_reg[2]_i_3__5_n_0 ),
        .I2(\di_reg[2]_i_4__5_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__5 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__5 
       (.I0(\di_reg[4]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__5_n_0 ),
        .I4(\di_reg[4]_i_4__5_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__5 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__5 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__5_n_0 ),
        .I5(\di_reg[6]_i_4__5_n_0 ),
        .O(\di_reg[4]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__5 
       (.I0(\di_reg[5]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__5_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__5_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__5 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__5 
       (.I0(\di_reg[6]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__5_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__5_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__5 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__5 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__5 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__5 
       (.I0(\di_reg[9]_i_2__5_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__5 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__7
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__5_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__5
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__16 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__14_n_0 ),
        .I3(\fsm[6]_i_2__5_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__14 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__12_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__16 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(\fsm[1]_i_2__14_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__12_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__14 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__12 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__12_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__12 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__16 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__15 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__16 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__8 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__8 
       (.I0(\fsm[6]_i_2__5_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__5 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__5_n_0 ),
        .I4(\fsm[6]_i_4__5_n_0 ),
        .O(\fsm[6]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__5 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__5 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_18__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_19__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__5 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__5 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__5 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__5 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__5 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__5 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__5 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__5 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__5 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__5 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__5 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__5 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__5 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__5 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__5 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_64__2_n_0 ),
        .O(\cplllock_reg1_reg[6] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__5 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_64__2_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__6 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_56__6 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_57__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__5 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__5 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__5 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__5 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__5 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__5 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_64__2 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_64__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__5 
       (.I0(\fsm[1]_i_3__12_n_0 ),
        .I1(\index[4]_i_5__5_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__5 
       (.I0(\fsm[1]_i_3__12_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__5_n_0 ),
        .O(\index[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__5 
       (.I0(\fsm[1]_i_3__12_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__5_n_0 ),
        .O(\index[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__5 
       (.I0(\fsm[1]_i_3__12_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__5_n_0 ),
        .O(\index[3]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__5 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__5_n_0 ),
        .O(\index[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__5 
       (.I0(\fsm[1]_i_3__12_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__5_n_0 ),
        .I4(\index[4]_i_5__5_n_0 ),
        .O(\index[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__5 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__5 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__5 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__5_n_0 ),
        .D(\index[0]_i_1__5_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__5_n_0 ),
        .D(\index[1]_i_1__5_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__5_n_0 ),
        .D(\index[2]_i_1__5_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__5_n_0 ),
        .D(\index[3]_i_1__5_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__5_n_0 ),
        .D(\index[4]_i_2__5_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__7 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__5_n_0 ),
        .O(\load_cnt[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__5 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__7_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__5
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__5_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__7_n_0),
        .O(mode_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__5
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__7
       (.I0(\fsm[0]_i_2__14_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__5_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_38
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__6_n_0 ;
  wire \addr_reg[1]_i_1__6_n_0 ;
  wire \addr_reg[2]_i_1__6_n_0 ;
  wire \addr_reg[3]_i_1__6_n_0 ;
  wire \addr_reg[4]_i_1__6_n_0 ;
  wire \addr_reg[4]_i_2__6_n_0 ;
  wire \addr_reg[5]_i_1__6_n_0 ;
  wire \addr_reg[6]_i_1__6_n_0 ;
  wire \addr_reg[7]_i_1__6_n_0 ;
  wire \addr_reg[7]_i_2__6_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__6_n_0 ;
  wire \di_reg[0]_i_4__6_n_0 ;
  wire \di_reg[11]_i_2__6_n_0 ;
  wire \di_reg[11]_i_3__6_n_0 ;
  wire \di_reg[11]_i_4__6_n_0 ;
  wire \di_reg[11]_i_5__6_n_0 ;
  wire \di_reg[12]_i_2__6_n_0 ;
  wire \di_reg[12]_i_3__6_n_0 ;
  wire \di_reg[13]_i_2__6_n_0 ;
  wire \di_reg[13]_i_3__6_n_0 ;
  wire \di_reg[14]_i_2__6_n_0 ;
  wire \di_reg[14]_i_3__6_n_0 ;
  wire \di_reg[14]_i_4__6_n_0 ;
  wire \di_reg[14]_i_5__6_n_0 ;
  wire \di_reg[1]_i_2__6_n_0 ;
  wire \di_reg[1]_i_3__6_n_0 ;
  wire \di_reg[1]_i_4__6_n_0 ;
  wire \di_reg[1]_i_5__6_n_0 ;
  wire \di_reg[2]_i_2__6_n_0 ;
  wire \di_reg[2]_i_3__6_n_0 ;
  wire \di_reg[2]_i_4__6_n_0 ;
  wire \di_reg[4]_i_2__6_n_0 ;
  wire \di_reg[4]_i_3__6_n_0 ;
  wire \di_reg[4]_i_4__6_n_0 ;
  wire \di_reg[4]_i_5__6_n_0 ;
  wire \di_reg[5]_i_2__6_n_0 ;
  wire \di_reg[5]_i_3__6_n_0 ;
  wire \di_reg[6]_i_2__6_n_0 ;
  wire \di_reg[6]_i_3__6_n_0 ;
  wire \di_reg[6]_i_4__6_n_0 ;
  wire \di_reg[9]_i_2__6_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__6_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__16_n_0 ;
  wire \fsm[1]_i_2__16_n_0 ;
  wire \fsm[1]_i_3__14_n_0 ;
  wire \fsm[1]_i_4__14_n_0 ;
  wire \fsm[6]_i_2__6_n_0 ;
  wire \fsm[6]_i_3__6_n_0 ;
  wire \fsm[6]_i_4__6_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_66__2_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__6_n_0 ;
  wire \index[1]_i_1__6_n_0 ;
  wire \index[2]_i_1__6_n_0 ;
  wire \index[3]_i_1__6_n_0 ;
  wire \index[4]_i_1__6_n_0 ;
  wire \index[4]_i_2__6_n_0 ;
  wire \index[4]_i_3__6_n_0 ;
  wire \index[4]_i_4__6_n_0 ;
  wire \index[4]_i_5__6_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__8_n_0 ;
  wire \load_cnt[0]_i_2__6_n_0 ;
  wire mode_i_1__6_n_0;
  wire mode_i_2__6_n_0;
  wire mode_i_3__8_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__6_n_0 ),
        .O(\addr_reg[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__6_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__6 
       (.I0(\addr_reg[4]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__6 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__6_n_0 ),
        .O(\addr_reg[7]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__6 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__6_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__6 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__6_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__6_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__6 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__6 
       (.I0(\di_reg[11]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__6_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__6_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__6 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__6 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__6_n_0 ),
        .I4(\addr_reg[4]_i_2__6_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__6 
       (.I0(\di_reg[12]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__6_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__6 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__6 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__6 
       (.I0(\di_reg[13]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__6_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__6 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__6 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__6 
       (.I0(\di_reg[14]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__6_n_0 ),
        .I3(\di_reg[14]_i_4__6_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__6_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__6 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__6 
       (.I0(\di_reg[1]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__6_n_0 ),
        .I3(\di_reg[1]_i_4__6_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__6 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__6 
       (.I0(\di_reg[1]_i_5__6_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__6 
       (.I0(\di_reg[2]_i_2__6_n_0 ),
        .I1(\di_reg[2]_i_3__6_n_0 ),
        .I2(\di_reg[2]_i_4__6_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__6 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__6 
       (.I0(\di_reg[4]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__6_n_0 ),
        .I4(\di_reg[4]_i_4__6_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__6 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__6 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__6_n_0 ),
        .I5(\di_reg[6]_i_4__6_n_0 ),
        .O(\di_reg[4]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__6 
       (.I0(\di_reg[5]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__6_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__6_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__6 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__6 
       (.I0(\di_reg[6]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__6_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__6_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__6 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__6 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__6 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__6 
       (.I0(\di_reg[9]_i_2__6_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__6 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__8
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__6_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__6
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__17 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__16_n_0 ),
        .I3(\fsm[6]_i_2__6_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__16 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__14_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__17 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(\fsm[1]_i_2__16_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__14_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__16 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__14 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__14_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__14 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__17 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__17 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__17 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__9 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__9 
       (.I0(\fsm[6]_i_2__6_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__6 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__6_n_0 ),
        .I4(\fsm[6]_i_4__6_n_0 ),
        .O(\fsm[6]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__6 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__6 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__6 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__6 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__6 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__6 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__6 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__6 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__6 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__6 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__6 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__6 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__6 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__6 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__6 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_34__6 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_35__6 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__6 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_66__2_n_0 ),
        .O(\cplllock_reg1_reg[7] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__6 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_66__2_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_57__6 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__6 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__6 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__6 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__6 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__6 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__6 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_64__6 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_65__6 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_66__2 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_66__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__6 
       (.I0(\fsm[1]_i_3__14_n_0 ),
        .I1(\index[4]_i_5__6_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__6 
       (.I0(\fsm[1]_i_3__14_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__6_n_0 ),
        .O(\index[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__6 
       (.I0(\fsm[1]_i_3__14_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__6_n_0 ),
        .O(\index[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__6 
       (.I0(\fsm[1]_i_3__14_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__6_n_0 ),
        .O(\index[3]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__6 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__6_n_0 ),
        .O(\index[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__6 
       (.I0(\fsm[1]_i_3__14_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__6_n_0 ),
        .I4(\index[4]_i_5__6_n_0 ),
        .O(\index[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__6 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__6 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__6 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__6_n_0 ),
        .D(\index[0]_i_1__6_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__6_n_0 ),
        .D(\index[1]_i_1__6_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__6_n_0 ),
        .D(\index[2]_i_1__6_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__6_n_0 ),
        .D(\index[3]_i_1__6_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__6_n_0 ),
        .D(\index[4]_i_2__6_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__8 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__6_n_0 ),
        .O(\load_cnt[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__6 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__8_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__6
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__6_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__8_n_0),
        .O(mode_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__6
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__8
       (.I0(\fsm[0]_i_2__16_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__6_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_7
   (DRP_FSM,
    DRPADDR,
    \cplllock_reg1_reg[2] ,
    \cplllock_reg1_reg[2]_0 ,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    DRP_START,
    ext_ch_gt_drprdy,
    PIPETXRATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [6:0]DRP_FSM;
  output [8:0]DRPADDR;
  output \cplllock_reg1_reg[2] ;
  output \cplllock_reg1_reg[2]_0 ;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [1:0]PIPETXRATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [1:0]PIPETXRATE;
  wire RST_DCLK_RESET;
  wire \addr_reg[0]_i_1__1_n_0 ;
  wire \addr_reg[1]_i_1__1_n_0 ;
  wire \addr_reg[2]_i_1__1_n_0 ;
  wire \addr_reg[3]_i_1__1_n_0 ;
  wire \addr_reg[4]_i_1__1_n_0 ;
  wire \addr_reg[4]_i_2__1_n_0 ;
  wire \addr_reg[5]_i_1__1_n_0 ;
  wire \addr_reg[6]_i_1__1_n_0 ;
  wire \addr_reg[7]_i_1__1_n_0 ;
  wire \addr_reg[7]_i_2__1_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire [9:9]data13;
  wire [11:11]data15;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_3__1_n_0 ;
  wire \di_reg[0]_i_4__1_n_0 ;
  wire \di_reg[11]_i_2__1_n_0 ;
  wire \di_reg[11]_i_3__1_n_0 ;
  wire \di_reg[11]_i_4__1_n_0 ;
  wire \di_reg[11]_i_5__1_n_0 ;
  wire \di_reg[12]_i_2__1_n_0 ;
  wire \di_reg[12]_i_3__1_n_0 ;
  wire \di_reg[13]_i_2__1_n_0 ;
  wire \di_reg[13]_i_3__1_n_0 ;
  wire \di_reg[14]_i_2__1_n_0 ;
  wire \di_reg[14]_i_3__1_n_0 ;
  wire \di_reg[14]_i_4__1_n_0 ;
  wire \di_reg[14]_i_5__1_n_0 ;
  wire \di_reg[1]_i_2__1_n_0 ;
  wire \di_reg[1]_i_3__1_n_0 ;
  wire \di_reg[1]_i_4__1_n_0 ;
  wire \di_reg[1]_i_5__1_n_0 ;
  wire \di_reg[2]_i_2__1_n_0 ;
  wire \di_reg[2]_i_3__1_n_0 ;
  wire \di_reg[2]_i_4__1_n_0 ;
  wire \di_reg[4]_i_2__1_n_0 ;
  wire \di_reg[4]_i_3__1_n_0 ;
  wire \di_reg[4]_i_4__1_n_0 ;
  wire \di_reg[4]_i_5__1_n_0 ;
  wire \di_reg[5]_i_2__1_n_0 ;
  wire \di_reg[5]_i_3__1_n_0 ;
  wire \di_reg[6]_i_2__1_n_0 ;
  wire \di_reg[6]_i_3__1_n_0 ;
  wire \di_reg[6]_i_4__1_n_0 ;
  wire \di_reg[9]_i_2__1_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__1_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]fsm;
  wire \fsm[0]_i_2__5_n_0 ;
  wire \fsm[1]_i_2__5_n_0 ;
  wire \fsm[1]_i_3__4_n_0 ;
  wire \fsm[1]_i_4__4_n_0 ;
  wire \fsm[6]_i_2__1_n_0 ;
  wire \fsm[6]_i_3__1_n_0 ;
  wire \fsm[6]_i_4__1_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_64__0_n_0 ;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire \index[0]_i_1__1_n_0 ;
  wire \index[1]_i_1__1_n_0 ;
  wire \index[2]_i_1__1_n_0 ;
  wire \index[3]_i_1__1_n_0 ;
  wire \index[4]_i_1__1_n_0 ;
  wire \index[4]_i_2__1_n_0 ;
  wire \index[4]_i_3__1_n_0 ;
  wire \index[4]_i_4__1_n_0 ;
  wire \index[4]_i_5__1_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__2_n_0 ;
  wire \load_cnt[0]_i_2__1_n_0 ;
  wire mode_i_1__1_n_0;
  wire mode_i_2__1_n_0;
  wire mode_i_3__2_n_0;
  wire mode_reg_n_0;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h1471357514713564)) 
    \addr_reg[0]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__1_n_0 ),
        .O(\addr_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h404050500F0F0500)) 
    \addr_reg[1]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h051005105A055A00)) 
    \addr_reg[2]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(mode_reg_n_0),
        .I5(\index_reg_n_0_[1] ),
        .O(\addr_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5767576753275326)) 
    \addr_reg[3]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\addr_reg[4]_i_2__1_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\addr_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCCFFF01)) 
    \addr_reg[4]_i_1__1 
       (.I0(\addr_reg[4]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_reg[4]_i_2__1 
       (.I0(mode_reg_n_0),
        .I1(x16x20_mode_reg2),
        .O(\addr_reg[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00001A1A0F0F0F0A)) 
    \addr_reg[5]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(mode_reg_n_0),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011545554)) 
    \addr_reg[6]_i_1__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\addr_reg[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5422262254222633)) 
    \addr_reg[7]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\addr_reg[7]_i_2__1_n_0 ),
        .O(\addr_reg[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    \addr_reg[7]_i_2__1 
       (.I0(x16x20_mode_reg2),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr_reg[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[0]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[1]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[2]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[3]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[4]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[5]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1__1_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \di_reg[0]_i_1__1 
       (.I0(data13),
        .I1(\di_reg[0]_i_3__1_n_0 ),
        .I2(do_reg2[0]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[0]_i_4__1_n_0 ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[0]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data13));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hEEFB)) 
    \di_reg[0]_i_3__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h2E2A2E2A222A2E2A)) 
    \di_reg[0]_i_4__1 
       (.I0(do_reg2[0]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[10]_i_1__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[10]),
        .O(di_reg[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di_reg[11]_i_1__1 
       (.I0(\di_reg[11]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[11]_i_3__1_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\di_reg[11]_i_4__1_n_0 ),
        .O(di_reg[11]));
  LUT6 #(
    .INIT(64'h08083B0800000000)) 
    \di_reg[11]_i_2__1 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h3233FFFF10110000)) 
    \di_reg[11]_i_3__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFF8B0088008B)) 
    \di_reg[11]_i_4__1 
       (.I0(data13),
        .I1(\index_reg_n_0_[2] ),
        .I2(x16_reg2),
        .I3(\di_reg[11]_i_5__1_n_0 ),
        .I4(\addr_reg[4]_i_2__1_n_0 ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[11]_i_5__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[12]_i_1__1 
       (.I0(\di_reg[12]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[12]_i_3__1_n_0 ),
        .O(di_reg[12]));
  LUT6 #(
    .INIT(64'h0808080800300000)) 
    \di_reg[12]_i_2__1 
       (.I0(do_reg2[12]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[12]_i_3__1 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[12]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data13),
        .O(\di_reg[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \di_reg[13]_i_1__1 
       (.I0(\di_reg[13]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[13]_i_3__1_n_0 ),
        .O(di_reg[13]));
  LUT6 #(
    .INIT(64'h0808080830300030)) 
    \di_reg[13]_i_2__1 
       (.I0(do_reg2[13]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4DCCCC4C48CCCC)) 
    \di_reg[13]_i_3__1 
       (.I0(\index_reg_n_0_[3] ),
        .I1(do_reg2[13]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(data15),
        .O(\di_reg[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \di_reg[14]_i_1__1 
       (.I0(\di_reg[14]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[14]_i_3__1_n_0 ),
        .I3(\di_reg[14]_i_4__1_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[14]_i_5__1_n_0 ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \di_reg[14]_i_2__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0033303310130033)) 
    \di_reg[14]_i_3__1 
       (.I0(data15),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h4454445444044454)) 
    \di_reg[14]_i_4__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[14]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(\di_reg[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFB00000)) 
    \di_reg[14]_i_5__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[14]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[14]_i_6__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(data15));
  LUT6 #(
    .INIT(64'h033333BB00000008)) 
    \di_reg[15]_i_1__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[15]),
        .O(di_reg[15]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \di_reg[1]_i_1__1 
       (.I0(\di_reg[1]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[1]_i_3__1_n_0 ),
        .I3(\di_reg[1]_i_4__1_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h0000000008082808)) 
    \di_reg[1]_i_2__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C0CC00CC00CC)) 
    \di_reg[1]_i_3__1 
       (.I0(data13),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(do_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCC5555)) 
    \di_reg[1]_i_4__1 
       (.I0(\di_reg[1]_i_5__1_n_0 ),
        .I1(do_reg2[1]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h040F04F0F40FF4FF)) 
    \di_reg[1]_i_5__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(mode_reg_n_0),
        .I5(do_reg2[1]),
        .O(\di_reg[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \di_reg[2]_i_1__1 
       (.I0(\di_reg[2]_i_2__1_n_0 ),
        .I1(\di_reg[2]_i_3__1_n_0 ),
        .I2(\di_reg[2]_i_4__1_n_0 ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \di_reg[2]_i_2__1 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .O(\di_reg[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAAAAEEEAAAA)) 
    \di_reg[2]_i_3__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hF4F40404F00FF000)) 
    \di_reg[2]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[0] ),
        .I3(mode_reg_n_0),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h1700372255405702)) 
    \di_reg[3]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[3]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_reg[4]_i_1__1 
       (.I0(\di_reg[4]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[4]_i_3__1_n_0 ),
        .I4(\di_reg[4]_i_4__1_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h00FFAA0000000CFF)) 
    \di_reg[4]_i_2__1 
       (.I0(do_reg2[4]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    \di_reg[4]_i_3__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECFEEFCFCFFFC)) 
    \di_reg[4]_i_4__1 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[3] ),
        .I2(data13),
        .I3(\index_reg_n_0_[0] ),
        .I4(\di_reg[4]_i_5__1_n_0 ),
        .I5(\di_reg[6]_i_4__1_n_0 ),
        .O(\di_reg[4]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[4]_i_5__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h33000000B888B888)) 
    \di_reg[5]_i_1__1 
       (.I0(\di_reg[5]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_4__1_n_0 ),
        .I3(do_reg2[5]),
        .I4(\di_reg[5]_i_3__1_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'h00FFAA000000CF00)) 
    \di_reg[5]_i_2__1 
       (.I0(do_reg2[5]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \di_reg[5]_i_3__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \di_reg[6]_i_1__1 
       (.I0(\di_reg[6]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\di_reg[6]_i_3__1_n_0 ),
        .I3(\index_reg_n_0_[3] ),
        .I4(do_reg2[6]),
        .I5(\di_reg[6]_i_4__1_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'h38383B3800000000)) 
    \di_reg[6]_i_2__1 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h6070)) 
    \di_reg[6]_i_3__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[6]),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[6]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di_reg[6]_i_4__1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(x16x20_mode_reg2),
        .I4(mode_reg_n_0),
        .O(\di_reg[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h15157D5500012000)) 
    \di_reg[7]_i_1__1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h033B33B300080000)) 
    \di_reg[8]_i_1__1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h03BB33BB00880088)) 
    \di_reg[9]_i_1__1 
       (.I0(\di_reg[9]_i_2__1_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'h3B383B3B00000000)) 
    \di_reg[9]_i_2__1 
       (.I0(do_reg2[9]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    done_i_1__2
       (.I0(DRP_FSM[0]),
        .I1(done_i_2__1_n_0),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[1]),
        .O(done));
  LUT5 #(
    .INIT(32'h01000101)) 
    done_i_2__1
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[5]),
        .I2(start_reg2),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[3]),
        .O(done_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \fsm[0]_i_1__11 
       (.I0(DRP_FSM[0]),
        .I1(start_reg2),
        .I2(\fsm[0]_i_2__5_n_0 ),
        .I3(\fsm[6]_i_2__1_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h2200220020222000)) 
    \fsm[0]_i_2__5 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__4_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \fsm[1]_i_1__11 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(\fsm[1]_i_2__5_n_0 ),
        .I2(DRP_FSM[1]),
        .I3(start_reg2),
        .I4(DRP_FSM[0]),
        .I5(\fsm[1]_i_3__4_n_0 ),
        .O(fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[1]_i_2__5 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\fsm[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88AA8A888AAA)) 
    \fsm[1]_i_3__4 
       (.I0(DRP_FSM[6]),
        .I1(\fsm[1]_i_4__4_n_0 ),
        .I2(mode_reg_n_0),
        .I3(\index_reg_n_0_[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[2] ),
        .O(\fsm[1]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \fsm[1]_i_4__4 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .O(\fsm[1]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \fsm[2]_i_1__11 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(DRP_FSM[1]),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__6 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[2]),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__11 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[3]),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__3 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(DRP_FSM[5]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[4]),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__3 
       (.I0(\fsm[6]_i_2__1_n_0 ),
        .I1(rdy_reg2),
        .I2(DRP_FSM[5]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm[6]_i_2__1 
       (.I0(DRP_FSM[0]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[2]),
        .I3(\fsm[6]_i_3__1_n_0 ),
        .I4(\fsm[6]_i_4__1_n_0 ),
        .O(\fsm[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[6]_i_3__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[6]_i_4__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[6]),
        .O(\fsm[6]_i_4__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_18__4 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\di_reg_reg_n_0_[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_19__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\di_reg_reg_n_0_[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_20__1 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\di_reg_reg_n_0_[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_21__1 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\di_reg_reg_n_0_[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_22__1 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\di_reg_reg_n_0_[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_23__1 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\di_reg_reg_n_0_[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_24__1 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\di_reg_reg_n_0_[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_25__1 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\di_reg_reg_n_0_[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_26__1 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\di_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_27__1 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\di_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_28__1 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\di_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_29__1 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\di_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_30__1 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\di_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_31__1 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\di_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_32__1 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\di_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_33__1 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\di_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'h888B8B8888888888)) 
    \gth_channel.gthe2_channel_i_i_3__1 
       (.I0(ext_ch_gt_drpen),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(\gth_channel.gthe2_channel_i_i_64__0_n_0 ),
        .O(\cplllock_reg1_reg[2] ));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    \gth_channel.gthe2_channel_i_i_4__1 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[0]),
        .I2(\gth_channel.gthe2_channel_i_i_64__0_n_0 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[4]),
        .O(\cplllock_reg1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__4 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(DRP_FSM[0]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_56__4 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\addr_reg_reg_n_0_[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_57__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\addr_reg_reg_n_0_[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_58__1 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\addr_reg_reg_n_0_[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_59__1 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\addr_reg_reg_n_0_[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_60__1 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\addr_reg_reg_n_0_[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_61__1 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\addr_reg_reg_n_0_[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_62__1 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\addr_reg_reg_n_0_[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gth_channel.gthe2_channel_i_i_63__1 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\addr_reg_reg_n_0_[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gth_channel.gthe2_channel_i_i_64__0 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .O(\gth_channel.gthe2_channel_i_i_64__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \index[0]_i_1__1 
       (.I0(\fsm[1]_i_3__4_n_0 ),
        .I1(\index[4]_i_5__1_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \index[1]_i_1__1 
       (.I0(\fsm[1]_i_3__4_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[4]_i_5__1_n_0 ),
        .O(\index[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \index[2]_i_1__1 
       (.I0(\fsm[1]_i_3__4_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[4]_i_5__1_n_0 ),
        .O(\index[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \index[3]_i_1__1 
       (.I0(\fsm[1]_i_3__4_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index[4]_i_5__1_n_0 ),
        .O(\index[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_1__1 
       (.I0(DRP_FSM[6]),
        .I1(\index[4]_i_3__1_n_0 ),
        .O(\index[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00008828)) 
    \index[4]_i_2__1 
       (.I0(\fsm[1]_i_3__4_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index[4]_i_4__1_n_0 ),
        .I4(\index[4]_i_5__1_n_0 ),
        .O(\index[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE9)) 
    \index[4]_i_3__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[0]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[3]),
        .O(\index[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \index[4]_i_4__1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\index[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \index[4]_i_5__1 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[0]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[3]),
        .I5(DRP_FSM[2]),
        .O(\index[4]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__1_n_0 ),
        .D(\index[0]_i_1__1_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__1_n_0 ),
        .D(\index[1]_i_1__1_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__1_n_0 ),
        .D(\index[2]_i_1__1_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__1_n_0 ),
        .D(\index[3]_i_1__1_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\index[4]_i_1__1_n_0 ),
        .D(\index[4]_i_2__1_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00000004)) 
    \load_cnt[0]_i_1__2 
       (.I0(load_cnt[1]),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[4]),
        .I4(\load_cnt[0]_i_2__1_n_0 ),
        .O(\load_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \load_cnt[0]_i_2__1 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\load_cnt[0]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__2_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000022220)) 
    mode_i_1__1
       (.I0(mode_reg_n_0),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[3]),
        .I3(mode_i_2__1_n_0),
        .I4(DRP_FSM[1]),
        .I5(mode_i_3__2_n_0),
        .O(mode_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mode_i_2__1
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[2]),
        .I3(DRP_FSM[5]),
        .O(mode_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFCE0)) 
    mode_i_3__2
       (.I0(\fsm[0]_i_2__5_n_0 ),
        .I1(DRP_FSM[3]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[6]),
        .I5(DRP_FSM[4]),
        .O(mode_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__1_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq
   (EQ_TXEQ_DEEMPH_OUT,
    EQ_TXEQ_DONE,
    EQ_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_eq_adapt_done,
    RST_CPLLRESET,
    pipe_pclk_in,
    EQ_TXEQ_CONTROL,
    EQ_TXEQ_DEEMPH_IN,
    EQ_TXEQ_PRESET,
    EQ_GEN3,
    EQ_RXEQ_PRESET,
    EQ_RXEQ_CONTROL,
    EQ_RXEQ_TXPRESET,
    EQ_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output EQ_TXEQ_DONE;
  output EQ_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output pipe_rx0_eq_adapt_done;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]EQ_TXEQ_CONTROL;
  input [5:0]EQ_TXEQ_DEEMPH_IN;
  input [3:0]EQ_TXEQ_PRESET;
  input EQ_GEN3;
  input [2:0]EQ_RXEQ_PRESET;
  input [1:0]EQ_RXEQ_CONTROL;
  input [3:0]EQ_RXEQ_TXPRESET;
  input [5:0]EQ_RXEQ_LFFS;

  wire EQ_GEN3;
  wire [1:0]EQ_RXEQ_CONTROL;
  wire EQ_RXEQ_DONE;
  wire [5:0]EQ_RXEQ_LFFS;
  wire [2:0]EQ_RXEQ_PRESET;
  wire [3:0]EQ_RXEQ_TXPRESET;
  wire [1:0]EQ_TXEQ_CONTROL;
  wire [5:0]EQ_TXEQ_DEEMPH_IN;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire EQ_TXEQ_DONE;
  wire [3:0]EQ_TXEQ_PRESET;
  wire \FSM_onehot_fsm_tx[2]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire \FSM_sequential_fsm_rx[0]_i_2_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire gen3_reg1;
  wire gen3_reg2;
  wire pipe_pclk_in;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire rxeq_adapt_done_reg_i_2_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1_n_0 ;
  wire \rxeq_preset[1]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_2_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1_n_0 ;
  wire \txeq_preset[10]_i_1_n_0 ;
  wire \txeq_preset[11]_i_1_n_0 ;
  wire \txeq_preset[12]_i_1_n_0 ;
  wire \txeq_preset[13]_i_1_n_0 ;
  wire \txeq_preset[14]_i_1_n_0 ;
  wire \txeq_preset[15]_i_1_n_0 ;
  wire \txeq_preset[16]_i_1_n_0 ;
  wire \txeq_preset[17]_i_1__6_n_0 ;
  wire \txeq_preset[17]_i_2_n_0 ;
  wire \txeq_preset[1]_i_1_n_0 ;
  wire \txeq_preset[2]_i_1_n_0 ;
  wire \txeq_preset[3]_i_1_n_0 ;
  wire \txeq_preset[7]_i_1_n_0 ;
  wire \txeq_preset[8]_i_1_n_0 ;
  wire \txeq_preset[9]_i_1_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1_n_0 ;
  wire \txeq_txcoeff[0]_i_2_n_0 ;
  wire \txeq_txcoeff[10]_i_1_n_0 ;
  wire \txeq_txcoeff[10]_i_2_n_0 ;
  wire \txeq_txcoeff[11]_i_1_n_0 ;
  wire \txeq_txcoeff[11]_i_2_n_0 ;
  wire \txeq_txcoeff[12]_i_1_n_0 ;
  wire \txeq_txcoeff[12]_i_2_n_0 ;
  wire \txeq_txcoeff[13]_i_1_n_0 ;
  wire \txeq_txcoeff[13]_i_2_n_0 ;
  wire \txeq_txcoeff[14]_i_1_n_0 ;
  wire \txeq_txcoeff[14]_i_2_n_0 ;
  wire \txeq_txcoeff[15]_i_1_n_0 ;
  wire \txeq_txcoeff[15]_i_2_n_0 ;
  wire \txeq_txcoeff[16]_i_1_n_0 ;
  wire \txeq_txcoeff[16]_i_2_n_0 ;
  wire \txeq_txcoeff[17]_i_1_n_0 ;
  wire \txeq_txcoeff[17]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_1_n_0 ;
  wire \txeq_txcoeff[18]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_3_n_0 ;
  wire \txeq_txcoeff[1]_i_1_n_0 ;
  wire \txeq_txcoeff[1]_i_2_n_0 ;
  wire \txeq_txcoeff[2]_i_1_n_0 ;
  wire \txeq_txcoeff[2]_i_2_n_0 ;
  wire \txeq_txcoeff[3]_i_1_n_0 ;
  wire \txeq_txcoeff[3]_i_2_n_0 ;
  wire \txeq_txcoeff[4]_i_1_n_0 ;
  wire \txeq_txcoeff[4]_i_2_n_0 ;
  wire \txeq_txcoeff[5]_i_1_n_0 ;
  wire \txeq_txcoeff[5]_i_2_n_0 ;
  wire \txeq_txcoeff[6]_i_1_n_0 ;
  wire \txeq_txcoeff[6]_i_2_n_0 ;
  wire \txeq_txcoeff[7]_i_1_n_0 ;
  wire \txeq_txcoeff[7]_i_2_n_0 ;
  wire \txeq_txcoeff[8]_i_1_n_0 ;
  wire \txeq_txcoeff[8]_i_2_n_0 ;
  wire \txeq_txcoeff[9]_i_1_n_0 ;
  wire \txeq_txcoeff[9]_i_2_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_2
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx0_eq_lffs_sel));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_26
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_27
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_28
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_29
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_30
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_31
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_32
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_33
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_34
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_35
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_36
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_37
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_38
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_39
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_40
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_41
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_42
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_43
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_39 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(pipe_rx0_eq_adapt_done),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(EQ_RXEQ_DONE),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_57 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_DEEMPH_IN[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(EQ_TXEQ_DONE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(EQ_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[0]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[10]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[11]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[12]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[13]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[14]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[15]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[16]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[17]_i_2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[1]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[2]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[3]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[7]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[8]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__6_n_0 ),
        .D(\txeq_preset[9]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2_n_0 ),
        .O(\txeq_txcoeff[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2_n_0 ),
        .O(\txeq_txcoeff[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2_n_0 ),
        .O(\txeq_txcoeff[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2_n_0 ),
        .O(\txeq_txcoeff[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2_n_0 ),
        .O(\txeq_txcoeff[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2_n_0 ),
        .O(\txeq_txcoeff[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2_n_0 ),
        .O(\txeq_txcoeff[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2_n_0 ),
        .O(\txeq_txcoeff[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2_n_0 ),
        .O(\txeq_txcoeff[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3_n_0 ),
        .O(\txeq_txcoeff[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2_n_0 ),
        .O(\txeq_txcoeff[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2_n_0 ),
        .O(\txeq_txcoeff[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2_n_0 ),
        .O(\txeq_txcoeff[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2_n_0 ),
        .O(\txeq_txcoeff[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2_n_0 ),
        .O(\txeq_txcoeff[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2_n_0 ),
        .O(\txeq_txcoeff[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2_n_0 ),
        .O(\txeq_txcoeff[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2_n_0 ),
        .O(\txeq_txcoeff[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2_n_0 ),
        .O(\txeq_txcoeff[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[0]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[10]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[11]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[12]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[13]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[14]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[15]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[16]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[17]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[18]_i_2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[1]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[2]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[3]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[4]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[5]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[6]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[7]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[8]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1_n_0 ),
        .D(\txeq_txcoeff[9]_i_1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_14
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_273_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_273_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__2_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__2_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__2_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__2_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_273_out;
  wire pipe_pclk_in;
  wire pipe_rx3_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__2_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__2_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__2_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__2_n_0 ;
  wire \rxeq_preset[1]_i_1__2_n_0 ;
  wire \rxeq_preset[2]_i_1__2_n_0 ;
  wire \rxeq_preset[2]_i_2__2_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__2_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__2_n_0 ;
  wire \txeq_preset[10]_i_1__2_n_0 ;
  wire \txeq_preset[11]_i_1__2_n_0 ;
  wire \txeq_preset[12]_i_1__2_n_0 ;
  wire \txeq_preset[13]_i_1__2_n_0 ;
  wire \txeq_preset[14]_i_1__2_n_0 ;
  wire \txeq_preset[15]_i_1__2_n_0 ;
  wire \txeq_preset[16]_i_1__2_n_0 ;
  wire \txeq_preset[17]_i_1__3_n_0 ;
  wire \txeq_preset[17]_i_2__2_n_0 ;
  wire \txeq_preset[1]_i_1__2_n_0 ;
  wire \txeq_preset[2]_i_1__2_n_0 ;
  wire \txeq_preset[3]_i_1__2_n_0 ;
  wire \txeq_preset[7]_i_1__2_n_0 ;
  wire \txeq_preset[8]_i_1__2_n_0 ;
  wire \txeq_preset[9]_i_1__2_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__2_n_0 ;
  wire \txeq_txcoeff[0]_i_2__2_n_0 ;
  wire \txeq_txcoeff[10]_i_1__2_n_0 ;
  wire \txeq_txcoeff[10]_i_2__2_n_0 ;
  wire \txeq_txcoeff[11]_i_1__2_n_0 ;
  wire \txeq_txcoeff[11]_i_2__2_n_0 ;
  wire \txeq_txcoeff[12]_i_1__2_n_0 ;
  wire \txeq_txcoeff[12]_i_2__2_n_0 ;
  wire \txeq_txcoeff[13]_i_1__2_n_0 ;
  wire \txeq_txcoeff[13]_i_2__2_n_0 ;
  wire \txeq_txcoeff[14]_i_1__2_n_0 ;
  wire \txeq_txcoeff[14]_i_2__2_n_0 ;
  wire \txeq_txcoeff[15]_i_1__2_n_0 ;
  wire \txeq_txcoeff[15]_i_2__2_n_0 ;
  wire \txeq_txcoeff[16]_i_1__2_n_0 ;
  wire \txeq_txcoeff[16]_i_2__2_n_0 ;
  wire \txeq_txcoeff[17]_i_1__2_n_0 ;
  wire \txeq_txcoeff[17]_i_2__2_n_0 ;
  wire \txeq_txcoeff[18]_i_1__2_n_0 ;
  wire \txeq_txcoeff[18]_i_2__2_n_0 ;
  wire \txeq_txcoeff[18]_i_3__2_n_0 ;
  wire \txeq_txcoeff[1]_i_1__2_n_0 ;
  wire \txeq_txcoeff[1]_i_2__2_n_0 ;
  wire \txeq_txcoeff[2]_i_1__2_n_0 ;
  wire \txeq_txcoeff[2]_i_2__2_n_0 ;
  wire \txeq_txcoeff[3]_i_1__2_n_0 ;
  wire \txeq_txcoeff[3]_i_2__2_n_0 ;
  wire \txeq_txcoeff[4]_i_1__2_n_0 ;
  wire \txeq_txcoeff[4]_i_2__2_n_0 ;
  wire \txeq_txcoeff[5]_i_1__2_n_0 ;
  wire \txeq_txcoeff[5]_i_2__2_n_0 ;
  wire \txeq_txcoeff[6]_i_1__2_n_0 ;
  wire \txeq_txcoeff[6]_i_2__2_n_0 ;
  wire \txeq_txcoeff[7]_i_1__2_n_0 ;
  wire \txeq_txcoeff[7]_i_2__2_n_0 ;
  wire \txeq_txcoeff[8]_i_1__2_n_0 ;
  wire \txeq_txcoeff[8]_i_2__2_n_0 ;
  wire \txeq_txcoeff[9]_i_1__2_n_0 ;
  wire \txeq_txcoeff[9]_i_2__2_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__2_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__2 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__2_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__2 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__2 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__2 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__2 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__2_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_11
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx3_eq_lffs_sel));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_80
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_81
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_82
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_83
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_84
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_85
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_86
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_87
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_88
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_89
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_90
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_91
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_92
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_93
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_94
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_95
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_96
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_97
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_273_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__2 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__2 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_56__0 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__2
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__2 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__2 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__2_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__2 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__2_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__2_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__2_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__2_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__2 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__2_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__2_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__2_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__2
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_49 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__2_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__2_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__2_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__2_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__2_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__2 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__2_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__2 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[0]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[10]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[11]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[12]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[13]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[14]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[15]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[16]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[17]_i_2__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[1]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[2]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[3]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[7]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[8]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__3_n_0 ),
        .D(\txeq_preset[9]_i_1__2_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__2 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__2_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__2_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__2 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__2_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__2 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__2_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__2_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__2_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__2_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__2_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_2
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    USER_RXEQ_ADAPT_DONE,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_385_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output USER_RXEQ_ADAPT_DONE;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_385_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__0_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__0_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__0_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__0_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_385_out;
  wire pipe_pclk_in;
  wire pipe_rx1_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg_i_2__0_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__0_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__0_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__0_n_0 ;
  wire \rxeq_preset[1]_i_1__0_n_0 ;
  wire \rxeq_preset[2]_i_1__0_n_0 ;
  wire \rxeq_preset[2]_i_2__0_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__0_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__0_n_0 ;
  wire \txeq_preset[10]_i_1__0_n_0 ;
  wire \txeq_preset[11]_i_1__0_n_0 ;
  wire \txeq_preset[12]_i_1__0_n_0 ;
  wire \txeq_preset[13]_i_1__0_n_0 ;
  wire \txeq_preset[14]_i_1__0_n_0 ;
  wire \txeq_preset[15]_i_1__0_n_0 ;
  wire \txeq_preset[16]_i_1__0_n_0 ;
  wire \txeq_preset[17]_i_1__5_n_0 ;
  wire \txeq_preset[17]_i_2__0_n_0 ;
  wire \txeq_preset[1]_i_1__0_n_0 ;
  wire \txeq_preset[2]_i_1__0_n_0 ;
  wire \txeq_preset[3]_i_1__0_n_0 ;
  wire \txeq_preset[7]_i_1__0_n_0 ;
  wire \txeq_preset[8]_i_1__0_n_0 ;
  wire \txeq_preset[9]_i_1__0_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__0_n_0 ;
  wire \txeq_txcoeff[0]_i_2__0_n_0 ;
  wire \txeq_txcoeff[10]_i_1__0_n_0 ;
  wire \txeq_txcoeff[10]_i_2__0_n_0 ;
  wire \txeq_txcoeff[11]_i_1__0_n_0 ;
  wire \txeq_txcoeff[11]_i_2__0_n_0 ;
  wire \txeq_txcoeff[12]_i_1__0_n_0 ;
  wire \txeq_txcoeff[12]_i_2__0_n_0 ;
  wire \txeq_txcoeff[13]_i_1__0_n_0 ;
  wire \txeq_txcoeff[13]_i_2__0_n_0 ;
  wire \txeq_txcoeff[14]_i_1__0_n_0 ;
  wire \txeq_txcoeff[14]_i_2__0_n_0 ;
  wire \txeq_txcoeff[15]_i_1__0_n_0 ;
  wire \txeq_txcoeff[15]_i_2__0_n_0 ;
  wire \txeq_txcoeff[16]_i_1__0_n_0 ;
  wire \txeq_txcoeff[16]_i_2__0_n_0 ;
  wire \txeq_txcoeff[17]_i_1__0_n_0 ;
  wire \txeq_txcoeff[17]_i_2__0_n_0 ;
  wire \txeq_txcoeff[18]_i_1__0_n_0 ;
  wire \txeq_txcoeff[18]_i_2__0_n_0 ;
  wire \txeq_txcoeff[18]_i_3__0_n_0 ;
  wire \txeq_txcoeff[1]_i_1__0_n_0 ;
  wire \txeq_txcoeff[1]_i_2__0_n_0 ;
  wire \txeq_txcoeff[2]_i_1__0_n_0 ;
  wire \txeq_txcoeff[2]_i_2__0_n_0 ;
  wire \txeq_txcoeff[3]_i_1__0_n_0 ;
  wire \txeq_txcoeff[3]_i_2__0_n_0 ;
  wire \txeq_txcoeff[4]_i_1__0_n_0 ;
  wire \txeq_txcoeff[4]_i_2__0_n_0 ;
  wire \txeq_txcoeff[5]_i_1__0_n_0 ;
  wire \txeq_txcoeff[5]_i_2__0_n_0 ;
  wire \txeq_txcoeff[6]_i_1__0_n_0 ;
  wire \txeq_txcoeff[6]_i_2__0_n_0 ;
  wire \txeq_txcoeff[7]_i_1__0_n_0 ;
  wire \txeq_txcoeff[7]_i_2__0_n_0 ;
  wire \txeq_txcoeff[8]_i_1__0_n_0 ;
  wire \txeq_txcoeff[8]_i_2__0_n_0 ;
  wire \txeq_txcoeff[9]_i_1__0_n_0 ;
  wire \txeq_txcoeff[9]_i_2__0_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__0_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__0 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__0_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__0_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__0 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__0 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__0 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__0 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_44
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_45
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_46
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_47
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_48
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_49
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_5
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx1_eq_lffs_sel));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_50
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_51
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_52
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_53
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_54
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_55
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_56
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_57
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_58
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_59
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_60
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_61
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_385_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__0 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__0 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_56 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__0
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__0 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__0 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__0_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__0 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__0_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__0_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__0_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__0_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__0 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__0_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__0_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__0_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__0
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_53 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__0_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__0_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__0_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__0_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__0_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__0 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__0_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__0 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[0]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[10]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[11]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[12]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[13]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[14]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[15]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[16]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[17]_i_2__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[1]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[2]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[3]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[7]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[8]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__5_n_0 ),
        .D(\txeq_preset[9]_i_1__0_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__0 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__0 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__0_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__0 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__0_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__0 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__0_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__0_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__0_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__0_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__0_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_20
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    pipe_rx4_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_217_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output pipe_rx4_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_217_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__3_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__3_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__3_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__3_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_217_out;
  wire pipe_pclk_in;
  wire pipe_rx4_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__3_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__3_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__3_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__3_n_0 ;
  wire \rxeq_preset[1]_i_1__3_n_0 ;
  wire \rxeq_preset[2]_i_1__3_n_0 ;
  wire \rxeq_preset[2]_i_2__3_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__3_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__3_n_0 ;
  wire \txeq_preset[10]_i_1__3_n_0 ;
  wire \txeq_preset[11]_i_1__3_n_0 ;
  wire \txeq_preset[12]_i_1__3_n_0 ;
  wire \txeq_preset[13]_i_1__3_n_0 ;
  wire \txeq_preset[14]_i_1__3_n_0 ;
  wire \txeq_preset[15]_i_1__3_n_0 ;
  wire \txeq_preset[16]_i_1__3_n_0 ;
  wire \txeq_preset[17]_i_1__2_n_0 ;
  wire \txeq_preset[17]_i_2__3_n_0 ;
  wire \txeq_preset[1]_i_1__3_n_0 ;
  wire \txeq_preset[2]_i_1__3_n_0 ;
  wire \txeq_preset[3]_i_1__3_n_0 ;
  wire \txeq_preset[7]_i_1__3_n_0 ;
  wire \txeq_preset[8]_i_1__3_n_0 ;
  wire \txeq_preset[9]_i_1__3_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__3_n_0 ;
  wire \txeq_txcoeff[0]_i_2__3_n_0 ;
  wire \txeq_txcoeff[10]_i_1__3_n_0 ;
  wire \txeq_txcoeff[10]_i_2__3_n_0 ;
  wire \txeq_txcoeff[11]_i_1__3_n_0 ;
  wire \txeq_txcoeff[11]_i_2__3_n_0 ;
  wire \txeq_txcoeff[12]_i_1__3_n_0 ;
  wire \txeq_txcoeff[12]_i_2__3_n_0 ;
  wire \txeq_txcoeff[13]_i_1__3_n_0 ;
  wire \txeq_txcoeff[13]_i_2__3_n_0 ;
  wire \txeq_txcoeff[14]_i_1__3_n_0 ;
  wire \txeq_txcoeff[14]_i_2__3_n_0 ;
  wire \txeq_txcoeff[15]_i_1__3_n_0 ;
  wire \txeq_txcoeff[15]_i_2__3_n_0 ;
  wire \txeq_txcoeff[16]_i_1__3_n_0 ;
  wire \txeq_txcoeff[16]_i_2__3_n_0 ;
  wire \txeq_txcoeff[17]_i_1__3_n_0 ;
  wire \txeq_txcoeff[17]_i_2__3_n_0 ;
  wire \txeq_txcoeff[18]_i_1__3_n_0 ;
  wire \txeq_txcoeff[18]_i_2__3_n_0 ;
  wire \txeq_txcoeff[18]_i_3__3_n_0 ;
  wire \txeq_txcoeff[1]_i_1__3_n_0 ;
  wire \txeq_txcoeff[1]_i_2__3_n_0 ;
  wire \txeq_txcoeff[2]_i_1__3_n_0 ;
  wire \txeq_txcoeff[2]_i_2__3_n_0 ;
  wire \txeq_txcoeff[3]_i_1__3_n_0 ;
  wire \txeq_txcoeff[3]_i_2__3_n_0 ;
  wire \txeq_txcoeff[4]_i_1__3_n_0 ;
  wire \txeq_txcoeff[4]_i_2__3_n_0 ;
  wire \txeq_txcoeff[5]_i_1__3_n_0 ;
  wire \txeq_txcoeff[5]_i_2__3_n_0 ;
  wire \txeq_txcoeff[6]_i_1__3_n_0 ;
  wire \txeq_txcoeff[6]_i_2__3_n_0 ;
  wire \txeq_txcoeff[7]_i_1__3_n_0 ;
  wire \txeq_txcoeff[7]_i_2__3_n_0 ;
  wire \txeq_txcoeff[8]_i_1__3_n_0 ;
  wire \txeq_txcoeff[8]_i_2__3_n_0 ;
  wire \txeq_txcoeff[9]_i_1__3_n_0 ;
  wire \txeq_txcoeff[9]_i_2__3_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__3_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__3_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__3 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__3_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__3_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__3 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__3 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__3 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__3 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__3_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_100
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_101
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_102
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_103
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_104
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_105
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_106
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_107
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_108
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_109
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_110
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_111
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_112
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_113
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_114
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_115
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_14
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx4_eq_lffs_sel));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_98
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_99
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[16]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_217_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_38__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_39__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__3 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__3 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__3 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__3 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__3
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__3 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__3 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__3_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__3 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__3_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__3_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__3_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__3_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__3 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__3_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__3_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__3_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__3
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_47 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__3_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__3_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__3_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__3_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__3_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__3 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__3_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__3 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__2 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__3 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__3 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[0]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[10]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[11]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[12]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[13]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[14]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[15]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[16]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[17]_i_2__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[1]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[2]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[3]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[7]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[8]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__2_n_0 ),
        .D(\txeq_preset[9]_i_1__3_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__3 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__3 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__3 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__3 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__3_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__3 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__3_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__3 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__3_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__3 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__3 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__3_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__3_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__3_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__3_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__3_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_27
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    pipe_rx5_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_156_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output pipe_rx5_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_156_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__4_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__4_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__4_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__4_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_156_out;
  wire pipe_pclk_in;
  wire pipe_rx5_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__4_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__4_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__4_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__4_n_0 ;
  wire \rxeq_preset[1]_i_1__4_n_0 ;
  wire \rxeq_preset[2]_i_1__4_n_0 ;
  wire \rxeq_preset[2]_i_2__4_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__4_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__4_n_0 ;
  wire \txeq_preset[10]_i_1__4_n_0 ;
  wire \txeq_preset[11]_i_1__4_n_0 ;
  wire \txeq_preset[12]_i_1__4_n_0 ;
  wire \txeq_preset[13]_i_1__4_n_0 ;
  wire \txeq_preset[14]_i_1__4_n_0 ;
  wire \txeq_preset[15]_i_1__4_n_0 ;
  wire \txeq_preset[16]_i_1__4_n_0 ;
  wire \txeq_preset[17]_i_1__1_n_0 ;
  wire \txeq_preset[17]_i_2__4_n_0 ;
  wire \txeq_preset[1]_i_1__4_n_0 ;
  wire \txeq_preset[2]_i_1__4_n_0 ;
  wire \txeq_preset[3]_i_1__4_n_0 ;
  wire \txeq_preset[7]_i_1__4_n_0 ;
  wire \txeq_preset[8]_i_1__4_n_0 ;
  wire \txeq_preset[9]_i_1__4_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__4_n_0 ;
  wire \txeq_txcoeff[0]_i_2__4_n_0 ;
  wire \txeq_txcoeff[10]_i_1__4_n_0 ;
  wire \txeq_txcoeff[10]_i_2__4_n_0 ;
  wire \txeq_txcoeff[11]_i_1__4_n_0 ;
  wire \txeq_txcoeff[11]_i_2__4_n_0 ;
  wire \txeq_txcoeff[12]_i_1__4_n_0 ;
  wire \txeq_txcoeff[12]_i_2__4_n_0 ;
  wire \txeq_txcoeff[13]_i_1__4_n_0 ;
  wire \txeq_txcoeff[13]_i_2__4_n_0 ;
  wire \txeq_txcoeff[14]_i_1__4_n_0 ;
  wire \txeq_txcoeff[14]_i_2__4_n_0 ;
  wire \txeq_txcoeff[15]_i_1__4_n_0 ;
  wire \txeq_txcoeff[15]_i_2__4_n_0 ;
  wire \txeq_txcoeff[16]_i_1__4_n_0 ;
  wire \txeq_txcoeff[16]_i_2__4_n_0 ;
  wire \txeq_txcoeff[17]_i_1__4_n_0 ;
  wire \txeq_txcoeff[17]_i_2__4_n_0 ;
  wire \txeq_txcoeff[18]_i_1__4_n_0 ;
  wire \txeq_txcoeff[18]_i_2__4_n_0 ;
  wire \txeq_txcoeff[18]_i_3__4_n_0 ;
  wire \txeq_txcoeff[1]_i_1__4_n_0 ;
  wire \txeq_txcoeff[1]_i_2__4_n_0 ;
  wire \txeq_txcoeff[2]_i_1__4_n_0 ;
  wire \txeq_txcoeff[2]_i_2__4_n_0 ;
  wire \txeq_txcoeff[3]_i_1__4_n_0 ;
  wire \txeq_txcoeff[3]_i_2__4_n_0 ;
  wire \txeq_txcoeff[4]_i_1__4_n_0 ;
  wire \txeq_txcoeff[4]_i_2__4_n_0 ;
  wire \txeq_txcoeff[5]_i_1__4_n_0 ;
  wire \txeq_txcoeff[5]_i_2__4_n_0 ;
  wire \txeq_txcoeff[6]_i_1__4_n_0 ;
  wire \txeq_txcoeff[6]_i_2__4_n_0 ;
  wire \txeq_txcoeff[7]_i_1__4_n_0 ;
  wire \txeq_txcoeff[7]_i_2__4_n_0 ;
  wire \txeq_txcoeff[8]_i_1__4_n_0 ;
  wire \txeq_txcoeff[8]_i_2__4_n_0 ;
  wire \txeq_txcoeff[9]_i_1__4_n_0 ;
  wire \txeq_txcoeff[9]_i_2__4_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__4_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__4_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__4 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__4_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__4_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__4 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__4 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__4 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__4 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__4_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_116
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_117
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_118
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_119
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_120
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_121
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_122
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_123
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_124
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_125
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_126
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_127
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_128
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_129
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_130
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_131
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_132
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_133
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_17
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx5_eq_lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_156_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__4 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__4 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__4 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_56__1 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__4
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__4 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__4 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__4_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__4 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__4_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__4_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__4_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__4_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__4 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__4_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__4_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__4_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__4
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_45 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__4_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__4_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__4_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__4_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__4_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__4 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__4_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__4 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__4 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__4 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[0]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[10]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[11]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[12]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[13]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[14]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[15]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[16]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[17]_i_2__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[1]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[2]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[3]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[7]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[8]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__1_n_0 ),
        .D(\txeq_preset[9]_i_1__4_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__4 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__4 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__4 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__4 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__4_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__4 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__4_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__4 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__4_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__4 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__4_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__4_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__4_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__4_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__4_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_33
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    pipe_rx6_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_100_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output pipe_rx6_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_100_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__5_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__5_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__5_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__5_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__5_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__5_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__5_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__5_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_100_out;
  wire pipe_pclk_in;
  wire pipe_rx6_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__5_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__5_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__5_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__5_n_0 ;
  wire \rxeq_preset[1]_i_1__5_n_0 ;
  wire \rxeq_preset[2]_i_1__5_n_0 ;
  wire \rxeq_preset[2]_i_2__5_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__5_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__5_n_0 ;
  wire \txeq_preset[10]_i_1__5_n_0 ;
  wire \txeq_preset[11]_i_1__5_n_0 ;
  wire \txeq_preset[12]_i_1__5_n_0 ;
  wire \txeq_preset[13]_i_1__5_n_0 ;
  wire \txeq_preset[14]_i_1__5_n_0 ;
  wire \txeq_preset[15]_i_1__5_n_0 ;
  wire \txeq_preset[16]_i_1__5_n_0 ;
  wire \txeq_preset[17]_i_1__0_n_0 ;
  wire \txeq_preset[17]_i_2__5_n_0 ;
  wire \txeq_preset[1]_i_1__5_n_0 ;
  wire \txeq_preset[2]_i_1__5_n_0 ;
  wire \txeq_preset[3]_i_1__5_n_0 ;
  wire \txeq_preset[7]_i_1__5_n_0 ;
  wire \txeq_preset[8]_i_1__5_n_0 ;
  wire \txeq_preset[9]_i_1__5_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__5_n_0 ;
  wire \txeq_txcoeff[0]_i_2__5_n_0 ;
  wire \txeq_txcoeff[10]_i_1__5_n_0 ;
  wire \txeq_txcoeff[10]_i_2__5_n_0 ;
  wire \txeq_txcoeff[11]_i_1__5_n_0 ;
  wire \txeq_txcoeff[11]_i_2__5_n_0 ;
  wire \txeq_txcoeff[12]_i_1__5_n_0 ;
  wire \txeq_txcoeff[12]_i_2__5_n_0 ;
  wire \txeq_txcoeff[13]_i_1__5_n_0 ;
  wire \txeq_txcoeff[13]_i_2__5_n_0 ;
  wire \txeq_txcoeff[14]_i_1__5_n_0 ;
  wire \txeq_txcoeff[14]_i_2__5_n_0 ;
  wire \txeq_txcoeff[15]_i_1__5_n_0 ;
  wire \txeq_txcoeff[15]_i_2__5_n_0 ;
  wire \txeq_txcoeff[16]_i_1__5_n_0 ;
  wire \txeq_txcoeff[16]_i_2__5_n_0 ;
  wire \txeq_txcoeff[17]_i_1__5_n_0 ;
  wire \txeq_txcoeff[17]_i_2__5_n_0 ;
  wire \txeq_txcoeff[18]_i_1__5_n_0 ;
  wire \txeq_txcoeff[18]_i_2__5_n_0 ;
  wire \txeq_txcoeff[18]_i_3__5_n_0 ;
  wire \txeq_txcoeff[1]_i_1__5_n_0 ;
  wire \txeq_txcoeff[1]_i_2__5_n_0 ;
  wire \txeq_txcoeff[2]_i_1__5_n_0 ;
  wire \txeq_txcoeff[2]_i_2__5_n_0 ;
  wire \txeq_txcoeff[3]_i_1__5_n_0 ;
  wire \txeq_txcoeff[3]_i_2__5_n_0 ;
  wire \txeq_txcoeff[4]_i_1__5_n_0 ;
  wire \txeq_txcoeff[4]_i_2__5_n_0 ;
  wire \txeq_txcoeff[5]_i_1__5_n_0 ;
  wire \txeq_txcoeff[5]_i_2__5_n_0 ;
  wire \txeq_txcoeff[6]_i_1__5_n_0 ;
  wire \txeq_txcoeff[6]_i_2__5_n_0 ;
  wire \txeq_txcoeff[7]_i_1__5_n_0 ;
  wire \txeq_txcoeff[7]_i_2__5_n_0 ;
  wire \txeq_txcoeff[8]_i_1__5_n_0 ;
  wire \txeq_txcoeff[8]_i_2__5_n_0 ;
  wire \txeq_txcoeff[9]_i_1__5_n_0 ;
  wire \txeq_txcoeff[9]_i_2__5_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__5_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__5_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__5 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__5_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__5_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__5 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__5 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__5 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__5 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__5_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_134
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_135
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_136
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_137
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_138
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_139
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_140
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_141
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_142
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_143
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_144
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_145
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_146
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_147
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_148
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_149
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_150
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_151
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_20
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx6_eq_lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_100_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_38__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_39__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__5 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__5 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__5 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__5 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__5
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__5 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__5 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__5_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__5 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__5_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__5_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__5_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__5_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__5 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__5_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__5_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__5_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__5_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__5
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_43 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__5_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__5_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__5_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__5_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__5_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__5 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__5_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__5 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__0 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__5 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__5 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[0]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[10]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[11]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[12]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[13]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[14]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[15]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[16]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[17]_i_2__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[1]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[2]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[3]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[7]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[8]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__0_n_0 ),
        .D(\txeq_preset[9]_i_1__5_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__5 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__5 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__5 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__5 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__5_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__5 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__5_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__5 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__5_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__5 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__5 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__5_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__5_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__5_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__5_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__5_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_39
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    pipe_rx7_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_44_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output pipe_rx7_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_44_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__6_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__6_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__6_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__6_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__6_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__6_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__6_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__6_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_44_out;
  wire pipe_pclk_in;
  wire pipe_rx7_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__6_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__6_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__6_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__6_n_0 ;
  wire \rxeq_preset[1]_i_1__6_n_0 ;
  wire \rxeq_preset[2]_i_1__6_n_0 ;
  wire \rxeq_preset[2]_i_2__6_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__6_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__6_n_0 ;
  wire \txeq_preset[10]_i_1__6_n_0 ;
  wire \txeq_preset[11]_i_1__6_n_0 ;
  wire \txeq_preset[12]_i_1__6_n_0 ;
  wire \txeq_preset[13]_i_1__6_n_0 ;
  wire \txeq_preset[14]_i_1__6_n_0 ;
  wire \txeq_preset[15]_i_1__6_n_0 ;
  wire \txeq_preset[16]_i_1__6_n_0 ;
  wire \txeq_preset[17]_i_1_n_0 ;
  wire \txeq_preset[17]_i_2__6_n_0 ;
  wire \txeq_preset[1]_i_1__6_n_0 ;
  wire \txeq_preset[2]_i_1__6_n_0 ;
  wire \txeq_preset[3]_i_1__6_n_0 ;
  wire \txeq_preset[7]_i_1__6_n_0 ;
  wire \txeq_preset[8]_i_1__6_n_0 ;
  wire \txeq_preset[9]_i_1__6_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__6_n_0 ;
  wire \txeq_txcoeff[0]_i_2__6_n_0 ;
  wire \txeq_txcoeff[10]_i_1__6_n_0 ;
  wire \txeq_txcoeff[10]_i_2__6_n_0 ;
  wire \txeq_txcoeff[11]_i_1__6_n_0 ;
  wire \txeq_txcoeff[11]_i_2__6_n_0 ;
  wire \txeq_txcoeff[12]_i_1__6_n_0 ;
  wire \txeq_txcoeff[12]_i_2__6_n_0 ;
  wire \txeq_txcoeff[13]_i_1__6_n_0 ;
  wire \txeq_txcoeff[13]_i_2__6_n_0 ;
  wire \txeq_txcoeff[14]_i_1__6_n_0 ;
  wire \txeq_txcoeff[14]_i_2__6_n_0 ;
  wire \txeq_txcoeff[15]_i_1__6_n_0 ;
  wire \txeq_txcoeff[15]_i_2__6_n_0 ;
  wire \txeq_txcoeff[16]_i_1__6_n_0 ;
  wire \txeq_txcoeff[16]_i_2__6_n_0 ;
  wire \txeq_txcoeff[17]_i_1__6_n_0 ;
  wire \txeq_txcoeff[17]_i_2__6_n_0 ;
  wire \txeq_txcoeff[18]_i_1__6_n_0 ;
  wire \txeq_txcoeff[18]_i_2__6_n_0 ;
  wire \txeq_txcoeff[18]_i_3__6_n_0 ;
  wire \txeq_txcoeff[1]_i_1__6_n_0 ;
  wire \txeq_txcoeff[1]_i_2__6_n_0 ;
  wire \txeq_txcoeff[2]_i_1__6_n_0 ;
  wire \txeq_txcoeff[2]_i_2__6_n_0 ;
  wire \txeq_txcoeff[3]_i_1__6_n_0 ;
  wire \txeq_txcoeff[3]_i_2__6_n_0 ;
  wire \txeq_txcoeff[4]_i_1__6_n_0 ;
  wire \txeq_txcoeff[4]_i_2__6_n_0 ;
  wire \txeq_txcoeff[5]_i_1__6_n_0 ;
  wire \txeq_txcoeff[5]_i_2__6_n_0 ;
  wire \txeq_txcoeff[6]_i_1__6_n_0 ;
  wire \txeq_txcoeff[6]_i_2__6_n_0 ;
  wire \txeq_txcoeff[7]_i_1__6_n_0 ;
  wire \txeq_txcoeff[7]_i_2__6_n_0 ;
  wire \txeq_txcoeff[8]_i_1__6_n_0 ;
  wire \txeq_txcoeff[8]_i_2__6_n_0 ;
  wire \txeq_txcoeff[9]_i_1__6_n_0 ;
  wire \txeq_txcoeff[9]_i_2__6_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__6_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__6_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__6 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__6_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__6_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__6 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__6 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__6 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__6 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__6_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_152
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_153
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_154
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_155
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_156
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_157
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_158
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_159
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_160
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_161
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_162
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_163
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_164
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_165
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_166
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_167
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_168
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_169
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_23
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx7_eq_lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_44_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__6 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__6 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__6 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_55__2 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_56__2 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__6
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__6 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__6 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__6_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__6 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__6_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__6_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__6_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__6_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__6 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__6_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__6_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__6_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__6
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__6_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__6_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__6_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__6_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__6_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__6 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__6_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__6 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__6 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__6 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[0]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[10]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[11]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[12]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[13]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[14]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[15]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[16]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[17]_i_2__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[1]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[2]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[3]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[7]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[8]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[9]_i_1__6_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__6 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__6 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__6 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__6 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__6_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__6 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__6_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__6 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__6_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__6 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__6 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__6_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__6_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__6_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__6_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__6_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_8
   (EQ_TXEQ_DEEMPH_OUT,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    rxeq_adapt_done_reg1_reg,
    RST_CPLLRESET,
    pipe_pclk_in,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_1 ,
    p_329_out,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 );
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output reg_cfg_tph_stt_read_enable_i_reg;
  output reg_cfg_tph_stt_read_enable_i_reg_0;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output rxeq_adapt_done_reg1_reg;
  input RST_CPLLRESET;
  input pipe_pclk_in;
  input [1:0]\FSM_onehot_reg_state_reg[2] ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  input p_329_out;
  input [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_4 ;

  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire \FSM_onehot_fsm_tx[2]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[2]_i_2__1_n_0 ;
  wire \FSM_onehot_fsm_tx[3]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[4]_i_2__1_n_0 ;
  wire \FSM_onehot_fsm_tx[5]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[6]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_2__1_n_0 ;
  wire \FSM_onehot_fsm_tx[7]_i_3__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_tx_reg_n_0_[7] ;
  wire [1:0]\FSM_onehot_reg_state_reg[2] ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_0 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_1 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_2 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_rx[0]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_rx[0]_i_3__1_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_rx[2]_i_3__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_sequential_fsm_rx_reg_n_0_[2] ;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire RST_CPLLRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [1:0]\eq_state_reg[2] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire p_329_out;
  wire pipe_pclk_in;
  wire pipe_rx2_eq_lffs_sel;
  wire reg_cfg_tph_stt_read_enable_i_reg;
  wire reg_cfg_tph_stt_read_enable_i_reg_0;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg_i_2__1_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1__1_n_0 ;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1__1_n_0 ;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_n_0;
  wire [17:0]rxeq_new_txcoeff;
  wire [17:0]rxeq_new_txcoeff__0;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1__1_n_0 ;
  wire \rxeq_preset[1]_i_1__1_n_0 ;
  wire \rxeq_preset[2]_i_1__1_n_0 ;
  wire \rxeq_preset[2]_i_2__1_n_0 ;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire rxeq_preset_valid_reg_n_0;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_23;
  wire rxeq_scan_i_n_24;
  wire rxeq_scan_i_n_25;
  wire rxeq_scan_i_n_26;
  wire rxeq_scan_i_n_3;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire \rxeq_txcoeff_reg_n_0_[10] ;
  wire \rxeq_txcoeff_reg_n_0_[11] ;
  wire \rxeq_txcoeff_reg_n_0_[12] ;
  wire \rxeq_txcoeff_reg_n_0_[13] ;
  wire \rxeq_txcoeff_reg_n_0_[14] ;
  wire \rxeq_txcoeff_reg_n_0_[15] ;
  wire \rxeq_txcoeff_reg_n_0_[16] ;
  wire \rxeq_txcoeff_reg_n_0_[17] ;
  wire \rxeq_txcoeff_reg_n_0_[6] ;
  wire \rxeq_txcoeff_reg_n_0_[7] ;
  wire \rxeq_txcoeff_reg_n_0_[8] ;
  wire \rxeq_txcoeff_reg_n_0_[9] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1__1_n_0 ;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire \txeq_preset[0]_i_1__1_n_0 ;
  wire \txeq_preset[10]_i_1__1_n_0 ;
  wire \txeq_preset[11]_i_1__1_n_0 ;
  wire \txeq_preset[12]_i_1__1_n_0 ;
  wire \txeq_preset[13]_i_1__1_n_0 ;
  wire \txeq_preset[14]_i_1__1_n_0 ;
  wire \txeq_preset[15]_i_1__1_n_0 ;
  wire \txeq_preset[16]_i_1__1_n_0 ;
  wire \txeq_preset[17]_i_1__4_n_0 ;
  wire \txeq_preset[17]_i_2__1_n_0 ;
  wire \txeq_preset[1]_i_1__1_n_0 ;
  wire \txeq_preset[2]_i_1__1_n_0 ;
  wire \txeq_preset[3]_i_1__1_n_0 ;
  wire \txeq_preset[7]_i_1__1_n_0 ;
  wire \txeq_preset[8]_i_1__1_n_0 ;
  wire \txeq_preset[9]_i_1__1_n_0 ;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[4] ;
  wire \txeq_preset_reg_n_0_[5] ;
  wire \txeq_preset_reg_n_0_[6] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire \txeq_txcoeff[0]_i_1__1_n_0 ;
  wire \txeq_txcoeff[0]_i_2__1_n_0 ;
  wire \txeq_txcoeff[10]_i_1__1_n_0 ;
  wire \txeq_txcoeff[10]_i_2__1_n_0 ;
  wire \txeq_txcoeff[11]_i_1__1_n_0 ;
  wire \txeq_txcoeff[11]_i_2__1_n_0 ;
  wire \txeq_txcoeff[12]_i_1__1_n_0 ;
  wire \txeq_txcoeff[12]_i_2__1_n_0 ;
  wire \txeq_txcoeff[13]_i_1__1_n_0 ;
  wire \txeq_txcoeff[13]_i_2__1_n_0 ;
  wire \txeq_txcoeff[14]_i_1__1_n_0 ;
  wire \txeq_txcoeff[14]_i_2__1_n_0 ;
  wire \txeq_txcoeff[15]_i_1__1_n_0 ;
  wire \txeq_txcoeff[15]_i_2__1_n_0 ;
  wire \txeq_txcoeff[16]_i_1__1_n_0 ;
  wire \txeq_txcoeff[16]_i_2__1_n_0 ;
  wire \txeq_txcoeff[17]_i_1__1_n_0 ;
  wire \txeq_txcoeff[17]_i_2__1_n_0 ;
  wire \txeq_txcoeff[18]_i_1__1_n_0 ;
  wire \txeq_txcoeff[18]_i_2__1_n_0 ;
  wire \txeq_txcoeff[18]_i_3__1_n_0 ;
  wire \txeq_txcoeff[1]_i_1__1_n_0 ;
  wire \txeq_txcoeff[1]_i_2__1_n_0 ;
  wire \txeq_txcoeff[2]_i_1__1_n_0 ;
  wire \txeq_txcoeff[2]_i_2__1_n_0 ;
  wire \txeq_txcoeff[3]_i_1__1_n_0 ;
  wire \txeq_txcoeff[3]_i_2__1_n_0 ;
  wire \txeq_txcoeff[4]_i_1__1_n_0 ;
  wire \txeq_txcoeff[4]_i_2__1_n_0 ;
  wire \txeq_txcoeff[5]_i_1__1_n_0 ;
  wire \txeq_txcoeff[5]_i_2__1_n_0 ;
  wire \txeq_txcoeff[6]_i_1__1_n_0 ;
  wire \txeq_txcoeff[6]_i_2__1_n_0 ;
  wire \txeq_txcoeff[7]_i_1__1_n_0 ;
  wire \txeq_txcoeff[7]_i_2__1_n_0 ;
  wire \txeq_txcoeff[8]_i_1__1_n_0 ;
  wire \txeq_txcoeff[8]_i_2__1_n_0 ;
  wire \txeq_txcoeff[9]_i_1__1_n_0 ;
  wire \txeq_txcoeff[9]_i_2__1_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  LUT6 #(
    .INIT(64'h000100010001F1F1)) 
    \FSM_onehot_fsm_tx[2]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__1_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_fsm_tx[2]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_fsm_tx[3]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I4(txeq_preset_done),
        .O(\FSM_onehot_fsm_tx[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FF454545)) 
    \FSM_onehot_fsm_tx[4]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx[4]_i_2__1_n_0 ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_onehot_fsm_tx[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_fsm_tx[4]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_tx[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_fsm_tx[5]_i_1__1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm_tx[6]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \FSM_onehot_fsm_tx[7]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx[7]_i_2__1_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx[7]_i_3__1_n_0 ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm_tx[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    \FSM_onehot_fsm_tx[7]_i_2__1 
       (.I0(txeq_preset_done),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_tx[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm_tx[7]_i_3__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\FSM_onehot_fsm_tx[7]_i_3__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[5]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[6]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx[7]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h838183C3)) 
    \FSM_sequential_fsm_rx[0]_i_2__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(rxeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_rx[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFD000080)) 
    \FSM_sequential_fsm_rx[0]_i_3__1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm_rx[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_fsm_rx[2]_i_2__1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_rx[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_rx[2]_i_3__1 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\FSM_sequential_fsm_rx[2]_i_3__1_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_62
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_new_txcoeff__0[17]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_63
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_new_txcoeff__0[16]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_64
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_new_txcoeff__0[15]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_65
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_new_txcoeff__0[14]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_66
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_new_txcoeff__0[13]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_67
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_new_txcoeff__0[12]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_68
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_new_txcoeff__0[11]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_69
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_new_txcoeff__0[10]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_70
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_new_txcoeff__0[9]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_71
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_new_txcoeff__0[8]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_72
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_new_txcoeff__0[7]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_73
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_new_txcoeff__0[6]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_74
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_new_txcoeff__0[5]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_75
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_new_txcoeff__0[4]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_76
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_new_txcoeff__0[3]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_77
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff__0[2]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_78
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_new_txcoeff__0[1]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    PCIE_3_0_i_i_79
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_new_txcoeff__0[0]),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_8
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_n_0),
        .O(pipe_rx2_eq_lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_329_out),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_38__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_39__0 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42__1 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47__1 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[0] ),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_50__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_51__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_52__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_53__1 
       (.I0(gen3_reg2),
        .I1(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_54__1 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_24),
        .Q(rxeq_adapt_done_reg1_reg),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_adapt_done_reg_i_2__1
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_26),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h04041C10)) 
    \rxeq_cnt[0]_i_1__1 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_cnt[0]));
  LUT5 #(
    .INIT(32'h00424200)) 
    \rxeq_cnt[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[1]));
  LUT6 #(
    .INIT(64'h0042420042004200)) 
    \rxeq_cnt[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\rxeq_cnt_reg_n_0_[1] ),
        .I5(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [0]),
        .Q(rxeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\eq_state_reg[2] [1]),
        .Q(rxeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(reg_cfg_tph_stt_read_enable_i_reg_0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[3]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[4]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT4 #(
    .INIT(16'hC203)) 
    \rxeq_fs[5]_i_1__1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_fs[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_fs[5]_i_2__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1__1_n_0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[3]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[4]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT6 #(
    .INIT(64'hFF000000000080FF)) 
    \rxeq_lf[5]_i_1__1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I5(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_lf[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_lf[5]_i_2__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1__1_n_0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_4 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_25),
        .Q(rxeq_lffs_sel_reg_n_0),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[0]),
        .Q(rxeq_new_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[10]),
        .Q(rxeq_new_txcoeff__0[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[11]),
        .Q(rxeq_new_txcoeff__0[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[12]),
        .Q(rxeq_new_txcoeff__0[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[13]),
        .Q(rxeq_new_txcoeff__0[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[14]),
        .Q(rxeq_new_txcoeff__0[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[15]),
        .Q(rxeq_new_txcoeff__0[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[16]),
        .Q(rxeq_new_txcoeff__0[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[17]),
        .Q(rxeq_new_txcoeff__0[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[1]),
        .Q(rxeq_new_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[2]),
        .Q(rxeq_new_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[3]),
        .Q(rxeq_new_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[4]),
        .Q(rxeq_new_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[5]),
        .Q(rxeq_new_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[6]),
        .Q(rxeq_new_txcoeff__0[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[7]),
        .Q(rxeq_new_txcoeff__0[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[8]),
        .Q(rxeq_new_txcoeff__0[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(rxeq_scan_i_n_23),
        .D(rxeq_new_txcoeff[9]),
        .Q(rxeq_new_txcoeff__0[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\rxeq_preset[2]_i_2__1_n_0 ),
        .I5(rxeq_preset__0[0]),
        .O(\rxeq_preset[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\rxeq_preset[2]_i_2__1_n_0 ),
        .I5(rxeq_preset__0[1]),
        .O(\rxeq_preset[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3200FFFF32000000)) 
    \rxeq_preset[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\rxeq_preset[2]_i_2__1_n_0 ),
        .I5(rxeq_preset__0[2]),
        .O(\rxeq_preset[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00400FF)) 
    \rxeq_preset[2]_i_2__1 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I4(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_preset[2]_i_2__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_2 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1__1_n_0 ),
        .Q(rxeq_preset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1__1_n_0 ),
        .Q(rxeq_preset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1__1_n_0 ),
        .Q(rxeq_preset__0[2]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h04)) 
    rxeq_preset_valid_i_1__1
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(rxeq_preset_valid));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(rxeq_preset_valid_reg_n_0),
        .R(RST_CPLLRESET));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_51 rxeq_scan_i
       (.D({rxeq_scan_i_n_0,rxeq_scan_i_n_1,rxeq_scan_i_n_2}),
        .E(rxeq_scan_i_n_23),
        .\FSM_sequential_fsm_rx_reg[0] (\FSM_sequential_fsm_rx[0]_i_2__1_n_0 ),
        .Q(rxeq_txpreset__0),
        .RST_CPLLRESET(RST_CPLLRESET),
        .out({\FSM_sequential_fsm_rx_reg_n_0_[2] ,\FSM_sequential_fsm_rx_reg_n_0_[1] ,\FSM_sequential_fsm_rx_reg_n_0_[0] }),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done_reg(rxeq_scan_i_n_24),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg1_reg),
        .rxeq_adapt_done_reg_reg(rxeq_scan_i_n_26),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg_n_0),
        .\rxeq_cnt_reg[1] (\FSM_sequential_fsm_rx[0]_i_3__1_n_0 ),
        .\rxeq_cnt_reg[1]_0 (\FSM_sequential_fsm_rx[2]_i_2__1_n_0 ),
        .\rxeq_control_reg2_reg[0] (\FSM_sequential_fsm_rx[2]_i_3__1_n_0 ),
        .\rxeq_control_reg2_reg[0]_0 (rxeq_adapt_done_reg_i_2__1_n_0),
        .\rxeq_control_reg2_reg[1] (rxeq_control_reg2),
        .rxeq_done(rxeq_done),
        .\rxeq_fs_reg[5] (rxeq_fs__0),
        .\rxeq_lf_reg[5] (rxeq_lf__0),
        .rxeq_lffs_sel_reg(rxeq_scan_i_n_25),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg_n_0),
        .\rxeq_new_txcoeff_reg[17] (rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req_reg(rxeq_scan_i_n_3),
        .rxeq_new_txcoeff_req_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .\rxeq_preset_reg[2] (rxeq_preset__0),
        .rxeq_preset_valid_reg(rxeq_preset_valid_reg_n_0),
        .\rxeq_txcoeff_reg[17] ({\rxeq_txcoeff_reg_n_0_[17] ,\rxeq_txcoeff_reg_n_0_[16] ,\rxeq_txcoeff_reg_n_0_[15] ,\rxeq_txcoeff_reg_n_0_[14] ,\rxeq_txcoeff_reg_n_0_[13] ,\rxeq_txcoeff_reg_n_0_[12] ,\rxeq_txcoeff_reg_n_0_[11] ,\rxeq_txcoeff_reg_n_0_[10] ,\rxeq_txcoeff_reg_n_0_[9] ,\rxeq_txcoeff_reg_n_0_[8] ,\rxeq_txcoeff_reg_n_0_[7] ,\rxeq_txcoeff_reg_n_0_[6] ,rxeq_txcoeff__0}));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[6] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[10]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[16] ),
        .O(rxeq_txcoeff[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[11]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[17] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[12]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[13]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[14]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[15]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[16]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[17]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[7] ),
        .O(rxeq_txcoeff[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[8] ),
        .O(rxeq_txcoeff[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[3]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[9] ),
        .O(rxeq_txcoeff[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[4]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[10] ),
        .O(rxeq_txcoeff[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[5]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[11] ),
        .O(rxeq_txcoeff[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[6]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[12] ),
        .O(rxeq_txcoeff[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[7]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[13] ),
        .O(rxeq_txcoeff[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[8]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[14] ),
        .O(rxeq_txcoeff[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txcoeff[9]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(\rxeq_txcoeff_reg_n_0_[15] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\rxeq_txcoeff_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\rxeq_txcoeff_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\rxeq_txcoeff_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\rxeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\rxeq_txcoeff_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\rxeq_txcoeff_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\rxeq_txcoeff_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\rxeq_txcoeff_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\rxeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\rxeq_txcoeff_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\rxeq_txcoeff_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\rxeq_txcoeff_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
  LUT4 #(
    .INIT(16'hF405)) 
    \rxeq_txpreset[3]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_sequential_fsm_rx_reg_n_0_[1] ),
        .I3(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .O(\rxeq_txpreset[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_txpreset[3]_i_2__1 
       (.I0(\FSM_sequential_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_sequential_fsm_rx_reg_n_0_[0] ),
        .I2(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_3 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1__1_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [0]),
        .Q(txeq_control_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] [1]),
        .Q(txeq_control_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .Q(reg_cfg_tph_stt_read_enable_i_reg),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAEABBABB)) 
    \txeq_preset[10]_i_1__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAABABB)) 
    \txeq_preset[11]_i_1__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[11]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001574)) 
    \txeq_preset[12]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[12]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[13]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[13]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \txeq_preset[14]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \txeq_preset[15]_i_1__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \txeq_preset[16]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[16]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \txeq_preset[17]_i_1__4 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(RST_CPLLRESET),
        .O(\txeq_preset[17]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAEABABB)) 
    \txeq_preset[17]_i_2__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00C8)) 
    \txeq_preset[2]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(RST_CPLLRESET),
        .O(\txeq_preset[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000408)) 
    \txeq_preset[7]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[2]),
        .I4(RST_CPLLRESET),
        .O(\txeq_preset[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEBBFB)) 
    \txeq_preset[8]_i_1__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEBABB)) 
    \txeq_preset[9]_i_1__1 
       (.I0(RST_CPLLRESET),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .Q(txeq_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_1 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[0]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[10]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[11]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[12]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[13]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[14]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[15]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[16]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[17]_i_2__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[1]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[2]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[3]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(\txeq_preset_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[7]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[8]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1__4_n_0 ),
        .D(\txeq_preset[9]_i_1__1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[0]_i_1__1 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I3(\txeq_preset_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[0]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \txeq_txcoeff[0]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\txeq_txcoeff[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[10]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[7]),
        .I4(\txeq_txcoeff[10]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[10]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[13]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[10]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[11]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .I4(\txeq_txcoeff[11]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[11]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[15]),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[12]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .I4(\txeq_txcoeff[12]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[12]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[0]),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[12]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[13]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .I4(\txeq_txcoeff[13]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[13]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[1]),
        .I2(txeq_deemph_reg2[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[13]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[14]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(\txeq_txcoeff[14]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[14]_i_2__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[1]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[14]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[15]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[11]),
        .I4(\txeq_txcoeff[15]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[15]_i_2__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[2]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[16]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[12]),
        .I4(\txeq_txcoeff[16]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[16]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[16]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(txeq_deemph_reg2[4]),
        .I2(txeq_deemph_reg2[3]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[16]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[17]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[13]),
        .I4(\txeq_txcoeff[17]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[17]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[17]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(txeq_deemph_reg2[4]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFABAAABAAAB)) 
    \txeq_txcoeff[18]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx[2]_i_2__1_n_0 ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I4(txeq_control_reg2[0]),
        .I5(txeq_control_reg2[1]),
        .O(\txeq_txcoeff[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \txeq_txcoeff[18]_i_2__1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I2(\txeq_txcoeff[18]_i_3__1_n_0 ),
        .O(\txeq_txcoeff[18]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F888888888)) 
    \txeq_txcoeff[18]_i_3__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[18]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[1]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[0] ),
        .I4(\txeq_txcoeff[1]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[1]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[5]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[2]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[0]),
        .I4(\txeq_txcoeff[2]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[2]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[6]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[3]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[1]),
        .I4(\txeq_txcoeff[3]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[3]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[4]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[2]),
        .I4(\txeq_txcoeff[4]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[4]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[5]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[3]),
        .I4(\txeq_txcoeff[5]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[5]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(EQ_TXEQ_DEEMPH_OUT[9]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[6]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[4]),
        .I4(\txeq_txcoeff[6]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[6]_i_2__1 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[10]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[7]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(\txeq_txcoeff[7]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[7]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(\txeq_txcoeff_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[8]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[5]),
        .I4(\txeq_txcoeff[8]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0ECF0A0A0A0A0)) 
    \txeq_txcoeff[8]_i_2__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I1(EQ_TXEQ_DEEMPH_OUT[12]),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .O(\txeq_txcoeff[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \txeq_txcoeff[9]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[3] ),
        .I1(\txeq_preset_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[5] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[6]),
        .I4(\txeq_txcoeff[9]_i_2__1_n_0 ),
        .O(\txeq_txcoeff[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800FB000800)) 
    \txeq_txcoeff[9]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I4(EQ_TXEQ_DEEMPH_OUT[12]),
        .I5(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .O(\txeq_txcoeff[9]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \txeq_txcoeff_cnt[0]_i_1__1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_tx_reg_n_0_[2] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txeq_txcoeff_cnt[1]_i_1__1 
       (.I0(\FSM_onehot_fsm_tx_reg_n_0_[4] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[0]_i_1__1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[10]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[11]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[12]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[13]_i_1__1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[14]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[15]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[16]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[17]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[18]_i_2__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[1]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[2]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[3]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[4]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[5]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[6]_i_1__1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[7]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[8]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_txcoeff[18]_i_1__1_n_0 ),
        .D(\txeq_txcoeff[9]_i_1__1_n_0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[0] ,
    rate_gen3_reg1_reg,
    \cplllock_reg1_reg[0]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET065_out,
    pipe_pclk_sel_out,
    p_0_in68_in,
    p_0_in66_in,
    \qpllpd_in_reg1_reg[0] ,
    \qpllreset_in_reg1_reg[0] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[0] ;
  output rate_gen3_reg1_reg;
  output \cplllock_reg1_reg[0]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET065_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in68_in;
  output p_0_in66_in;
  output [0:0]\qpllpd_in_reg1_reg[0] ;
  output [0:0]\qpllreset_in_reg1_reg[0] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET065_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1_n_0;
  wire cpllreset_i_1__0_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1_n_0;
  wire drp_x16_i_1_n_0;
  wire drp_x16x20_mode_i_1_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_10__2_n_0 ;
  wire \fsm[0]_i_2_n_0 ;
  wire \fsm[0]_i_3_n_0 ;
  wire \fsm[0]_i_4_n_0 ;
  wire \fsm[0]_i_5_n_0 ;
  wire \fsm[0]_i_6_n_0 ;
  wire \fsm[0]_i_7_n_0 ;
  wire \fsm[0]_i_8_n_0 ;
  wire \fsm[0]_i_9_n_0 ;
  wire \fsm[1]_i_2_n_0 ;
  wire \fsm[1]_i_3_n_0 ;
  wire \fsm[1]_i_4_n_0 ;
  wire \fsm[1]_i_5_n_0 ;
  wire \fsm[1]_i_6_n_0 ;
  wire \fsm[1]_i_7_n_0 ;
  wire \fsm[1]_i_8_n_0 ;
  wire \fsm[1]_i_9_n_0 ;
  wire \fsm[2]_i_2_n_0 ;
  wire \fsm[2]_i_3_n_0 ;
  wire \fsm[2]_i_4_n_0 ;
  wire \fsm[2]_i_5_n_0 ;
  wire \fsm[2]_i_7_n_0 ;
  wire \fsm[2]_i_8_n_0 ;
  wire \fsm[2]_i_9_n_0 ;
  wire \fsm[3]_i_2_n_0 ;
  wire \fsm[3]_i_3_n_0 ;
  wire \fsm[3]_i_4_n_0 ;
  wire \fsm[3]_i_5_n_0 ;
  wire \fsm[3]_i_6_n_0 ;
  wire \fsm[3]_i_8_n_0 ;
  wire \fsm[3]_i_9_n_0 ;
  wire \fsm[4]_i_2_n_0 ;
  wire \fsm[4]_i_3_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1_n_0;
  wire gen3_exit_i_2_n_0;
  wire gen3_i_1_n_0;
  wire gen3_i_2_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in66_in;
  wire p_0_in68_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire pclk_sel_i_1_n_0;
  wire pclk_sel_i_2_n_0;
  wire phystatus_i_1_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__0_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[0] ;
  wire qpllreset;
  wire qpllreset_i_1__0_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[0] ;
  wire rate_gen3_reg1_reg;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1_n_0 ;
  wire \rate_out[1]_i_1_n_0 ;
  wire \rate_out[2]_i_1_n_0 ;
  wire \rate_out[2]_i_2_n_0 ;
  wire \rate_out[2]_i_3_n_0 ;
  wire ratedone_i_1_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1_n_0 ;
  wire \sysclksel[1]_i_1_n_0 ;
  wire \sysclksel[1]_i_2_n_0 ;
  wire \txdata_wait_cnt[1]_i_2_n_0 ;
  wire \txdata_wait_cnt[3]_i_2_n_0 ;
  wire \txdata_wait_cnt[3]_i_3_n_0 ;
  wire \txdata_wait_cnt[3]_i_4_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1_n_0;
  wire txpmareset_i_2_n_0;
  wire txratedone_i_1_n_0;
  wire txratedone_i_2_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in68_in),
        .O(cpllpd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1_n_0),
        .Q(p_0_in68_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in66_in),
        .O(cpllreset_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__0
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__0_n_0),
        .Q(p_0_in66_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2_n_0 ),
        .I3(\fsm[0]_i_3_n_0 ),
        .I4(\fsm[0]_i_4_n_0 ),
        .O(fsm[0]));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_10__2 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3 
       (.I0(\fsm[0]_i_5_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6_n_0 ),
        .O(\fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7_n_0 ),
        .I4(\fsm[0]_i_8_n_0 ),
        .I5(\fsm[0]_i_9_n_0 ),
        .O(\fsm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2_n_0 ),
        .O(\fsm[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6 
       (.I0(\fsm[0]_i_10__2_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7 
       (.I0(\fsm[2]_i_9_n_0 ),
        .I1(\fsm[2]_i_8_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1 
       (.I0(\fsm[1]_i_2_n_0 ),
        .I1(\fsm[1]_i_3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4_n_0 ),
        .I5(\fsm[1]_i_5_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2 
       (.I0(\fsm[1]_i_6_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2_n_0 ),
        .O(\fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4 
       (.I0(\fsm[1]_i_8_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1 
       (.I0(\fsm[2]_i_2_n_0 ),
        .I1(\fsm[2]_i_3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4_n_0 ),
        .I5(\fsm[2]_i_5_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9_n_0 ),
        .I5(\fsm[3]_i_8_n_0 ),
        .O(\fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7_n_0 ),
        .O(\fsm[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8_n_0 ),
        .I3(\fsm[2]_i_9_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__0 
       (.I0(\fsm[3]_i_2_n_0 ),
        .I1(\fsm[3]_i_3_n_0 ),
        .I2(\fsm[3]_i_4_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2 
       (.I0(\fsm[3]_i_6_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2_n_0 ),
        .O(\fsm[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4 
       (.I0(\fsm[3]_i_8_n_0 ),
        .I1(\fsm[3]_i_9_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1 
       (.I0(\fsm[4]_i_2_n_0 ),
        .I1(\fsm[4]_i_3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8_n_0 ),
        .O(gen3_exit_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2_n_0),
        .I4(rate_gen3_reg1_reg),
        .O(gen3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1_n_0),
        .Q(rate_gen3_reg1_reg),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__6 
       (.I0(rate_gen3_reg1_reg),
        .O(\cplllock_reg1_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8 
       (.I0(rate_gen3_reg1_reg),
        .O(\cplllock_reg1_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1
       (.I0(txratedone_i_2_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[0] ),
        .O(qpllpd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__0_n_0),
        .Q(\qpllpd_in_reg1_reg[0] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[0] ),
        .O(qpllreset_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__0_n_0),
        .Q(\qpllreset_in_reg1_reg[0] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[0]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1 
       (.I0(\rate_out[2]_i_2_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1 
       (.I0(\rate_out[2]_i_2_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3_n_0 ),
        .O(\rate_out[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1
       (.I0(txratedone_i_2_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1
       (.I0(txratedone_i_2_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1 
       (.I0(\sysclksel[1]_i_2_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1 
       (.I0(\txdata_wait_cnt[1]_i_2_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1 
       (.I0(\txdata_wait_cnt[3]_i_2_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1 
       (.I0(\txdata_wait_cnt[3]_i_2_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2_n_0),
        .I5(GT_TXPMARESET065_out),
        .O(txpmareset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1_n_0),
        .Q(GT_TXPMARESET065_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1
       (.I0(txratedone_i_2_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_15
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[3] ,
    p_273_out,
    \cplllock_reg1_reg[3]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET047_out,
    pipe_pclk_sel_out,
    p_0_in50_in,
    p_0_in48_in,
    \qpllpd_in_reg1_reg[3] ,
    \qpllreset_in_reg1_reg[3] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    \di_reg[15] ,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[3] ;
  output p_273_out;
  output \cplllock_reg1_reg[3]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET047_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in50_in;
  output p_0_in48_in;
  output [0:0]\qpllpd_in_reg1_reg[3] ;
  output [0:0]\qpllreset_in_reg1_reg[3] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input \di_reg[15] ;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET047_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[3]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__2_n_0;
  wire cpllreset_i_1__3_n_0;
  wire \di_reg[15] ;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__2_n_0;
  wire drp_x16_i_1__2_n_0;
  wire drp_x16x20_mode_i_1__2_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_10__5_n_0 ;
  wire \fsm[0]_i_2__6_n_0 ;
  wire \fsm[0]_i_3__2_n_0 ;
  wire \fsm[0]_i_4__2_n_0 ;
  wire \fsm[0]_i_5__2_n_0 ;
  wire \fsm[0]_i_6__2_n_0 ;
  wire \fsm[0]_i_7__2_n_0 ;
  wire \fsm[0]_i_8__2_n_0 ;
  wire \fsm[0]_i_9__2_n_0 ;
  wire \fsm[1]_i_2__6_n_0 ;
  wire \fsm[1]_i_3__5_n_0 ;
  wire \fsm[1]_i_4__5_n_0 ;
  wire \fsm[1]_i_5__2_n_0 ;
  wire \fsm[1]_i_6__2_n_0 ;
  wire \fsm[1]_i_7__2_n_0 ;
  wire \fsm[1]_i_8__2_n_0 ;
  wire \fsm[1]_i_9__2_n_0 ;
  wire \fsm[2]_i_2__2_n_0 ;
  wire \fsm[2]_i_3__2_n_0 ;
  wire \fsm[2]_i_4__2_n_0 ;
  wire \fsm[2]_i_5__2_n_0 ;
  wire \fsm[2]_i_7__2_n_0 ;
  wire \fsm[2]_i_8__2_n_0 ;
  wire \fsm[2]_i_9__2_n_0 ;
  wire \fsm[3]_i_2__2_n_0 ;
  wire \fsm[3]_i_3__2_n_0 ;
  wire \fsm[3]_i_4__2_n_0 ;
  wire \fsm[3]_i_5__2_n_0 ;
  wire \fsm[3]_i_6__2_n_0 ;
  wire \fsm[3]_i_8__2_n_0 ;
  wire \fsm[3]_i_9__2_n_0 ;
  wire \fsm[4]_i_2__2_n_0 ;
  wire \fsm[4]_i_3__2_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__2_n_0;
  wire gen3_exit_i_2__2_n_0;
  wire gen3_i_1__2_n_0;
  wire gen3_i_2__2_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in48_in;
  wire p_0_in50_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_273_out;
  wire pclk_sel_i_1__2_n_0;
  wire pclk_sel_i_2__2_n_0;
  wire phystatus_i_1__2_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__3_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[3] ;
  wire qpllreset;
  wire qpllreset_i_1__3_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[3] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__2_n_0 ;
  wire \rate_out[1]_i_1__2_n_0 ;
  wire \rate_out[2]_i_1__2_n_0 ;
  wire \rate_out[2]_i_2__2_n_0 ;
  wire \rate_out[2]_i_3__2_n_0 ;
  wire ratedone_i_1__2_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__2_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__2_n_0 ;
  wire \sysclksel[1]_i_1__2_n_0 ;
  wire \sysclksel[1]_i_2__2_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__2_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__2_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__2_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__2_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__2_n_0;
  wire txpmareset_i_2__2_n_0;
  wire txratedone_i_1__2_n_0;
  wire txratedone_i_2__2_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in50_in),
        .O(cpllpd_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__2_n_0),
        .Q(p_0_in50_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in48_in),
        .O(cpllreset_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__3
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__3_n_0),
        .Q(p_0_in48_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__2_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__2_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__2_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_10__5 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_10__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__6_n_0 ),
        .I3(\fsm[0]_i_3__2_n_0 ),
        .I4(\fsm[0]_i_4__2_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__6 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__2_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__2 
       (.I0(\fsm[0]_i_5__2_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__2_n_0 ),
        .O(\fsm[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__2_n_0 ),
        .I4(\fsm[0]_i_8__2_n_0 ),
        .I5(\fsm[0]_i_9__2_n_0 ),
        .O(\fsm[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__2 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__2_n_0 ),
        .O(\fsm[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__2 
       (.I0(\fsm[0]_i_10__5_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__2 
       (.I0(\fsm[2]_i_9__2_n_0 ),
        .I1(\fsm[2]_i_8__2_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__2 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__2 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__2 
       (.I0(\fsm[1]_i_2__6_n_0 ),
        .I1(\fsm[1]_i_3__5_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__5_n_0 ),
        .I5(\fsm[1]_i_5__2_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__6 
       (.I0(\fsm[1]_i_6__2_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__2_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__2_n_0 ),
        .O(\fsm[1]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__5 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__5 
       (.I0(\fsm[1]_i_8__2_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__2 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__2_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__2 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__2 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__2 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__2 
       (.I0(\fsm[2]_i_2__2_n_0 ),
        .I1(\fsm[2]_i_3__2_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__2_n_0 ),
        .I5(\fsm[2]_i_5__2_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__2_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__2 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__2_n_0 ),
        .I5(\fsm[3]_i_8__2_n_0 ),
        .O(\fsm[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__2_n_0 ),
        .O(\fsm[2]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__2 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__2 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__2_n_0 ),
        .I3(\fsm[2]_i_9__2_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__7 
       (.I0(\fsm[3]_i_2__2_n_0 ),
        .I1(\fsm[3]_i_3__2_n_0 ),
        .I2(\fsm[3]_i_4__2_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__2_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__2 
       (.I0(\fsm[3]_i_6__2_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__2_n_0 ),
        .O(\fsm[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__2 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__2 
       (.I0(\fsm[3]_i_8__2_n_0 ),
        .I1(\fsm[3]_i_9__2_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__2 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__2 
       (.I0(\fsm[4]_i_2__2_n_0 ),
        .I1(\fsm[4]_i_3__2_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__2 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__2_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__2_n_0 ),
        .O(gen3_exit_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__2_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__2
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__2_n_0),
        .I4(p_273_out),
        .O(gen3_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__2_n_0),
        .Q(p_273_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__3 
       (.I0(p_273_out),
        .O(\cplllock_reg1_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__2 
       (.I0(p_273_out),
        .O(\cplllock_reg1_reg[3] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__2_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__2_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__2
       (.I0(txratedone_i_2__2_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__2_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\di_reg[15] ),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[3] ),
        .O(qpllpd_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__3_n_0),
        .Q(\qpllpd_in_reg1_reg[3] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[3] ),
        .O(qpllreset_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__3_n_0),
        .Q(\qpllreset_in_reg1_reg[3] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[3]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__2 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__2_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__2 
       (.I0(\rate_out[2]_i_2__2_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__2 
       (.I0(\rate_out[2]_i_2__2_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__2 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__2_n_0 ),
        .O(\rate_out[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__2 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__2_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__2_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__2_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__2
       (.I0(txratedone_i_2__2_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__2_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__2
       (.I0(txratedone_i_2__2_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__2_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__2_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__2 
       (.I0(\sysclksel[1]_i_2__2_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__2_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__2_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__2 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__2_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__2_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__2 
       (.I0(\txdata_wait_cnt[1]_i_2__2_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__2_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__2_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__2 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__2 
       (.I0(\txdata_wait_cnt[3]_i_2__2_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__2_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__2_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__2 
       (.I0(\txdata_wait_cnt[3]_i_2__2_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__2_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__2_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__2 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__2 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__2_n_0),
        .I5(GT_TXPMARESET047_out),
        .O(txpmareset_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__2_n_0),
        .Q(GT_TXPMARESET047_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__2
       (.I0(txratedone_i_2__2_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__2
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__2_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__2
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_22
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[4] ,
    p_217_out,
    \cplllock_reg1_reg[4]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET037_out,
    pipe_pclk_sel_out,
    p_0_in40_in,
    p_0_in38_in,
    \qpllpd_in_reg1_reg[4] ,
    \qpllreset_in_reg1_reg[4] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[4] ;
  output p_217_out;
  output \cplllock_reg1_reg[4]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET037_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in40_in;
  output p_0_in38_in;
  output [0:0]\qpllpd_in_reg1_reg[4] ;
  output [0:0]\qpllreset_in_reg1_reg[4] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET037_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__3_n_0;
  wire cpllreset_i_1__4_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__3_n_0;
  wire drp_x16_i_1__3_n_0;
  wire drp_x16x20_mode_i_1__3_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_11_n_0 ;
  wire \fsm[0]_i_2__8_n_0 ;
  wire \fsm[0]_i_3__3_n_0 ;
  wire \fsm[0]_i_4__3_n_0 ;
  wire \fsm[0]_i_5__3_n_0 ;
  wire \fsm[0]_i_6__3_n_0 ;
  wire \fsm[0]_i_7__3_n_0 ;
  wire \fsm[0]_i_8__3_n_0 ;
  wire \fsm[0]_i_9__3_n_0 ;
  wire \fsm[1]_i_2__8_n_0 ;
  wire \fsm[1]_i_3__7_n_0 ;
  wire \fsm[1]_i_4__7_n_0 ;
  wire \fsm[1]_i_5__3_n_0 ;
  wire \fsm[1]_i_6__3_n_0 ;
  wire \fsm[1]_i_7__3_n_0 ;
  wire \fsm[1]_i_8__3_n_0 ;
  wire \fsm[1]_i_9__3_n_0 ;
  wire \fsm[2]_i_2__3_n_0 ;
  wire \fsm[2]_i_3__3_n_0 ;
  wire \fsm[2]_i_4__3_n_0 ;
  wire \fsm[2]_i_5__3_n_0 ;
  wire \fsm[2]_i_7__3_n_0 ;
  wire \fsm[2]_i_8__3_n_0 ;
  wire \fsm[2]_i_9__3_n_0 ;
  wire \fsm[3]_i_2__3_n_0 ;
  wire \fsm[3]_i_3__3_n_0 ;
  wire \fsm[3]_i_4__3_n_0 ;
  wire \fsm[3]_i_5__3_n_0 ;
  wire \fsm[3]_i_6__3_n_0 ;
  wire \fsm[3]_i_8__3_n_0 ;
  wire \fsm[3]_i_9__3_n_0 ;
  wire \fsm[4]_i_2__3_n_0 ;
  wire \fsm[4]_i_3__3_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__3_n_0;
  wire gen3_exit_i_2__3_n_0;
  wire gen3_i_1__3_n_0;
  wire gen3_i_2__3_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in38_in;
  wire p_0_in40_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_217_out;
  wire pclk_sel_i_1__3_n_0;
  wire pclk_sel_i_2__3_n_0;
  wire phystatus_i_1__3_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__4_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[4] ;
  wire qpllreset;
  wire qpllreset_i_1__4_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[4] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__3_n_0 ;
  wire \rate_out[1]_i_1__3_n_0 ;
  wire \rate_out[2]_i_1__3_n_0 ;
  wire \rate_out[2]_i_2__3_n_0 ;
  wire \rate_out[2]_i_3__3_n_0 ;
  wire ratedone_i_1__3_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__3_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__3_n_0 ;
  wire \sysclksel[1]_i_1__3_n_0 ;
  wire \sysclksel[1]_i_2__3_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__3_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__3_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__3_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__3_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__3_n_0;
  wire txpmareset_i_2__3_n_0;
  wire txratedone_i_1__3_n_0;
  wire txratedone_i_2__3_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in40_in),
        .O(cpllpd_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__3_n_0),
        .Q(p_0_in40_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in38_in),
        .O(cpllreset_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__4
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__4_n_0),
        .Q(p_0_in38_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__3_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__3_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__3_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_11 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__8_n_0 ),
        .I3(\fsm[0]_i_3__3_n_0 ),
        .I4(\fsm[0]_i_4__3_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__8 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__3_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__3 
       (.I0(\fsm[0]_i_5__3_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__3_n_0 ),
        .O(\fsm[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__3_n_0 ),
        .I4(\fsm[0]_i_8__3_n_0 ),
        .I5(\fsm[0]_i_9__3_n_0 ),
        .O(\fsm[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__3 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__3_n_0 ),
        .O(\fsm[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__3 
       (.I0(\fsm[0]_i_11_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__3 
       (.I0(\fsm[2]_i_9__3_n_0 ),
        .I1(\fsm[2]_i_8__3_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__3 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__3 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__3 
       (.I0(\fsm[1]_i_2__8_n_0 ),
        .I1(\fsm[1]_i_3__7_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__7_n_0 ),
        .I5(\fsm[1]_i_5__3_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__8 
       (.I0(\fsm[1]_i_6__3_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__3_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__3_n_0 ),
        .O(\fsm[1]_i_2__8_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__7 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__7 
       (.I0(\fsm[1]_i_8__3_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__3 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__3_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__3 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__3 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__3 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__3 
       (.I0(\fsm[2]_i_2__3_n_0 ),
        .I1(\fsm[2]_i_3__3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__3_n_0 ),
        .I5(\fsm[2]_i_5__3_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__3_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__3 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__3 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__3_n_0 ),
        .I5(\fsm[3]_i_8__3_n_0 ),
        .O(\fsm[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__3 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__3_n_0 ),
        .O(\fsm[2]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__3 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__3 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__3_n_0 ),
        .I3(\fsm[2]_i_9__3_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__9 
       (.I0(\fsm[3]_i_2__3_n_0 ),
        .I1(\fsm[3]_i_3__3_n_0 ),
        .I2(\fsm[3]_i_4__3_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__3_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__3 
       (.I0(\fsm[3]_i_6__3_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__3_n_0 ),
        .O(\fsm[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__3 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__3 
       (.I0(\fsm[3]_i_8__3_n_0 ),
        .I1(\fsm[3]_i_9__3_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__3 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__3 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__3 
       (.I0(\fsm[4]_i_2__3_n_0 ),
        .I1(\fsm[4]_i_3__3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__3 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__3
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__3_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__3_n_0 ),
        .O(gen3_exit_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__3_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__3
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__3_n_0),
        .I4(p_217_out),
        .O(gen3_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__3_n_0),
        .Q(p_217_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__2 
       (.I0(p_217_out),
        .O(\cplllock_reg1_reg[4]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__3 
       (.I0(p_217_out),
        .O(\cplllock_reg1_reg[4] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__3_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__3_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__3
       (.I0(txratedone_i_2__3_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__3_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    pipe_rate_idle_INST_0_i_2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[4] ),
        .O(qpllpd_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__4_n_0),
        .Q(\qpllpd_in_reg1_reg[4] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[4] ),
        .O(qpllreset_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__4_n_0),
        .Q(\qpllreset_in_reg1_reg[4] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__3 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__3_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__3 
       (.I0(\rate_out[2]_i_2__3_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__3 
       (.I0(\rate_out[2]_i_2__3_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__3 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__3_n_0 ),
        .O(\rate_out[2]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__3 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__3_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__3_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__3_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__3
       (.I0(txratedone_i_2__3_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__3_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__3
       (.I0(txratedone_i_2__3_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__3_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__3_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__3 
       (.I0(\sysclksel[1]_i_2__3_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__3 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__3_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__3_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__3 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__3_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__3_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__3 
       (.I0(\txdata_wait_cnt[1]_i_2__3_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__3_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__3_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__3 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__3 
       (.I0(\txdata_wait_cnt[3]_i_2__3_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__3_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__3_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__3 
       (.I0(\txdata_wait_cnt[3]_i_2__3_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__3_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__3_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__3 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__3 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__3_n_0),
        .I5(GT_TXPMARESET037_out),
        .O(txpmareset_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__3_n_0),
        .Q(GT_TXPMARESET037_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__3
       (.I0(txratedone_i_2__3_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__3
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__3_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__3
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_28
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[5] ,
    p_156_out,
    \cplllock_reg1_reg[5]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET024_out,
    pipe_pclk_sel_out,
    p_0_in27_in,
    p_0_in25_in,
    \qpllpd_in_reg1_reg[5] ,
    \qpllreset_in_reg1_reg[5] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[5] ;
  output p_156_out;
  output \cplllock_reg1_reg[5]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET024_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in27_in;
  output p_0_in25_in;
  output [0:0]\qpllpd_in_reg1_reg[5] ;
  output [0:0]\qpllreset_in_reg1_reg[5] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET024_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__4_n_0;
  wire cpllreset_i_1__5_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__4_n_0;
  wire drp_x16_i_1__4_n_0;
  wire drp_x16x20_mode_i_1__4_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_11__0_n_0 ;
  wire \fsm[0]_i_2__11_n_0 ;
  wire \fsm[0]_i_3__4_n_0 ;
  wire \fsm[0]_i_4__4_n_0 ;
  wire \fsm[0]_i_5__4_n_0 ;
  wire \fsm[0]_i_6__4_n_0 ;
  wire \fsm[0]_i_7__4_n_0 ;
  wire \fsm[0]_i_8__4_n_0 ;
  wire \fsm[0]_i_9__4_n_0 ;
  wire \fsm[1]_i_2__11_n_0 ;
  wire \fsm[1]_i_3__9_n_0 ;
  wire \fsm[1]_i_4__9_n_0 ;
  wire \fsm[1]_i_5__4_n_0 ;
  wire \fsm[1]_i_6__4_n_0 ;
  wire \fsm[1]_i_7__4_n_0 ;
  wire \fsm[1]_i_8__4_n_0 ;
  wire \fsm[1]_i_9__4_n_0 ;
  wire \fsm[2]_i_2__4_n_0 ;
  wire \fsm[2]_i_3__4_n_0 ;
  wire \fsm[2]_i_4__4_n_0 ;
  wire \fsm[2]_i_5__4_n_0 ;
  wire \fsm[2]_i_7__4_n_0 ;
  wire \fsm[2]_i_8__4_n_0 ;
  wire \fsm[2]_i_9__4_n_0 ;
  wire \fsm[3]_i_2__4_n_0 ;
  wire \fsm[3]_i_3__4_n_0 ;
  wire \fsm[3]_i_4__4_n_0 ;
  wire \fsm[3]_i_5__4_n_0 ;
  wire \fsm[3]_i_6__4_n_0 ;
  wire \fsm[3]_i_8__4_n_0 ;
  wire \fsm[3]_i_9__4_n_0 ;
  wire \fsm[4]_i_2__4_n_0 ;
  wire \fsm[4]_i_3__4_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__4_n_0;
  wire gen3_exit_i_2__4_n_0;
  wire gen3_i_1__4_n_0;
  wire gen3_i_2__4_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_156_out;
  wire p_1_in8_in;
  wire pclk_sel_i_1__4_n_0;
  wire pclk_sel_i_2__4_n_0;
  wire phystatus_i_1__4_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__5_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[5] ;
  wire qpllreset;
  wire qpllreset_i_1__5_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[5] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__4_n_0 ;
  wire \rate_out[1]_i_1__4_n_0 ;
  wire \rate_out[2]_i_1__4_n_0 ;
  wire \rate_out[2]_i_2__4_n_0 ;
  wire \rate_out[2]_i_3__4_n_0 ;
  wire ratedone_i_1__4_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__4_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__4_n_0 ;
  wire \sysclksel[1]_i_1__4_n_0 ;
  wire \sysclksel[1]_i_2__4_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__4_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__4_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__4_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__4_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__4_n_0;
  wire txpmareset_i_2__4_n_0;
  wire txratedone_i_1__4_n_0;
  wire txratedone_i_2__4_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in27_in),
        .O(cpllpd_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__4_n_0),
        .Q(p_0_in27_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in25_in),
        .O(cpllreset_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__5
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__5_n_0),
        .Q(p_0_in25_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__4_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__4_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__4_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_11__0 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__11_n_0 ),
        .I3(\fsm[0]_i_3__4_n_0 ),
        .I4(\fsm[0]_i_4__4_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__11 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__4_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__4 
       (.I0(\fsm[0]_i_5__4_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__4_n_0 ),
        .O(\fsm[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__4_n_0 ),
        .I4(\fsm[0]_i_8__4_n_0 ),
        .I5(\fsm[0]_i_9__4_n_0 ),
        .O(\fsm[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__4 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__4_n_0 ),
        .O(\fsm[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__4 
       (.I0(\fsm[0]_i_11__0_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__4 
       (.I0(\fsm[2]_i_9__4_n_0 ),
        .I1(\fsm[2]_i_8__4_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__4 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__4 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__4 
       (.I0(\fsm[1]_i_2__11_n_0 ),
        .I1(\fsm[1]_i_3__9_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__9_n_0 ),
        .I5(\fsm[1]_i_5__4_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__11 
       (.I0(\fsm[1]_i_6__4_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__4_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__4_n_0 ),
        .O(\fsm[1]_i_2__11_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__9 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__9_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__9 
       (.I0(\fsm[1]_i_8__4_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__4 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__4_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__4 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__4 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__4 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__4 
       (.I0(\fsm[2]_i_2__4_n_0 ),
        .I1(\fsm[2]_i_3__4_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__4_n_0 ),
        .I5(\fsm[2]_i_5__4_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__4_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__4 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__4_n_0 ),
        .I5(\fsm[3]_i_8__4_n_0 ),
        .O(\fsm[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__4 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__4_n_0 ),
        .O(\fsm[2]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__4 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__4 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__4_n_0 ),
        .I3(\fsm[2]_i_9__4_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__12 
       (.I0(\fsm[3]_i_2__4_n_0 ),
        .I1(\fsm[3]_i_3__4_n_0 ),
        .I2(\fsm[3]_i_4__4_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__4_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__4 
       (.I0(\fsm[3]_i_6__4_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__4_n_0 ),
        .O(\fsm[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__4 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__4 
       (.I0(\fsm[3]_i_8__4_n_0 ),
        .I1(\fsm[3]_i_9__4_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__4 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__4 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__4 
       (.I0(\fsm[4]_i_2__4_n_0 ),
        .I1(\fsm[4]_i_3__4_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__4 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__4
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__4_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__4_n_0 ),
        .O(gen3_exit_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__4_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__4
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__4_n_0),
        .I4(p_156_out),
        .O(gen3_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__4_n_0),
        .Q(p_156_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__1 
       (.I0(p_156_out),
        .O(\cplllock_reg1_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__4 
       (.I0(p_156_out),
        .O(\cplllock_reg1_reg[5] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__4_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__4_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__4
       (.I0(txratedone_i_2__4_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__4_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    pipe_rate_idle_INST_0_i_3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[5] ),
        .O(qpllpd_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__5_n_0),
        .Q(\qpllpd_in_reg1_reg[5] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[5] ),
        .O(qpllreset_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__5_n_0),
        .Q(\qpllreset_in_reg1_reg[5] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__4 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__4_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__4 
       (.I0(\rate_out[2]_i_2__4_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__4 
       (.I0(\rate_out[2]_i_2__4_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__4 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__4_n_0 ),
        .O(\rate_out[2]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__4 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__4_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__4_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__4_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__4
       (.I0(txratedone_i_2__4_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__4_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__4
       (.I0(txratedone_i_2__4_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__4_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__4_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__4 
       (.I0(\sysclksel[1]_i_2__4_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__4 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__4_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__4_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__4 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__4_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__4_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__4 
       (.I0(\txdata_wait_cnt[1]_i_2__4_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__4_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__4_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__4 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__4 
       (.I0(\txdata_wait_cnt[3]_i_2__4_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__4_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__4_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__4 
       (.I0(\txdata_wait_cnt[3]_i_2__4_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__4_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__4_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__4 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__4 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__4
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__4_n_0),
        .I5(GT_TXPMARESET024_out),
        .O(txpmareset_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__4_n_0),
        .Q(GT_TXPMARESET024_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__4
       (.I0(txratedone_i_2__4_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__4
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__4_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__4
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_3
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[1] ,
    p_385_out,
    \cplllock_reg1_reg[1]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET084_out,
    pipe_pclk_sel_out,
    p_0_in87_in,
    p_0_in85_in,
    \qpllpd_in_reg1_reg[1] ,
    \qpllreset_in_reg1_reg[1] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[1] ;
  output p_385_out;
  output \cplllock_reg1_reg[1]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET084_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in87_in;
  output p_0_in85_in;
  output [0:0]\qpllpd_in_reg1_reg[1] ;
  output [0:0]\qpllreset_in_reg1_reg[1] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET084_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__0_n_0;
  wire cpllreset_i_1__1_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__0_n_0;
  wire drp_x16_i_1__0_n_0;
  wire drp_x16x20_mode_i_1__0_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_10__3_n_0 ;
  wire \fsm[0]_i_2__2_n_0 ;
  wire \fsm[0]_i_3__0_n_0 ;
  wire \fsm[0]_i_4__0_n_0 ;
  wire \fsm[0]_i_5__0_n_0 ;
  wire \fsm[0]_i_6__0_n_0 ;
  wire \fsm[0]_i_7__0_n_0 ;
  wire \fsm[0]_i_8__0_n_0 ;
  wire \fsm[0]_i_9__0_n_0 ;
  wire \fsm[1]_i_2__2_n_0 ;
  wire \fsm[1]_i_3__1_n_0 ;
  wire \fsm[1]_i_4__1_n_0 ;
  wire \fsm[1]_i_5__0_n_0 ;
  wire \fsm[1]_i_6__0_n_0 ;
  wire \fsm[1]_i_7__0_n_0 ;
  wire \fsm[1]_i_8__0_n_0 ;
  wire \fsm[1]_i_9__0_n_0 ;
  wire \fsm[2]_i_2__0_n_0 ;
  wire \fsm[2]_i_3__0_n_0 ;
  wire \fsm[2]_i_4__0_n_0 ;
  wire \fsm[2]_i_5__0_n_0 ;
  wire \fsm[2]_i_7__0_n_0 ;
  wire \fsm[2]_i_8__0_n_0 ;
  wire \fsm[2]_i_9__0_n_0 ;
  wire \fsm[3]_i_2__0_n_0 ;
  wire \fsm[3]_i_3__0_n_0 ;
  wire \fsm[3]_i_4__0_n_0 ;
  wire \fsm[3]_i_5__0_n_0 ;
  wire \fsm[3]_i_6__0_n_0 ;
  wire \fsm[3]_i_8__0_n_0 ;
  wire \fsm[3]_i_9__0_n_0 ;
  wire \fsm[4]_i_2__0_n_0 ;
  wire \fsm[4]_i_3__0_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__0_n_0;
  wire gen3_exit_i_2__0_n_0;
  wire gen3_i_1__0_n_0;
  wire gen3_i_2__0_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in7_in;
  wire p_0_in85_in;
  wire p_0_in87_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_385_out;
  wire pclk_sel_i_1__0_n_0;
  wire pclk_sel_i_2__0_n_0;
  wire phystatus_i_1__0_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__1_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[1] ;
  wire qpllreset;
  wire qpllreset_i_1__1_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[1] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__0_n_0 ;
  wire \rate_out[1]_i_1__0_n_0 ;
  wire \rate_out[2]_i_1__0_n_0 ;
  wire \rate_out[2]_i_2__0_n_0 ;
  wire \rate_out[2]_i_3__0_n_0 ;
  wire ratedone_i_1__0_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__0_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__0_n_0 ;
  wire \sysclksel[1]_i_1__0_n_0 ;
  wire \sysclksel[1]_i_2__0_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__0_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__0_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__0_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__0_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__0_n_0;
  wire txpmareset_i_2__0_n_0;
  wire txratedone_i_1__0_n_0;
  wire txratedone_i_2__0_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in87_in),
        .O(cpllpd_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__0_n_0),
        .Q(p_0_in87_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in85_in),
        .O(cpllreset_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__1_n_0),
        .Q(p_0_in85_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__0_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__0_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__0_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_10__3 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_10__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__2_n_0 ),
        .I3(\fsm[0]_i_3__0_n_0 ),
        .I4(\fsm[0]_i_4__0_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__0_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__0 
       (.I0(\fsm[0]_i_5__0_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__0_n_0 ),
        .O(\fsm[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__0 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__0_n_0 ),
        .I4(\fsm[0]_i_8__0_n_0 ),
        .I5(\fsm[0]_i_9__0_n_0 ),
        .O(\fsm[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__0 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__0_n_0 ),
        .O(\fsm[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__0 
       (.I0(\fsm[0]_i_10__3_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__0 
       (.I0(\fsm[2]_i_9__0_n_0 ),
        .I1(\fsm[2]_i_8__0_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__0 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__0 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__0 
       (.I0(\fsm[1]_i_2__2_n_0 ),
        .I1(\fsm[1]_i_3__1_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__1_n_0 ),
        .I5(\fsm[1]_i_5__0_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__2 
       (.I0(\fsm[1]_i_6__0_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__0_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__0_n_0 ),
        .O(\fsm[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__1 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__1 
       (.I0(\fsm[1]_i_8__0_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__0 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__0_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__0 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__0 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__0 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__0 
       (.I0(\fsm[2]_i_2__0_n_0 ),
        .I1(\fsm[2]_i_3__0_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__0_n_0 ),
        .I5(\fsm[2]_i_5__0_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__0 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__0_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__0 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__0 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__0_n_0 ),
        .I5(\fsm[3]_i_8__0_n_0 ),
        .O(\fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__0 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__0_n_0 ),
        .O(\fsm[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__0 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__0 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__0_n_0 ),
        .I3(\fsm[2]_i_9__0_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__3 
       (.I0(\fsm[3]_i_2__0_n_0 ),
        .I1(\fsm[3]_i_3__0_n_0 ),
        .I2(\fsm[3]_i_4__0_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__0_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__0 
       (.I0(\fsm[3]_i_6__0_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__0_n_0 ),
        .O(\fsm[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__0 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__0 
       (.I0(\fsm[3]_i_8__0_n_0 ),
        .I1(\fsm[3]_i_9__0_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__0 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__0 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__0 
       (.I0(\fsm[4]_i_2__0_n_0 ),
        .I1(\fsm[4]_i_3__0_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__0 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__0_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__0_n_0 ),
        .O(gen3_exit_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__0_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__0
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__0_n_0),
        .I4(p_385_out),
        .O(gen3_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__0_n_0),
        .Q(p_385_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__5 
       (.I0(p_385_out),
        .O(\cplllock_reg1_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__0 
       (.I0(p_385_out),
        .O(\cplllock_reg1_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__0_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__0_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__0
       (.I0(txratedone_i_2__0_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__0_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[1] ),
        .O(qpllpd_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__1_n_0),
        .Q(\qpllpd_in_reg1_reg[1] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[1] ),
        .O(qpllreset_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__1_n_0),
        .Q(\qpllreset_in_reg1_reg[1] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[1]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__0 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__0_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__0 
       (.I0(\rate_out[2]_i_2__0_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__0 
       (.I0(\rate_out[2]_i_2__0_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__0 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__0_n_0 ),
        .O(\rate_out[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__0 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__0_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__0_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__0_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__0
       (.I0(txratedone_i_2__0_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__0_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__0
       (.I0(txratedone_i_2__0_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__0_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__0_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__0 
       (.I0(\sysclksel[1]_i_2__0_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__0 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__0_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__0_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__0 
       (.I0(txdata_wait_cnt_reg__0__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__0_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__0_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__0 
       (.I0(\txdata_wait_cnt[1]_i_2__0_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__0_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__0_n_0 ),
        .I4(txdata_wait_cnt_reg__0__0[1]),
        .I5(txdata_wait_cnt_reg__0__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__0 
       (.I0(txdata_wait_cnt_reg__0__0[2]),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[0]),
        .I3(txdata_wait_cnt_reg__0__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__0 
       (.I0(\txdata_wait_cnt[3]_i_2__0_n_0 ),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__0_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__0_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__0 
       (.I0(\txdata_wait_cnt[3]_i_2__0_n_0 ),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__0_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__0_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__0 
       (.I0(txdata_wait_cnt_reg__0__0[1]),
        .I1(txdata_wait_cnt_reg__0__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__0 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__0_n_0),
        .I5(GT_TXPMARESET084_out),
        .O(txpmareset_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__0_n_0),
        .Q(GT_TXPMARESET084_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__0
       (.I0(txratedone_i_2__0_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__0
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__0_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__0
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_34
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[6] ,
    p_100_out,
    gen3_reg1_reg,
    \cplllock_reg1_reg[6]_0 ,
    pipe_rate_idle,
    \rate_idle_reg1_reg[6] ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    GT_TXPMARESET014_out,
    pipe_pclk_sel_out,
    p_0_in17_in,
    p_0_in15_in,
    \qpllpd_in_reg1_reg[6] ,
    \qpllreset_in_reg1_reg[6] ,
    out,
    p_217_out,
    p_156_out,
    p_44_out,
    p_385_out,
    gen3_reg_0,
    p_273_out,
    p_329_out,
    RST_RATE_IDLE,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[6] ;
  output p_100_out;
  output gen3_reg1_reg;
  output \cplllock_reg1_reg[6]_0 ;
  output pipe_rate_idle;
  output [0:0]\rate_idle_reg1_reg[6] ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output GT_TXPMARESET014_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in17_in;
  output p_0_in15_in;
  output [0:0]\qpllpd_in_reg1_reg[6] ;
  output [0:0]\qpllreset_in_reg1_reg[6] ;
  input [1:0]out;
  input p_217_out;
  input p_156_out;
  input p_44_out;
  input p_385_out;
  input gen3_reg_0;
  input p_273_out;
  input p_329_out;
  input [6:0]RST_RATE_IDLE;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET014_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [6:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__5_n_0;
  wire cpllreset_i_1__6_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__5_n_0;
  wire drp_x16_i_1__5_n_0;
  wire drp_x16x20_mode_i_1__5_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_10__6_n_0 ;
  wire \fsm[0]_i_2__13_n_0 ;
  wire \fsm[0]_i_3__5_n_0 ;
  wire \fsm[0]_i_4__5_n_0 ;
  wire \fsm[0]_i_5__5_n_0 ;
  wire \fsm[0]_i_6__5_n_0 ;
  wire \fsm[0]_i_7__5_n_0 ;
  wire \fsm[0]_i_8__5_n_0 ;
  wire \fsm[0]_i_9__5_n_0 ;
  wire \fsm[1]_i_2__13_n_0 ;
  wire \fsm[1]_i_3__11_n_0 ;
  wire \fsm[1]_i_4__11_n_0 ;
  wire \fsm[1]_i_5__5_n_0 ;
  wire \fsm[1]_i_6__5_n_0 ;
  wire \fsm[1]_i_7__5_n_0 ;
  wire \fsm[1]_i_8__5_n_0 ;
  wire \fsm[1]_i_9__5_n_0 ;
  wire \fsm[2]_i_2__5_n_0 ;
  wire \fsm[2]_i_3__5_n_0 ;
  wire \fsm[2]_i_4__5_n_0 ;
  wire \fsm[2]_i_5__5_n_0 ;
  wire \fsm[2]_i_7__5_n_0 ;
  wire \fsm[2]_i_8__5_n_0 ;
  wire \fsm[2]_i_9__5_n_0 ;
  wire \fsm[3]_i_2__5_n_0 ;
  wire \fsm[3]_i_3__5_n_0 ;
  wire \fsm[3]_i_4__5_n_0 ;
  wire \fsm[3]_i_5__5_n_0 ;
  wire \fsm[3]_i_6__5_n_0 ;
  wire \fsm[3]_i_8__5_n_0 ;
  wire \fsm[3]_i_9__5_n_0 ;
  wire \fsm[4]_i_2__5_n_0 ;
  wire \fsm[4]_i_3__5_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__5_n_0;
  wire gen3_exit_i_2__5_n_0;
  wire gen3_i_1__5_n_0;
  wire gen3_i_2__5_n_0;
  wire gen3_reg1_i_2_n_0;
  wire gen3_reg1_reg;
  wire gen3_reg_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_100_out;
  wire p_156_out;
  wire p_1_in8_in;
  wire p_217_out;
  wire p_273_out;
  wire p_329_out;
  wire p_385_out;
  wire p_44_out;
  wire pclk_sel_i_1__5_n_0;
  wire pclk_sel_i_2__5_n_0;
  wire phystatus_i_1__5_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rate_idle;
  wire pipe_rate_idle_INST_0_i_1_n_0;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__6_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[6] ;
  wire qpllreset;
  wire qpllreset_i_1__6_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[6] ;
  wire [0:0]\rate_idle_reg1_reg[6] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__5_n_0 ;
  wire \rate_out[1]_i_1__5_n_0 ;
  wire \rate_out[2]_i_1__5_n_0 ;
  wire \rate_out[2]_i_2__5_n_0 ;
  wire \rate_out[2]_i_3__5_n_0 ;
  wire ratedone_i_1__5_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__5_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__5_n_0 ;
  wire \sysclksel[1]_i_1__5_n_0 ;
  wire \sysclksel[1]_i_2__5_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__5_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__5_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__5_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__5_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__5_n_0;
  wire txpmareset_i_2__5_n_0;
  wire txratedone_i_1__5_n_0;
  wire txratedone_i_2__5_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in17_in),
        .O(cpllpd_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__5_n_0),
        .Q(p_0_in17_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in15_in),
        .O(cpllreset_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__6
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__6_n_0),
        .Q(p_0_in15_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__5_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__5_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__5_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_10__6 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_10__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__13_n_0 ),
        .I3(\fsm[0]_i_3__5_n_0 ),
        .I4(\fsm[0]_i_4__5_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__13 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__5_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__5 
       (.I0(\fsm[0]_i_5__5_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__5_n_0 ),
        .O(\fsm[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__5_n_0 ),
        .I4(\fsm[0]_i_8__5_n_0 ),
        .I5(\fsm[0]_i_9__5_n_0 ),
        .O(\fsm[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__5 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__5_n_0 ),
        .O(\fsm[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__5 
       (.I0(\fsm[0]_i_10__6_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__5 
       (.I0(\fsm[2]_i_9__5_n_0 ),
        .I1(\fsm[2]_i_8__5_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__5 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__5 
       (.I0(\fsm[1]_i_2__13_n_0 ),
        .I1(\fsm[1]_i_3__11_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__11_n_0 ),
        .I5(\fsm[1]_i_5__5_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__13 
       (.I0(\fsm[1]_i_6__5_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__5_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__5_n_0 ),
        .O(\fsm[1]_i_2__13_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__11 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__11_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__11 
       (.I0(\fsm[1]_i_8__5_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__5_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__5 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__5 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__5 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__5 
       (.I0(\fsm[2]_i_2__5_n_0 ),
        .I1(\fsm[2]_i_3__5_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__5_n_0 ),
        .I5(\fsm[2]_i_5__5_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__5_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__5 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__5 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__5_n_0 ),
        .I5(\fsm[3]_i_8__5_n_0 ),
        .O(\fsm[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__5_n_0 ),
        .O(\fsm[2]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__5 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__5 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__5_n_0 ),
        .I3(\fsm[2]_i_9__5_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__14 
       (.I0(\fsm[3]_i_2__5_n_0 ),
        .I1(\fsm[3]_i_3__5_n_0 ),
        .I2(\fsm[3]_i_4__5_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__5_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__5 
       (.I0(\fsm[3]_i_6__5_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__5_n_0 ),
        .O(\fsm[3]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__5 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__5 
       (.I0(\fsm[3]_i_8__5_n_0 ),
        .I1(\fsm[3]_i_9__5_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__5 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__5 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__5 
       (.I0(\fsm[4]_i_2__5_n_0 ),
        .I1(\fsm[4]_i_3__5_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__5 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__5_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__5
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__5_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__5_n_0 ),
        .O(gen3_exit_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__5_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__5
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__5_n_0),
        .I4(p_100_out),
        .O(gen3_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__5_n_0),
        .Q(p_100_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h80)) 
    gen3_reg1_i_1
       (.I0(gen3_reg1_i_2_n_0),
        .I1(p_217_out),
        .I2(p_156_out),
        .O(gen3_reg1_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    gen3_reg1_i_2
       (.I0(p_100_out),
        .I1(p_44_out),
        .I2(p_385_out),
        .I3(gen3_reg_0),
        .I4(p_273_out),
        .I5(p_329_out),
        .O(gen3_reg1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__0 
       (.I0(p_100_out),
        .O(\cplllock_reg1_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__5 
       (.I0(p_100_out),
        .O(\cplllock_reg1_reg[6] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__5_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__5_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__5
       (.I0(txratedone_i_2__5_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__5_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h80)) 
    pipe_rate_idle_INST_0
       (.I0(pipe_rate_idle_INST_0_i_1_n_0),
        .I1(RST_RATE_IDLE[4]),
        .I2(RST_RATE_IDLE[5]),
        .O(pipe_rate_idle));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pipe_rate_idle_INST_0_i_1
       (.I0(\rate_idle_reg1_reg[6] ),
        .I1(RST_RATE_IDLE[6]),
        .I2(RST_RATE_IDLE[1]),
        .I3(RST_RATE_IDLE[0]),
        .I4(RST_RATE_IDLE[3]),
        .I5(RST_RATE_IDLE[2]),
        .O(pipe_rate_idle_INST_0_i_1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[6] ),
        .O(qpllpd_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__6_n_0),
        .Q(\qpllpd_in_reg1_reg[6] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[6] ),
        .O(qpllreset_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__6_n_0),
        .Q(\qpllreset_in_reg1_reg[6] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[6]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(\rate_idle_reg1_reg[6] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__5 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__5_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__5 
       (.I0(\rate_out[2]_i_2__5_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__5 
       (.I0(\rate_out[2]_i_2__5_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__5 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__5_n_0 ),
        .O(\rate_out[2]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__5 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__5_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__5_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__5_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__5
       (.I0(txratedone_i_2__5_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__5_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__5
       (.I0(txratedone_i_2__5_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__5_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__5_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__5 
       (.I0(\sysclksel[1]_i_2__5_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__5_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__5_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__5 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__5_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__5_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__5 
       (.I0(\txdata_wait_cnt[1]_i_2__5_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__5_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__5_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__5 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__5 
       (.I0(\txdata_wait_cnt[3]_i_2__5_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__5_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__5_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__5 
       (.I0(\txdata_wait_cnt[3]_i_2__5_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__5_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__5_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__5 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__5 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__5
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__5_n_0),
        .I5(GT_TXPMARESET014_out),
        .O(txpmareset_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__5_n_0),
        .Q(GT_TXPMARESET014_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__5
       (.I0(txratedone_i_2__5_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__5
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__5_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__5
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_40
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[7] ,
    p_44_out,
    \cplllock_reg1_reg[7]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    SYNC_RATE_IDLE,
    GT_TXPMARESET0,
    pipe_pclk_sel_out,
    p_0_in3_in,
    p_0_in2_in,
    \qpllpd_in_reg1_reg[7] ,
    \qpllreset_in_reg1_reg[7] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    \di_reg[15] ,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[7] ;
  output p_44_out;
  output \cplllock_reg1_reg[7]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output SYNC_RATE_IDLE;
  output GT_TXPMARESET0;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in3_in;
  output p_0_in2_in;
  output [0:0]\qpllpd_in_reg1_reg[7] ;
  output [0:0]\qpllreset_in_reg1_reg[7] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input \di_reg[15] ;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET0;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__6_n_0;
  wire cpllreset_i_1__7_n_0;
  wire \di_reg[15] ;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__6_n_0;
  wire drp_x16_i_1__6_n_0;
  wire drp_x16x20_mode_i_1__6_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_11__1_n_0 ;
  wire \fsm[0]_i_2__15_n_0 ;
  wire \fsm[0]_i_3__6_n_0 ;
  wire \fsm[0]_i_4__6_n_0 ;
  wire \fsm[0]_i_5__6_n_0 ;
  wire \fsm[0]_i_6__6_n_0 ;
  wire \fsm[0]_i_7__6_n_0 ;
  wire \fsm[0]_i_8__6_n_0 ;
  wire \fsm[0]_i_9__6_n_0 ;
  wire \fsm[1]_i_2__15_n_0 ;
  wire \fsm[1]_i_3__13_n_0 ;
  wire \fsm[1]_i_4__13_n_0 ;
  wire \fsm[1]_i_5__6_n_0 ;
  wire \fsm[1]_i_6__6_n_0 ;
  wire \fsm[1]_i_7__6_n_0 ;
  wire \fsm[1]_i_8__6_n_0 ;
  wire \fsm[1]_i_9__6_n_0 ;
  wire \fsm[2]_i_2__6_n_0 ;
  wire \fsm[2]_i_3__6_n_0 ;
  wire \fsm[2]_i_4__6_n_0 ;
  wire \fsm[2]_i_5__6_n_0 ;
  wire \fsm[2]_i_7__6_n_0 ;
  wire \fsm[2]_i_8__6_n_0 ;
  wire \fsm[2]_i_9__6_n_0 ;
  wire \fsm[3]_i_2__6_n_0 ;
  wire \fsm[3]_i_3__6_n_0 ;
  wire \fsm[3]_i_4__6_n_0 ;
  wire \fsm[3]_i_5__6_n_0 ;
  wire \fsm[3]_i_6__6_n_0 ;
  wire \fsm[3]_i_8__6_n_0 ;
  wire \fsm[3]_i_9__6_n_0 ;
  wire \fsm[4]_i_2__6_n_0 ;
  wire \fsm[4]_i_3__6_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__6_n_0;
  wire gen3_exit_i_2__6_n_0;
  wire gen3_i_1__6_n_0;
  wire gen3_i_2__6_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_44_out;
  wire pclk_sel_i_1__6_n_0;
  wire pclk_sel_i_2__6_n_0;
  wire phystatus_i_1__6_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__7_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[7] ;
  wire qpllreset;
  wire qpllreset_i_1__7_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[7] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__6_n_0 ;
  wire \rate_out[1]_i_1__6_n_0 ;
  wire \rate_out[2]_i_1__6_n_0 ;
  wire \rate_out[2]_i_2__6_n_0 ;
  wire \rate_out[2]_i_3__6_n_0 ;
  wire ratedone_i_1__6_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__6_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__6_n_0 ;
  wire \sysclksel[1]_i_1__6_n_0 ;
  wire \sysclksel[1]_i_2__6_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__6_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__6_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__6_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__6_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__6_n_0;
  wire txpmareset_i_2__6_n_0;
  wire txratedone_i_1__6_n_0;
  wire txratedone_i_2__6_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in3_in),
        .O(cpllpd_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__6_n_0),
        .Q(p_0_in3_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__7
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in2_in),
        .O(cpllreset_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__7
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__7_n_0),
        .Q(p_0_in2_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__6_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__6_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__6_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_11__1 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__15_n_0 ),
        .I3(\fsm[0]_i_3__6_n_0 ),
        .I4(\fsm[0]_i_4__6_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__15 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__6_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__15_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__6 
       (.I0(\fsm[0]_i_5__6_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__6_n_0 ),
        .O(\fsm[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__6 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__6_n_0 ),
        .I4(\fsm[0]_i_8__6_n_0 ),
        .I5(\fsm[0]_i_9__6_n_0 ),
        .O(\fsm[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__6 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__6_n_0 ),
        .O(\fsm[0]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__6 
       (.I0(\fsm[0]_i_11__1_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__6 
       (.I0(\fsm[2]_i_9__6_n_0 ),
        .I1(\fsm[2]_i_8__6_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__6 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__6 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__6 
       (.I0(\fsm[1]_i_2__15_n_0 ),
        .I1(\fsm[1]_i_3__13_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__13_n_0 ),
        .I5(\fsm[1]_i_5__6_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__15 
       (.I0(\fsm[1]_i_6__6_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__6_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__6_n_0 ),
        .O(\fsm[1]_i_2__15_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__13 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__13_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__13 
       (.I0(\fsm[1]_i_8__6_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__6 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__6_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__6 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__6 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__6 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__6 
       (.I0(\fsm[2]_i_2__6_n_0 ),
        .I1(\fsm[2]_i_3__6_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__6_n_0 ),
        .I5(\fsm[2]_i_5__6_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__6 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__6_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__6 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__6 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__6_n_0 ),
        .I5(\fsm[3]_i_8__6_n_0 ),
        .O(\fsm[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__6 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__6_n_0 ),
        .O(\fsm[2]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__6 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__6_n_0 ),
        .I3(\fsm[2]_i_9__6_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__16 
       (.I0(\fsm[3]_i_2__6_n_0 ),
        .I1(\fsm[3]_i_3__6_n_0 ),
        .I2(\fsm[3]_i_4__6_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__6_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__6 
       (.I0(\fsm[3]_i_6__6_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__6_n_0 ),
        .O(\fsm[3]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__6 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__6 
       (.I0(\fsm[3]_i_8__6_n_0 ),
        .I1(\fsm[3]_i_9__6_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__6 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__6 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__6 
       (.I0(\fsm[4]_i_2__6_n_0 ),
        .I1(\fsm[4]_i_3__6_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__6 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__6_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__6
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__6_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__6_n_0 ),
        .O(gen3_exit_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__6_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__6
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__6_n_0),
        .I4(p_44_out),
        .O(gen3_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__6_n_0),
        .Q(p_44_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6 
       (.I0(p_44_out),
        .O(\cplllock_reg1_reg[7]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__6 
       (.I0(p_44_out),
        .O(\cplllock_reg1_reg[7] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__6_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__6_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__6
       (.I0(txratedone_i_2__6_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__6_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\di_reg[15] ),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__7
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[7] ),
        .O(qpllpd_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__7_n_0),
        .Q(\qpllpd_in_reg1_reg[7] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__7
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[7] ),
        .O(qpllreset_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__7_n_0),
        .Q(\qpllreset_in_reg1_reg[7] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[7]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(SYNC_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__6 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__6_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__6 
       (.I0(\rate_out[2]_i_2__6_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__6 
       (.I0(\rate_out[2]_i_2__6_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__6 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__6_n_0 ),
        .O(\rate_out[2]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__6 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__6_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__6_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__6_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__6
       (.I0(txratedone_i_2__6_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__6_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__6
       (.I0(txratedone_i_2__6_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__6_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__6_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__6 
       (.I0(\sysclksel[1]_i_2__6_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__6 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__6_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__6_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__6 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__6_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__6_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__6 
       (.I0(\txdata_wait_cnt[1]_i_2__6_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__6_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__6_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__6 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__6 
       (.I0(\txdata_wait_cnt[3]_i_2__6_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__6_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__6_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__6 
       (.I0(\txdata_wait_cnt[3]_i_2__6_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__6_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__6_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__6 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__6 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__6
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__6_n_0),
        .I5(GT_TXPMARESET0),
        .O(txpmareset_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__6_n_0),
        .Q(GT_TXPMARESET0),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__6
       (.I0(txratedone_i_2__6_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__6
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__6_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__6
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_9
   (RATE_FSM,
    SYNC_RXSYNC_START,
    SYNC_TXSYNC_START,
    \cplllock_reg1_reg[2] ,
    p_329_out,
    \cplllock_reg1_reg[2]_0 ,
    RATE_DRP_START,
    RXSYSCLKSEL,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    RXRATE,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_TXPMARESET0114_out,
    pipe_pclk_sel_out,
    p_0_in117_in,
    p_0_in115_in,
    \qpllpd_in_reg1_reg[2] ,
    \qpllreset_in_reg1_reg[2] ,
    out,
    RST_CPLLRESET,
    PIPETXRATE,
    pipe_pclk_in,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_RESETOVRD_DONE,
    RATE_TXSYNC_DONE,
    SYNC_RXDLYEN,
    txelecidle_reg2_reg,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output SYNC_RXSYNC_START;
  output SYNC_TXSYNC_START;
  output \cplllock_reg1_reg[2] ;
  output p_329_out;
  output \cplllock_reg1_reg[2]_0 ;
  output RATE_DRP_START;
  output [1:0]RXSYSCLKSEL;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output [2:0]RXRATE;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_TXPMARESET0114_out;
  output [0:0]pipe_pclk_sel_out;
  output p_0_in117_in;
  output p_0_in115_in;
  output [0:0]\qpllpd_in_reg1_reg[2] ;
  output [0:0]\qpllreset_in_reg1_reg[2] ;
  input [1:0]out;
  input RST_CPLLRESET;
  input [1:0]PIPETXRATE;
  input pipe_pclk_in;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_RESETOVRD_DONE;
  input RATE_TXSYNC_DONE;
  input SYNC_RXDLYEN;
  input txelecidle_reg2_reg;
  input p_1_in8_in;
  input p_0_in7_in;

  wire [0:0]D;
  wire GT_TXPMARESET0114_out;
  wire [1:0]PIPETXRATE;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RESETOVRD_DONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [2:0]RXRATE;
  wire [1:0]RXSYSCLKSEL;
  wire SYNC_RXDLYEN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire cplllock_reg2;
  wire cpllpd_i_1__1_n_0;
  wire cpllreset_i_1__2_n_0;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire drp_start_i_1__1_n_0;
  wire drp_x16_i_1__1_n_0;
  wire drp_x16x20_mode_i_1__1_n_0;
  wire [4:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_10__4_n_0 ;
  wire \fsm[0]_i_2__4_n_0 ;
  wire \fsm[0]_i_3__1_n_0 ;
  wire \fsm[0]_i_4__1_n_0 ;
  wire \fsm[0]_i_5__1_n_0 ;
  wire \fsm[0]_i_6__1_n_0 ;
  wire \fsm[0]_i_7__1_n_0 ;
  wire \fsm[0]_i_8__1_n_0 ;
  wire \fsm[0]_i_9__1_n_0 ;
  wire \fsm[1]_i_2__4_n_0 ;
  wire \fsm[1]_i_3__3_n_0 ;
  wire \fsm[1]_i_4__3_n_0 ;
  wire \fsm[1]_i_5__1_n_0 ;
  wire \fsm[1]_i_6__1_n_0 ;
  wire \fsm[1]_i_7__1_n_0 ;
  wire \fsm[1]_i_8__1_n_0 ;
  wire \fsm[1]_i_9__1_n_0 ;
  wire \fsm[2]_i_2__1_n_0 ;
  wire \fsm[2]_i_3__1_n_0 ;
  wire \fsm[2]_i_4__1_n_0 ;
  wire \fsm[2]_i_5__1_n_0 ;
  wire \fsm[2]_i_7__1_n_0 ;
  wire \fsm[2]_i_8__1_n_0 ;
  wire \fsm[2]_i_9__1_n_0 ;
  wire \fsm[3]_i_2__1_n_0 ;
  wire \fsm[3]_i_3__1_n_0 ;
  wire \fsm[3]_i_4__1_n_0 ;
  wire \fsm[3]_i_5__1_n_0 ;
  wire \fsm[3]_i_6__1_n_0 ;
  wire \fsm[3]_i_8__1_n_0 ;
  wire \fsm[3]_i_9__1_n_0 ;
  wire \fsm[4]_i_2__1_n_0 ;
  wire \fsm[4]_i_3__1_n_0 ;
  wire gen3_exit;
  wire gen3_exit_i_1__1_n_0;
  wire gen3_exit_i_2__1_n_0;
  wire gen3_i_1__1_n_0;
  wire gen3_i_2__1_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire [1:0]out;
  wire p_0_in115_in;
  wire p_0_in117_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_329_out;
  wire pclk_sel_i_1__1_n_0;
  wire pclk_sel_i_2__1_n_0;
  wire phystatus_i_1__1_n_0;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxpmaresetdone;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllpd_i_1__2_n_0;
  wire [0:0]\qpllpd_in_reg1_reg[2] ;
  wire qpllreset;
  wire qpllreset_i_1__2_n_0;
  wire [0:0]\qpllreset_in_reg1_reg[2] ;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire \rate_out[0]_i_1__1_n_0 ;
  wire \rate_out[1]_i_1__1_n_0 ;
  wire \rate_out[2]_i_1__1_n_0 ;
  wire \rate_out[2]_i_2__1_n_0 ;
  wire \rate_out[2]_i_3__1_n_0 ;
  wire ratedone_i_1__1_n_0;
  wire ratedone_reg_n_0;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_i_1__1_n_0;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire \sysclksel[0]_i_1__1_n_0 ;
  wire \sysclksel[1]_i_1__1_n_0 ;
  wire \sysclksel[1]_i_2__1_n_0 ;
  wire \txdata_wait_cnt[1]_i_2__1_n_0 ;
  wire \txdata_wait_cnt[3]_i_2__1_n_0 ;
  wire \txdata_wait_cnt[3]_i_3__1_n_0 ;
  wire \txdata_wait_cnt[3]_i_4__1_n_0 ;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txelecidle_reg2_reg;
  wire txpmareset_i_1__1_n_0;
  wire txpmareset_i_2__1_n_0;
  wire txratedone_i_1__1_n_0;
  wire txratedone_i_2__1_n_0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D),
        .Q(cplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllpd_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(p_0_in117_in),
        .O(cpllpd_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h80000090)) 
    cpllpd_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__1_n_0),
        .Q(p_0_in117_in),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    cpllreset_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in115_in),
        .O(cpllreset_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h80000108)) 
    cpllreset_i_2__2
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__2_n_0),
        .Q(p_0_in115_in),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h42040010)) 
    drp_start_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(drp_start_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start_i_1__1_n_0),
        .Q(RATE_DRP_START),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h08020012)) 
    drp_x16_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[0]),
        .O(drp_x16_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16_i_1__1_n_0),
        .Q(RATE_DRP_X16),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h20000874)) 
    drp_x16x20_mode_i_1__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(drp_x16x20_mode_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode_i_1__1_n_0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \fsm[0]_i_10__4 
       (.I0(rxpmaresetdone_reg2),
        .I1(mmcm_lock_reg2),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_10__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1032)) 
    \fsm[0]_i_1__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\fsm[0]_i_2__4_n_0 ),
        .I3(\fsm[0]_i_3__1_n_0 ),
        .I4(\fsm[0]_i_4__1_n_0 ),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
    \fsm[0]_i_2__4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_8__1_n_0 ),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h11D1000011D1FFFF)) 
    \fsm[0]_i_3__1 
       (.I0(\fsm[0]_i_5__1_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(\fsm[0]_i_6__1_n_0 ),
        .O(\fsm[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A080200)) 
    \fsm[0]_i_4__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(\fsm[0]_i_7__1_n_0 ),
        .I4(\fsm[0]_i_8__1_n_0 ),
        .I5(\fsm[0]_i_9__1_n_0 ),
        .O(\fsm[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF755500007555)) 
    \fsm[0]_i_5__1 
       (.I0(txelecidle_reg2_reg),
        .I1(phystatus_reg2),
        .I2(rxresetdone_reg2),
        .I3(txresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__1_n_0 ),
        .O(\fsm[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \fsm[0]_i_6__1 
       (.I0(\fsm[0]_i_10__4_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(pll_lock),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rst_idle_reg2),
        .O(\fsm[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
    \fsm[0]_i_7__1 
       (.I0(\fsm[2]_i_9__1_n_0 ),
        .I1(\fsm[2]_i_8__1_n_0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\fsm[0]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h33330FAA)) 
    \fsm[0]_i_8__1 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\fsm[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h00830F8300000000)) 
    \fsm[0]_i_9__1 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\fsm[0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \fsm[1]_i_1__1 
       (.I0(\fsm[1]_i_2__4_n_0 ),
        .I1(\fsm[1]_i_3__3_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[1]_i_4__3_n_0 ),
        .I5(\fsm[1]_i_5__1_n_0 ),
        .O(fsm[1]));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAEEEAAA)) 
    \fsm[1]_i_2__4 
       (.I0(\fsm[1]_i_6__1_n_0 ),
        .I1(RATE_FSM[2]),
        .I2(\fsm[1]_i_7__1_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[1]_i_2__1_n_0 ),
        .O(\fsm[1]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h070C37CC)) 
    \fsm[1]_i_3__3 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\fsm[1]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h3BC80BC8)) 
    \fsm[1]_i_4__3 
       (.I0(\fsm[1]_i_8__1_n_0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
    \fsm[1]_i_5__1 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\fsm[1]_i_9__1_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
    \fsm[1]_i_6__1 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[1]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF450045)) 
    \fsm[1]_i_7__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
    \fsm[1]_i_8__1 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\fsm[1]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \fsm[1]_i_9__1 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\fsm[1]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    \fsm[2]_i_1__1 
       (.I0(\fsm[2]_i_2__1_n_0 ),
        .I1(\fsm[2]_i_3__1_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\fsm[2]_i_4__1_n_0 ),
        .I5(\fsm[2]_i_5__1_n_0 ),
        .O(fsm[2]));
  LUT6 #(
    .INIT(64'h0444440004440000)) 
    \fsm[2]_i_2__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\fsm[4]_i_2__1_n_0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\fsm[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0FA03000)) 
    \fsm[2]_i_3__1 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\fsm[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
    \fsm[2]_i_4__1 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\fsm[3]_i_9__1_n_0 ),
        .I5(\fsm[3]_i_8__1_n_0 ),
        .O(\fsm[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04888C88)) 
    \fsm[2]_i_5__1 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[0]),
        .I4(resetovrd_done_reg2),
        .I5(\fsm[2]_i_7__1_n_0 ),
        .O(\fsm[2]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \fsm[2]_i_6__1 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
  LUT6 #(
    .INIT(64'h000000007777000C)) 
    \fsm[2]_i_7__1 
       (.I0(fsm1),
        .I1(RATE_FSM[0]),
        .I2(\fsm[2]_i_8__1_n_0 ),
        .I3(\fsm[2]_i_9__1_n_0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\fsm[2]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \fsm[2]_i_8__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\fsm[2]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm[2]_i_9__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\fsm[2]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \fsm[3]_i_1__5 
       (.I0(\fsm[3]_i_2__1_n_0 ),
        .I1(\fsm[3]_i_3__1_n_0 ),
        .I2(\fsm[3]_i_4__1_n_0 ),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_5__1_n_0 ),
        .O(fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h0EFFFEFF)) 
    \fsm[3]_i_2__1 
       (.I0(\fsm[3]_i_6__1_n_0 ),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(\fsm[4]_i_2__1_n_0 ),
        .O(\fsm[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \fsm[3]_i_3__1 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(fsm1),
        .O(\fsm[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hF0000008)) 
    \fsm[3]_i_4__1 
       (.I0(\fsm[3]_i_8__1_n_0 ),
        .I1(\fsm[3]_i_9__1_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(\fsm[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[3]_i_5__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \fsm[3]_i_6__1 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\fsm[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \fsm[3]_i_7__1 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(ratedone_reg_n_0),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fsm[3]_i_8__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\fsm[3]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \fsm[3]_i_9__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\fsm[3]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
    \fsm[4]_i_1__1 
       (.I0(\fsm[4]_i_2__1_n_0 ),
        .I1(\fsm[4]_i_3__1_n_0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(fsm[4]));
  LUT5 #(
    .INIT(32'h5555F3F0)) 
    \fsm[4]_i_2__1 
       (.I0(drp_done_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(gen3_exit),
        .I4(RATE_FSM[0]),
        .O(\fsm[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080888808808888)) 
    \fsm[4]_i_3__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\fsm[4]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(RATE_FSM[0]),
        .S(RST_CPLLRESET));
  FDSE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(RATE_FSM[1]),
        .S(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(RATE_FSM[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(RATE_FSM[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(RATE_FSM[4]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_exit_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_exit_i_2__1_n_0),
        .I4(gen3_exit),
        .O(gen3_exit_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h8000000180000000)) 
    gen3_exit_i_2__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\fsm[3]_i_8__1_n_0 ),
        .O(gen3_exit_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_i_1__1_n_0),
        .Q(gen3_exit),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    gen3_i_1__1
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(gen3_i_2__1_n_0),
        .I4(p_329_out),
        .O(gen3_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h80020000)) 
    gen3_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(gen3_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_i_1__1_n_0),
        .Q(p_329_out),
        .R(RST_CPLLRESET));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_6__4 
       (.I0(p_329_out),
        .O(\cplllock_reg1_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_8__1 
       (.I0(p_329_out),
        .O(\cplllock_reg1_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    pclk_sel_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(pclk_sel_i_2__1_n_0),
        .I4(pipe_pclk_sel_out),
        .O(pclk_sel_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80002008)) 
    pclk_sel_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(pclk_sel_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_i_1__1_n_0),
        .Q(pipe_pclk_sel_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    phystatus_i_1__1
       (.I0(txratedone_i_2__1_n_0),
        .I1(phystatus_reg2),
        .I2(phystatus_reg_n_0),
        .O(phystatus_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_i_1__1_n_0),
        .Q(phystatus_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllpd_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(\qpllpd_in_reg1_reg[2] ),
        .O(qpllpd_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__2_n_0),
        .Q(\qpllpd_in_reg1_reg[2] ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    qpllreset_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(\qpllreset_in_reg1_reg[2] ),
        .O(qpllreset_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__2_n_0),
        .Q(\qpllreset_in_reg1_reg[2] ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    rate_done_reg1_i_1__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rate_idle_reg1[2]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \rate_out[0]_i_1__1 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(\rate_out[2]_i_2__1_n_0 ),
        .I4(RXRATE[0]),
        .O(\rate_out[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[1]_i_1__1 
       (.I0(\rate_out[2]_i_2__1_n_0 ),
        .I1(RXRATE[1]),
        .O(\rate_out[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rate_out[2]_i_1__1 
       (.I0(\rate_out[2]_i_2__1_n_0 ),
        .I1(RXRATE[2]),
        .O(\rate_out[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000002880000020)) 
    \rate_out[2]_i_2__1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\rate_out[2]_i_3__1_n_0 ),
        .O(\rate_out[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \rate_out[2]_i_3__1 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\rate_out[2]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[0]_i_1__1_n_0 ),
        .Q(RXRATE[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[1]_i_1__1_n_0 ),
        .Q(RXRATE[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out[2]_i_1__1_n_0 ),
        .Q(RXRATE[2]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    rate_rxsync_reg1_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1__1
       (.I0(txratedone_i_2__1_n_0),
        .I1(phystatus_reg_n_0),
        .I2(txratedone_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_i_1__1_n_0),
        .Q(ratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RESETOVRD_DONE),
        .Q(resetovrd_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    resetovrd_start_reg1_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(out[1]),
        .Q(rst_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    rxratedone_i_1__1
       (.I0(txratedone_i_2__1_n_0),
        .I1(rxratedone_reg2),
        .I2(rxratedone_reg_n_0),
        .O(rxratedone_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_i_1__1_n_0),
        .Q(rxratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYEN),
        .Q(rxsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    rxsync_start_reg1_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \sysclksel[0]_i_1__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\sysclksel[1]_i_2__1_n_0 ),
        .I4(RXSYSCLKSEL[0]),
        .O(\sysclksel[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sysclksel[1]_i_1__1 
       (.I0(\sysclksel[1]_i_2__1_n_0 ),
        .I1(RXSYSCLKSEL[1]),
        .O(\sysclksel[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h80000080)) 
    \sysclksel[1]_i_2__1 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\sysclksel[1]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[0]_i_1__1_n_0 ),
        .Q(RXSYSCLKSEL[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel[1]_i_1__1_n_0 ),
        .Q(RXSYSCLKSEL[1]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \txdata_wait_cnt[0]_i_1__1 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\txdata_wait_cnt[1]_i_2__1_n_0 ),
        .I2(\txdata_wait_cnt[3]_i_3__1_n_0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h1000300030001000)) 
    \txdata_wait_cnt[1]_i_1__1 
       (.I0(\txdata_wait_cnt[1]_i_2__1_n_0 ),
        .I1(\txdata_wait_cnt[3]_i_3__1_n_0 ),
        .I2(RATE_FSM[0]),
        .I3(\txdata_wait_cnt[3]_i_4__1_n_0 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txdata_wait_cnt[1]_i_2__1 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\txdata_wait_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00E5000000000000)) 
    \txdata_wait_cnt[2]_i_1__1 
       (.I0(\txdata_wait_cnt[3]_i_2__1_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__1_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__1_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h00DC000000000000)) 
    \txdata_wait_cnt[3]_i_1__1 
       (.I0(\txdata_wait_cnt[3]_i_2__1_n_0 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\txdata_wait_cnt[3]_i_3__1_n_0 ),
        .I4(RATE_FSM[0]),
        .I5(\txdata_wait_cnt[3]_i_4__1_n_0 ),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \txdata_wait_cnt[3]_i_2__1 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\txdata_wait_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdata_wait_cnt[3]_i_3__1 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\txdata_wait_cnt[3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txdata_wait_cnt[3]_i_4__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\txdata_wait_cnt[3]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
    txpmareset_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .I3(RATE_FSM[3]),
        .I4(txpmareset_i_2__1_n_0),
        .I5(GT_TXPMARESET0114_out),
        .O(txpmareset_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h90020000)) 
    txpmareset_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(txpmareset_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_i_1__1_n_0),
        .Q(GT_TXPMARESET0114_out),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h54)) 
    txratedone_i_1__1
       (.I0(txratedone_i_2__1_n_0),
        .I1(txratedone_reg2),
        .I2(txratedone_reg_n_0),
        .O(txratedone_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txratedone_i_2__1
       (.I0(RST_CPLLRESET),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(txratedone_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_i_1__1_n_0),
        .Q(txratedone_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    txsync_start_reg1_i_1__1
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[0]),
        .I5(out[0]),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_reset" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_reset
   (pipe_rst_fsm,
    out1,
    rst_cpllpd,
    DRP_X16X20_MODE0,
    DRP_X16X20_MODE090_out,
    DRP_X16X20_MODE096_out,
    DRP_X16X20_MODE0102_out,
    DRP_X16X20_MODE0128_out,
    DRP_X16X20_MODE0108_out,
    DRP_X16X20_MODE0130_out,
    DRP_X16X20_MODE0136_out,
    DRP_X16075_out,
    DRP_X16059_out,
    DRP_X16094_out,
    DRP_X160100_out,
    DRP_X160126_out,
    DRP_X160106_out,
    DRP_X160,
    DRP_X160134_out,
    DRP_START073_out,
    DRP_START057_out,
    DRP_START092_out,
    DRP_START098_out,
    DRP_START0124_out,
    DRP_START0104_out,
    DRP_START0,
    DRP_START0132_out,
    \cfg_wait_cnt_reg[5]_0 ,
    RST_CPLLRESET,
    RST_RXUSRCLK_RESET,
    RST_DCLK_RESET,
    rst_userrdy,
    rst_gtreset,
    userrdy_reg_rep_0,
    userrdy_reg_rep__0_0,
    userrdy_reg_rep__1_0,
    userrdy_reg_rep__2_0,
    userrdy_reg_rep__3_0,
    userrdy_reg_rep__4_0,
    userrdy_reg_rep__5_0,
    p_0_in76_in,
    p_0_in89_in,
    p_0_in95_in,
    p_0_in101_in,
    p_0_in127_in,
    p_0_in107_in,
    p_0_in129_in,
    p_0_in135_in,
    p_0_in74_in,
    p_0_in58_in,
    p_0_in93_in,
    p_0_in99_in,
    p_0_in125_in,
    p_0_in105_in,
    p_0_in6_in,
    p_0_in133_in,
    p_0_in72_in,
    p_0_in56_in,
    p_0_in91_in,
    p_0_in97_in,
    p_0_in123_in,
    p_0_in103_in,
    p_0_in5_in,
    p_0_in131_in,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    RST_RESETDONE,
    D,
    rate_idle,
    RST_DRP_DONE,
    pipe_rxpmaresetdone,
    RST_PHYSTATUS,
    RST_TXSYNC_DONE,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_qrst_idle,
    RST_RXCDRLOCK,
    reset_n_reg2_reg);
  output [4:0]pipe_rst_fsm;
  output [1:0]out1;
  output rst_cpllpd;
  output DRP_X16X20_MODE0;
  output DRP_X16X20_MODE090_out;
  output DRP_X16X20_MODE096_out;
  output DRP_X16X20_MODE0102_out;
  output DRP_X16X20_MODE0128_out;
  output DRP_X16X20_MODE0108_out;
  output DRP_X16X20_MODE0130_out;
  output DRP_X16X20_MODE0136_out;
  output DRP_X16075_out;
  output DRP_X16059_out;
  output DRP_X16094_out;
  output DRP_X160100_out;
  output DRP_X160126_out;
  output DRP_X160106_out;
  output DRP_X160;
  output DRP_X160134_out;
  output DRP_START073_out;
  output DRP_START057_out;
  output DRP_START092_out;
  output DRP_START098_out;
  output DRP_START0124_out;
  output DRP_START0104_out;
  output DRP_START0;
  output DRP_START0132_out;
  output \cfg_wait_cnt_reg[5]_0 ;
  output RST_CPLLRESET;
  output RST_RXUSRCLK_RESET;
  output RST_DCLK_RESET;
  output rst_userrdy;
  output rst_gtreset;
  output userrdy_reg_rep_0;
  output userrdy_reg_rep__0_0;
  output userrdy_reg_rep__1_0;
  output userrdy_reg_rep__2_0;
  output userrdy_reg_rep__3_0;
  output userrdy_reg_rep__4_0;
  output userrdy_reg_rep__5_0;
  input p_0_in76_in;
  input p_0_in89_in;
  input p_0_in95_in;
  input p_0_in101_in;
  input p_0_in127_in;
  input p_0_in107_in;
  input p_0_in129_in;
  input p_0_in135_in;
  input p_0_in74_in;
  input p_0_in58_in;
  input p_0_in93_in;
  input p_0_in99_in;
  input p_0_in125_in;
  input p_0_in105_in;
  input p_0_in6_in;
  input p_0_in133_in;
  input p_0_in72_in;
  input p_0_in56_in;
  input p_0_in91_in;
  input p_0_in97_in;
  input p_0_in123_in;
  input p_0_in103_in;
  input p_0_in5_in;
  input p_0_in131_in;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input [7:0]RST_RESETDONE;
  input [7:0]D;
  input [7:0]rate_idle;
  input [7:0]RST_DRP_DONE;
  input [7:0]pipe_rxpmaresetdone;
  input [7:0]RST_PHYSTATUS;
  input [7:0]RST_TXSYNC_DONE;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_qrst_idle;
  input [7:0]RST_RXCDRLOCK;
  input reset_n_reg2_reg;

  wire [7:0]D;
  wire DRP_START0;
  wire DRP_START0104_out;
  wire DRP_START0124_out;
  wire DRP_START0132_out;
  wire DRP_START057_out;
  wire DRP_START073_out;
  wire DRP_START092_out;
  wire DRP_START098_out;
  wire DRP_X160;
  wire DRP_X160100_out;
  wire DRP_X160106_out;
  wire DRP_X160126_out;
  wire DRP_X160134_out;
  wire DRP_X16059_out;
  wire DRP_X16075_out;
  wire DRP_X16094_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE0102_out;
  wire DRP_X16X20_MODE0108_out;
  wire DRP_X16X20_MODE0128_out;
  wire DRP_X16X20_MODE0130_out;
  wire DRP_X16X20_MODE0136_out;
  wire DRP_X16X20_MODE090_out;
  wire DRP_X16X20_MODE096_out;
  wire \FSM_onehot_fsm[0]_i_1_n_0 ;
  wire \FSM_onehot_fsm[10]_i_1_n_0 ;
  wire \FSM_onehot_fsm[10]_i_2_n_0 ;
  wire \FSM_onehot_fsm[10]_i_3_n_0 ;
  wire \FSM_onehot_fsm[11]_i_1_n_0 ;
  wire \FSM_onehot_fsm[11]_i_2_n_0 ;
  wire \FSM_onehot_fsm[11]_i_3_n_0 ;
  wire \FSM_onehot_fsm[12]_i_1_n_0 ;
  wire \FSM_onehot_fsm[13]_i_1_n_0 ;
  wire \FSM_onehot_fsm[13]_i_3_n_0 ;
  wire \FSM_onehot_fsm[13]_i_4_n_0 ;
  wire \FSM_onehot_fsm[14]_i_1_n_0 ;
  wire \FSM_onehot_fsm[15]_i_1_n_0 ;
  wire \FSM_onehot_fsm[15]_i_2_n_0 ;
  wire \FSM_onehot_fsm[15]_i_3_n_0 ;
  wire \FSM_onehot_fsm[15]_i_4_n_0 ;
  wire \FSM_onehot_fsm[15]_i_5_n_0 ;
  wire \FSM_onehot_fsm[15]_i_6_n_0 ;
  wire \FSM_onehot_fsm[16]_i_1_n_0 ;
  wire \FSM_onehot_fsm[16]_i_2_n_0 ;
  wire \FSM_onehot_fsm[16]_i_3_n_0 ;
  wire \FSM_onehot_fsm[16]_i_4_n_0 ;
  wire \FSM_onehot_fsm[16]_i_5_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_2_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1_n_0 ;
  wire \FSM_onehot_fsm[2]_i_3_n_0 ;
  wire \FSM_onehot_fsm[2]_i_4_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_2_n_0 ;
  wire \FSM_onehot_fsm[3]_i_3_n_0 ;
  wire \FSM_onehot_fsm[3]_i_4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1_n_0 ;
  wire \FSM_onehot_fsm[6]_i_1_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_2_n_0 ;
  wire \FSM_onehot_fsm[8]_i_3_n_0 ;
  wire \FSM_onehot_fsm[8]_i_4_n_0 ;
  wire \FSM_onehot_fsm[9]_i_1_n_0 ;
  wire \FSM_onehot_fsm[9]_i_2_n_0 ;
  wire \FSM_onehot_fsm[9]_i_3_n_0 ;
  wire \FSM_onehot_fsm[9]_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[10] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[12] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[13] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[8] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[9] ;
  wire [7:0]RST_DRP_DONE;
  wire RST_DRP_START0;
  wire RST_DRP_X16X20_MODE0;
  wire [7:0]RST_PHYSTATUS;
  wire [7:0]RST_RESETDONE;
  wire [7:0]RST_RXCDRLOCK;
  wire [7:0]RST_TXSYNC_DONE;
  wire \cfg_wait_cnt[3]_i_2_n_0 ;
  wire \cfg_wait_cnt[5]_i_2_n_0 ;
  wire \cfg_wait_cnt_reg[5]_0 ;
  wire [5:0]cfg_wait_cnt_reg__0;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire cpllpd_i_1__7_n_0;
  wire cpllreset;
  wire cpllreset_i_1_n_0;
  wire cpllreset_i_2_n_0;
  wire dclk_rst;
  wire dclk_rst_reg1;
  wire dclk_rst_reg2;
  wire [7:0]drp_done_reg1;
  wire [7:0]drp_done_reg2;
  wire fsm2;
  wire fsm23_out;
  wire gtreset_i_1_n_0;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  (* RTL_KEEP = "yes" *) wire [1:0]out1;
  wire p_0_in101_in;
  wire p_0_in103_in;
  wire p_0_in105_in;
  wire p_0_in107_in;
  wire p_0_in123_in;
  wire p_0_in125_in;
  wire p_0_in127_in;
  wire p_0_in129_in;
  wire p_0_in131_in;
  wire p_0_in133_in;
  wire p_0_in135_in;
  wire p_0_in56_in;
  wire p_0_in58_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_0_in72_in;
  wire p_0_in74_in;
  wire p_0_in76_in;
  wire p_0_in89_in;
  wire p_0_in91_in;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire p_0_in97_in;
  wire p_0_in99_in;
  wire [5:0]p_0_in__0;
  wire p_2_in;
  wire [7:0]phystatus_reg1;
  wire [7:0]phystatus_reg2;
  wire pipe_dclk_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_qrst_idle;
  wire [4:0]pipe_rst_fsm;
  wire \pipe_rst_fsm[0]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[1]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[1]_INST_0_i_2_n_0 ;
  wire \pipe_rst_fsm[2]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[3]_INST_0_i_1_n_0 ;
  wire [7:0]pipe_rxpmaresetdone;
  wire pipe_rxusrclk_in;
  wire qpll_idle_reg1;
  wire qpll_idle_reg2;
  wire [7:0]rate_idle;
  wire [7:0]rate_idle_reg1;
  wire [7:0]rate_idle_reg2;
  wire reset_n_reg2_reg;
  wire [7:0]resetdone_reg1;
  wire [7:0]resetdone_reg2;
  wire rst_cpllpd;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_gtreset;
  wire rst_userrdy;
  wire [7:0]rxcdrlock_reg1;
  wire [7:0]rxcdrlock_reg2;
  wire [7:0]rxpmaresetdone_reg1;
  wire [7:0]rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire rxusrclk_rst_reg2;
  wire [7:0]txsync_done_reg1;
  wire [7:0]txsync_done_reg2;
  wire userrdy_i_1_n_0;
  wire userrdy_reg_rep_0;
  wire userrdy_reg_rep__0_0;
  wire userrdy_reg_rep__1_0;
  wire userrdy_reg_rep__2_0;
  wire userrdy_reg_rep__3_0;
  wire userrdy_reg_rep__4_0;
  wire userrdy_reg_rep__5_0;
  wire userrdy_rep_i_1__0_n_0;
  wire userrdy_rep_i_1__1_n_0;
  wire userrdy_rep_i_1__2_n_0;
  wire userrdy_rep_i_1__3_n_0;
  wire userrdy_rep_i_1__4_n_0;
  wire userrdy_rep_i_1__5_n_0;
  wire userrdy_rep_i_1_n_0;

  assign RST_CPLLRESET = cpllreset;
  assign RST_DCLK_RESET = dclk_rst_reg2;
  assign RST_RXUSRCLK_RESET = rxusrclk_rst_reg2;
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_fsm[0]_i_1 
       (.I0(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .I1(out1[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .O(\FSM_onehot_fsm[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88880C00)) 
    \FSM_onehot_fsm[10]_i_1 
       (.I0(\FSM_onehot_fsm[10]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[11]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[10]_i_2 
       (.I0(\FSM_onehot_fsm[10]_i_3_n_0 ),
        .I1(drp_done_reg2[5]),
        .I2(drp_done_reg2[4]),
        .O(\FSM_onehot_fsm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[10]_i_3 
       (.I0(drp_done_reg2[7]),
        .I1(drp_done_reg2[6]),
        .I2(drp_done_reg2[0]),
        .I3(drp_done_reg2[1]),
        .I4(drp_done_reg2[2]),
        .I5(drp_done_reg2[3]),
        .O(\FSM_onehot_fsm[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088880C00)) 
    \FSM_onehot_fsm[11]_i_1 
       (.I0(\FSM_onehot_fsm[11]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .I2(mmcm_lock_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm[11]_i_2 
       (.I0(\FSM_onehot_fsm[11]_i_3_n_0 ),
        .I1(drp_done_reg2[4]),
        .I2(drp_done_reg2[5]),
        .O(\FSM_onehot_fsm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[11]_i_3 
       (.I0(drp_done_reg2[6]),
        .I1(drp_done_reg2[7]),
        .I2(drp_done_reg2[1]),
        .I3(drp_done_reg2[0]),
        .I4(drp_done_reg2[3]),
        .I5(drp_done_reg2[2]),
        .O(\FSM_onehot_fsm[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00A0003000A00000)) 
    \FSM_onehot_fsm[12]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(fsm2),
        .I2(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .I3(\pipe_rst_fsm[1]_INST_0_i_2_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[12] ),
        .O(\FSM_onehot_fsm[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_onehot_fsm[13]_i_1 
       (.I0(fsm2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I5(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_onehot_fsm[13]_i_2 
       (.I0(phystatus_reg2[2]),
        .I1(phystatus_reg2[3]),
        .I2(phystatus_reg2[0]),
        .I3(phystatus_reg2[1]),
        .I4(\FSM_onehot_fsm[13]_i_3_n_0 ),
        .I5(\FSM_onehot_fsm[13]_i_4_n_0 ),
        .O(fsm2));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \FSM_onehot_fsm[13]_i_3 
       (.I0(phystatus_reg2[5]),
        .I1(phystatus_reg2[4]),
        .I2(resetdone_reg2[0]),
        .I3(resetdone_reg2[1]),
        .I4(phystatus_reg2[6]),
        .I5(phystatus_reg2[7]),
        .O(\FSM_onehot_fsm[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[13]_i_4 
       (.I0(resetdone_reg2[3]),
        .I1(resetdone_reg2[2]),
        .I2(resetdone_reg2[6]),
        .I3(resetdone_reg2[7]),
        .I4(resetdone_reg2[4]),
        .I5(resetdone_reg2[5]),
        .O(\FSM_onehot_fsm[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55100000)) 
    \FSM_onehot_fsm[14]_i_1 
       (.I0(\FSM_onehot_fsm[15]_i_5_n_0 ),
        .I1(\FSM_onehot_fsm[15]_i_4_n_0 ),
        .I2(out1[0]),
        .I3(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I4(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C088)) 
    \FSM_onehot_fsm[15]_i_1 
       (.I0(\FSM_onehot_fsm[15]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[15]_i_4_n_0 ),
        .I3(out1[0]),
        .I4(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I5(\FSM_onehot_fsm[15]_i_5_n_0 ),
        .O(\FSM_onehot_fsm[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[15]_i_2 
       (.I0(pipe_rst_fsm[4]),
        .I1(\FSM_onehot_fsm[16]_i_4_n_0 ),
        .O(\FSM_onehot_fsm[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[15]_i_3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(out1[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\FSM_onehot_fsm[16]_i_2_n_0 ),
        .O(\FSM_onehot_fsm[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[15]_i_4 
       (.I0(\FSM_onehot_fsm[15]_i_6_n_0 ),
        .I1(txsync_done_reg2[5]),
        .I2(txsync_done_reg2[4]),
        .O(\FSM_onehot_fsm[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_fsm[15]_i_5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[12] ),
        .O(\FSM_onehot_fsm[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[15]_i_6 
       (.I0(txsync_done_reg2[7]),
        .I1(txsync_done_reg2[6]),
        .I2(txsync_done_reg2[0]),
        .I3(txsync_done_reg2[1]),
        .I4(txsync_done_reg2[2]),
        .I5(txsync_done_reg2[3]),
        .O(\FSM_onehot_fsm[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \FSM_onehot_fsm[16]_i_1 
       (.I0(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm[16]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm[16]_i_3_n_0 ),
        .I4(out1[1]),
        .O(\FSM_onehot_fsm[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_fsm[16]_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(\FSM_onehot_fsm[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_fsm[16]_i_3 
       (.I0(\FSM_onehot_fsm[16]_i_4_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(pipe_rst_fsm[4]),
        .O(\FSM_onehot_fsm[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm[16]_i_4 
       (.I0(\FSM_onehot_fsm[16]_i_5_n_0 ),
        .I1(txsync_done_reg2[4]),
        .I2(txsync_done_reg2[5]),
        .O(\FSM_onehot_fsm[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[16]_i_5 
       (.I0(txsync_done_reg2[6]),
        .I1(txsync_done_reg2[7]),
        .I2(txsync_done_reg2[1]),
        .I3(txsync_done_reg2[0]),
        .I4(txsync_done_reg2[3]),
        .I5(txsync_done_reg2[2]),
        .O(\FSM_onehot_fsm[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04040704)) 
    \FSM_onehot_fsm[1]_i_1 
       (.I0(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(out1[1]),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I4(fsm23_out),
        .O(\FSM_onehot_fsm[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_onehot_fsm[1]_i_2 
       (.I0(cfg_wait_cnt_reg__0[4]),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .I3(cfg_wait_cnt_reg__0[3]),
        .I4(cfg_wait_cnt_reg__0[1]),
        .I5(cfg_wait_cnt_reg__0[0]),
        .O(\FSM_onehot_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200020002030200)) 
    \FSM_onehot_fsm[2]_i_1 
       (.I0(fsm23_out),
        .I1(out1[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(\FSM_onehot_fsm[3]_i_2_n_0 ),
        .O(\FSM_onehot_fsm[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_onehot_fsm[2]_i_2 
       (.I0(cplllock_reg2[2]),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[0]),
        .I3(cplllock_reg2[1]),
        .I4(\FSM_onehot_fsm[2]_i_3_n_0 ),
        .I5(\FSM_onehot_fsm[2]_i_4_n_0 ),
        .O(fsm23_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[2]_i_3 
       (.I0(resetdone_reg2[5]),
        .I1(resetdone_reg2[4]),
        .I2(resetdone_reg2[0]),
        .I3(resetdone_reg2[1]),
        .I4(resetdone_reg2[6]),
        .I5(resetdone_reg2[7]),
        .O(\FSM_onehot_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[2]_i_4 
       (.I0(cplllock_reg2[5]),
        .I1(cplllock_reg2[4]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(cplllock_reg2[6]),
        .I5(cplllock_reg2[7]),
        .O(\FSM_onehot_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200020002030200)) 
    \FSM_onehot_fsm[3]_i_1 
       (.I0(\FSM_onehot_fsm[3]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm[3]_i_3_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I5(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .O(\FSM_onehot_fsm[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm[3]_i_2 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(\FSM_onehot_fsm[3]_i_4_n_0 ),
        .O(\FSM_onehot_fsm[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm[3]_i_3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(out1[1]),
        .O(\FSM_onehot_fsm[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[3]_i_4 
       (.I0(cplllock_reg2[3]),
        .I1(cplllock_reg2[2]),
        .I2(cplllock_reg2[6]),
        .I3(cplllock_reg2[7]),
        .I4(cplllock_reg2[4]),
        .I5(cplllock_reg2[5]),
        .O(\FSM_onehot_fsm[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88880C00)) 
    \FSM_onehot_fsm[4]_i_1 
       (.I0(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[10]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm[4]_i_2 
       (.I0(\FSM_onehot_fsm[4]_i_3_n_0 ),
        .I1(rate_idle_reg2[4]),
        .I2(rate_idle_reg2[5]),
        .O(\FSM_onehot_fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[4]_i_3 
       (.I0(rate_idle_reg2[6]),
        .I1(rate_idle_reg2[7]),
        .I2(rate_idle_reg2[1]),
        .I3(rate_idle_reg2[0]),
        .I4(rate_idle_reg2[3]),
        .I5(rate_idle_reg2[2]),
        .O(\FSM_onehot_fsm[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088880C00)) 
    \FSM_onehot_fsm[5]_i_1 
       (.I0(\FSM_onehot_fsm[10]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[11]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \FSM_onehot_fsm[6]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm[11]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111010000000000)) 
    \FSM_onehot_fsm[7]_i_1 
       (.I0(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm[8]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2023202000000000)) 
    \FSM_onehot_fsm[8]_i_1 
       (.I0(\FSM_onehot_fsm[8]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[8]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I3(\FSM_onehot_fsm[9]_i_2_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_fsm[8]_i_2 
       (.I0(\FSM_onehot_fsm[8]_i_4_n_0 ),
        .I1(rxpmaresetdone_reg2[4]),
        .I2(rxpmaresetdone_reg2[5]),
        .O(\FSM_onehot_fsm[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_fsm[8]_i_3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[8]_i_4 
       (.I0(rxpmaresetdone_reg2[6]),
        .I1(rxpmaresetdone_reg2[7]),
        .I2(rxpmaresetdone_reg2[1]),
        .I3(rxpmaresetdone_reg2[0]),
        .I4(rxpmaresetdone_reg2[3]),
        .I5(rxpmaresetdone_reg2[2]),
        .O(\FSM_onehot_fsm[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F02000200000000)) 
    \FSM_onehot_fsm[9]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I1(\FSM_onehot_fsm[10]_i_2_n_0 ),
        .I2(\FSM_onehot_fsm[16]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I4(\FSM_onehot_fsm[9]_i_2_n_0 ),
        .I5(\FSM_onehot_fsm[9]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[9]_i_2 
       (.I0(\FSM_onehot_fsm[9]_i_4_n_0 ),
        .I1(rxpmaresetdone_reg2[5]),
        .I2(rxpmaresetdone_reg2[4]),
        .O(\FSM_onehot_fsm[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_fsm[9]_i_3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(out1[1]),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[9]_i_4 
       (.I0(rxpmaresetdone_reg2[7]),
        .I1(rxpmaresetdone_reg2[6]),
        .I2(rxpmaresetdone_reg2[0]),
        .I3(rxpmaresetdone_reg2[1]),
        .I4(rxpmaresetdone_reg2[2]),
        .I5(rxpmaresetdone_reg2[3]),
        .O(\FSM_onehot_fsm[9]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[10]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[10] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[11]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[11] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[12]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[12] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[13]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[13] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[14]_i_1_n_0 ),
        .Q(out1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[15]_i_1_n_0 ),
        .Q(pipe_rst_fsm[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[16]_i_1_n_0 ),
        .Q(out1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[6]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[6] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[7] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[8]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[8] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[9]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[9] ),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_START_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(RST_DRP_START0));
  FDRE RST_DRP_START_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_START0),
        .Q(rst_drp_start),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RST_DRP_X16X20_MODE_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(RST_DRP_X16X20_MODE0));
  FDRE RST_DRP_X16X20_MODE_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_X16X20_MODE0),
        .Q(rst_drp_x16x20_mode),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_X16_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(p_2_in));
  FDRE RST_DRP_X16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_2_in),
        .Q(rst_drp_x16),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h2000AAAA)) 
    \cfg_wait_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(cfg_wait_cnt_reg__0[4]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h28AA282828282828)) 
    \cfg_wait_cnt[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[1]),
        .I3(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h88A2882288228822)) 
    \cfg_wait_cnt[2]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(cfg_wait_cnt_reg__0[2]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(\cfg_wait_cnt[3]_i_2_n_0 ),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8A88828882888288)) 
    \cfg_wait_cnt[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(cfg_wait_cnt_reg__0[3]),
        .I2(\cfg_wait_cnt[3]_i_2_n_0 ),
        .I3(cfg_wait_cnt_reg__0[2]),
        .I4(cfg_wait_cnt_reg__0[5]),
        .I5(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cfg_wait_cnt[3]_i_2 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(cfg_wait_cnt_reg__0[1]),
        .O(\cfg_wait_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC80C)) 
    \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \cfg_wait_cnt[5]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I3(cfg_wait_cnt_reg__0[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[2]),
        .O(\cfg_wait_cnt[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cfg_wait_cnt_reg__0[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cfg_wait_cnt_reg__0[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cfg_wait_cnt_reg__0[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cfg_wait_cnt_reg__0[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cfg_wait_cnt_reg__0[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cfg_wait_cnt_reg__0[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(cplllock_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(cplllock_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(cplllock_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(cplllock_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(cplllock_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(cplllock_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(cplllock_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(cplllock_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cplllock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    cpllpd_i_1__7
       (.I0(rst_cpllpd),
        .I1(\FSM_onehot_fsm_reg_n_0_[13] ),
        .O(cpllpd_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_i_1__7_n_0),
        .Q(rst_cpllpd),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    cpllreset_i_1
       (.I0(out1[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(pipe_rst_fsm[4]),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I4(cpllreset),
        .I5(cpllreset_i_2_n_0),
        .O(cpllreset_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cpllreset_i_2
       (.I0(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I3(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(cpllreset_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1_n_0),
        .Q(cpllreset),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg_n_0_[0] ),
        .Q(dclk_rst),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(dclk_rst),
        .Q(dclk_rst_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[0]),
        .Q(drp_done_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[1]),
        .Q(drp_done_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[2]),
        .Q(drp_done_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[3]),
        .Q(drp_done_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[4]),
        .Q(drp_done_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[5]),
        .Q(drp_done_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[6]),
        .Q(drp_done_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_DONE[7]),
        .Q(drp_done_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[2]),
        .Q(drp_done_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[3]),
        .Q(drp_done_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[4]),
        .Q(drp_done_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[5]),
        .Q(drp_done_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[6]),
        .Q(drp_done_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[7]),
        .Q(drp_done_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fsm[11]_i_1 
       (.I0(reset_n_reg2_reg),
        .O(\cfg_wait_cnt_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    gtreset_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I2(rst_gtreset),
        .O(gtreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gtreset_i_1_n_0),
        .Q(rst_gtreset),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[0]),
        .Q(phystatus_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[1]),
        .Q(phystatus_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[2]),
        .Q(phystatus_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[3]),
        .Q(phystatus_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[4]),
        .Q(phystatus_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[5]),
        .Q(phystatus_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[6]),
        .Q(phystatus_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_PHYSTATUS[7]),
        .Q(phystatus_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[0]),
        .Q(phystatus_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[1]),
        .Q(phystatus_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[2]),
        .Q(phystatus_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[3]),
        .Q(phystatus_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[4]),
        .Q(phystatus_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[5]),
        .Q(phystatus_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[6]),
        .Q(phystatus_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \phystatus_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[7]),
        .Q(phystatus_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pipe_rst_fsm[0]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\pipe_rst_fsm[0]_INST_0_i_1_n_0 ),
        .O(pipe_rst_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[0]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(out1[0]),
        .O(\pipe_rst_fsm[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[1]_INST_0 
       (.I0(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I4(out1[0]),
        .I5(\pipe_rst_fsm[1]_INST_0_i_2_n_0 ),
        .O(pipe_rst_fsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[1]_INST_0_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[10] ),
        .O(\pipe_rst_fsm[1]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pipe_rst_fsm[2]_INST_0 
       (.I0(out1[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I2(\pipe_rst_fsm[2]_INST_0_i_1_n_0 ),
        .O(pipe_rst_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\pipe_rst_fsm[2]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pipe_rst_fsm[3]_INST_0 
       (.I0(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(pipe_rst_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[3]_INST_0_i_1 
       (.I0(out1[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[11] ),
        .O(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qpll_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_qrst_idle),
        .Q(qpll_idle_reg1),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qpll_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[0]),
        .Q(rate_idle_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[1]),
        .Q(rate_idle_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[2]),
        .Q(rate_idle_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[3]),
        .Q(rate_idle_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[4]),
        .Q(rate_idle_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[5]),
        .Q(rate_idle_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[6]),
        .Q(rate_idle_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle[7]),
        .Q(rate_idle_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[0]),
        .Q(rate_idle_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[1]),
        .Q(rate_idle_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[2]),
        .Q(rate_idle_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[3]),
        .Q(rate_idle_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[4]),
        .Q(rate_idle_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[5]),
        .Q(rate_idle_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[6]),
        .Q(rate_idle_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_idle_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[7]),
        .Q(rate_idle_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[0]),
        .Q(resetdone_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[1]),
        .Q(resetdone_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[2]),
        .Q(resetdone_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[3]),
        .Q(resetdone_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[4]),
        .Q(resetdone_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[5]),
        .Q(resetdone_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[6]),
        .Q(resetdone_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RESETDONE[7]),
        .Q(resetdone_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[0]),
        .Q(resetdone_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[1]),
        .Q(resetdone_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[2]),
        .Q(resetdone_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[3]),
        .Q(resetdone_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[4]),
        .Q(resetdone_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[5]),
        .Q(resetdone_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[6]),
        .Q(resetdone_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \resetdone_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[7]),
        .Q(resetdone_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[0]),
        .Q(rxcdrlock_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[1]),
        .Q(rxcdrlock_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[2]),
        .Q(rxcdrlock_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[3]),
        .Q(rxcdrlock_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[4]),
        .Q(rxcdrlock_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[5]),
        .Q(rxcdrlock_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[6]),
        .Q(rxcdrlock_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RXCDRLOCK[7]),
        .Q(rxcdrlock_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[0]),
        .Q(rxcdrlock_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[1]),
        .Q(rxcdrlock_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[2]),
        .Q(rxcdrlock_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[3]),
        .Q(rxcdrlock_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[4]),
        .Q(rxcdrlock_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[5]),
        .Q(rxcdrlock_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[6]),
        .Q(rxcdrlock_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxcdrlock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[7]),
        .Q(rxcdrlock_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[0]),
        .Q(rxpmaresetdone_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[1]),
        .Q(rxpmaresetdone_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[2]),
        .Q(rxpmaresetdone_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[3]),
        .Q(rxpmaresetdone_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[4]),
        .Q(rxpmaresetdone_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[5]),
        .Q(rxpmaresetdone_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[6]),
        .Q(rxpmaresetdone_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone[7]),
        .Q(rxpmaresetdone_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[0]),
        .Q(rxpmaresetdone_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[1]),
        .Q(rxpmaresetdone_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[2]),
        .Q(rxpmaresetdone_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[3]),
        .Q(rxpmaresetdone_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[4]),
        .Q(rxpmaresetdone_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[5]),
        .Q(rxpmaresetdone_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[6]),
        .Q(rxpmaresetdone_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rxpmaresetdone_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[7]),
        .Q(rxpmaresetdone_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(cpllreset),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__0
       (.I0(rst_drp_start),
        .I1(p_0_in72_in),
        .O(DRP_START073_out));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__1
       (.I0(rst_drp_start),
        .I1(p_0_in56_in),
        .O(DRP_START057_out));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__2
       (.I0(rst_drp_start),
        .I1(p_0_in91_in),
        .O(DRP_START092_out));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__3
       (.I0(rst_drp_start),
        .I1(p_0_in97_in),
        .O(DRP_START098_out));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__4
       (.I0(rst_drp_start),
        .I1(p_0_in123_in),
        .O(DRP_START0124_out));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__5
       (.I0(rst_drp_start),
        .I1(p_0_in103_in),
        .O(DRP_START0104_out));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__6
       (.I0(rst_drp_start),
        .I1(p_0_in5_in),
        .O(DRP_START0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1__7
       (.I0(rst_drp_start),
        .I1(p_0_in131_in),
        .O(DRP_START0132_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[0]),
        .Q(txsync_done_reg1[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[1]),
        .Q(txsync_done_reg1[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[2]),
        .Q(txsync_done_reg1[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[3]),
        .Q(txsync_done_reg1[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[4]),
        .Q(txsync_done_reg1[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[5]),
        .Q(txsync_done_reg1[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[6]),
        .Q(txsync_done_reg1[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_TXSYNC_DONE[7]),
        .Q(txsync_done_reg1[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[0]),
        .Q(txsync_done_reg2[0]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[1]),
        .Q(txsync_done_reg2[1]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[2]),
        .Q(txsync_done_reg2[2]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[3]),
        .Q(txsync_done_reg2[3]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[4]),
        .Q(txsync_done_reg2[4]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[5]),
        .Q(txsync_done_reg2[5]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[6]),
        .Q(txsync_done_reg2[6]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txsync_done_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[7]),
        .Q(txsync_done_reg2[7]),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(rst_userrdy),
        .O(userrdy_i_1_n_0));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_i_1_n_0),
        .Q(rst_userrdy),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1_n_0),
        .Q(userrdy_reg_rep_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__0
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__0_n_0),
        .Q(userrdy_reg_rep__0_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__1
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__1_n_0),
        .Q(userrdy_reg_rep__1_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__2
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__2_n_0),
        .Q(userrdy_reg_rep__2_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__3
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__3_n_0),
        .Q(userrdy_reg_rep__3_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__4
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__4_n_0),
        .Q(userrdy_reg_rep__4_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  (* ORIG_CELL_NAME = "userrdy_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg_rep__5
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_rep_i_1__5_n_0),
        .Q(userrdy_reg_rep__5_0),
        .R(\cfg_wait_cnt_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep_0),
        .O(userrdy_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__0
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__0_0),
        .O(userrdy_rep_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__1
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__1_0),
        .O(userrdy_rep_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__2
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__2_0),
        .O(userrdy_rep_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__3
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__3_0),
        .O(userrdy_rep_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__4
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__4_0),
        .O(userrdy_rep_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_rep_i_1__5
       (.I0(mmcm_lock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(userrdy_reg_rep__5_0),
        .O(userrdy_rep_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1
       (.I0(rst_drp_x16),
        .I1(p_0_in74_in),
        .O(DRP_X16075_out));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__0
       (.I0(rst_drp_x16),
        .I1(p_0_in58_in),
        .O(DRP_X16059_out));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__1
       (.I0(rst_drp_x16),
        .I1(p_0_in93_in),
        .O(DRP_X16094_out));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__2
       (.I0(rst_drp_x16),
        .I1(p_0_in99_in),
        .O(DRP_X160100_out));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__3
       (.I0(rst_drp_x16),
        .I1(p_0_in125_in),
        .O(DRP_X160126_out));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__4
       (.I0(rst_drp_x16),
        .I1(p_0_in105_in),
        .O(DRP_X160106_out));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__5
       (.I0(rst_drp_x16),
        .I1(p_0_in6_in),
        .O(DRP_X160));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1__6
       (.I0(rst_drp_x16),
        .I1(p_0_in133_in),
        .O(DRP_X160134_out));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in76_in),
        .O(DRP_X16X20_MODE0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__0
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in89_in),
        .O(DRP_X16X20_MODE090_out));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in95_in),
        .O(DRP_X16X20_MODE096_out));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__2
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in101_in),
        .O(DRP_X16X20_MODE0102_out));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__3
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in127_in),
        .O(DRP_X16X20_MODE0128_out));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__4
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in107_in),
        .O(DRP_X16X20_MODE0108_out));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__5
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in129_in),
        .O(DRP_X16X20_MODE0130_out));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1__6
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in135_in),
        .O(DRP_X16X20_MODE0136_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[0] ,
    \cplllock_reg1_reg[0]_0 ,
    \cplllock_reg1_reg[0]_1 ,
    \cplllock_reg1_reg[0]_2 ,
    \cplllock_reg1_reg[0]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    txelecidle_reg2_reg,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    USER_RATE_GEN3,
    RST_RATE_IDLE,
    pipe_rx0_elec_idle,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone,
    p_0_in7_in,
    p_1_in8_in);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONEM_IN;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[0] ;
  output \cplllock_reg1_reg[0]_0 ;
  output \cplllock_reg1_reg[0]_1 ;
  output \cplllock_reg1_reg[0]_2 ;
  output \cplllock_reg1_reg[0]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input txelecidle_reg2_reg;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input USER_RATE_GEN3;
  input [0:0]RST_RATE_IDLE;
  input pipe_rx0_elec_idle;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;
  input p_0_in7_in;
  input p_1_in8_in;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_GEN3;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire \cplllock_reg1_reg[0]_1 ;
  wire \cplllock_reg1_reg[0]_2 ;
  wire \cplllock_reg1_reg[0]_3 ;
  wire [5:0]fsm_tx;
  wire fsm_tx1;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_65_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txelecidle_reg2_reg;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire \txsync_fsm.fsm_tx[4]_i_2_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2_n_0 ;
  wire \txsync_fsm.txdlyen_i_1_n_0 ;
  wire \txsync_fsm.txdlyen_i_2_n_0 ;
  wire \txsync_fsm.txdlyen_i_4_n_0 ;
  wire \txsync_fsm.txdlyen_i_5_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1_n_0 ;
  wire \txsync_fsm.txsync_done_i_2_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \gth_channel.gthe2_channel_i_i_10 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_65_n_0 ),
        .O(\cplllock_reg1_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_13 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_16 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_17 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_65 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_65_n_0 ),
        .O(\cplllock_reg1_reg[0]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx0_elec_idle),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'h0004)) 
    rxsync_donem_reg1_i_1
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(\gth_channel.gthe2_channel_i_i_65_n_0 ),
        .O(SYNC_RXSYNC_DONEM_IN));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hF222FFFF)) 
    \txsync_fsm.fsm_tx[0]_i_1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(fsm_tx1),
        .I3(SYNC_FSM_TX[5]),
        .I4(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(fsm_tx1),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx1));
  LUT6 #(
    .INIT(64'h8A8AAA8A80800080)) 
    \txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2_n_0 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(txelecidle_reg2_reg),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txdlyen_i_1 
       (.I0(\txsync_fsm.txdlyen_i_2_n_0 ),
        .I1(txdlyen),
        .I2(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txdlyen_i_2 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\txsync_fsm.txdlyen_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_3__6 
       (.I0(\txsync_fsm.txdlyen_i_4_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_5_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_4 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_5 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_5_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \txsync_fsm.txsync_done_i_1 
       (.I0(SYNC_FSM_TX[3]),
        .I1(\txsync_fsm.txsync_done_i_2_n_0 ),
        .I2(SYNC_FSM_TX[5]),
        .I3(SYNC_FSM_TX[4]),
        .I4(txdlyen),
        .I5(D),
        .O(\txsync_fsm.txsync_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001055)) 
    \txsync_fsm.txsync_done_i_2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(txelecidle_reg2_reg),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txsync_done_i_2_n_0 ));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_10
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[2] ,
    \cplllock_reg1_reg[2]_0 ,
    \cplllock_reg1_reg[2]_1 ,
    \cplllock_reg1_reg[2]_2 ,
    \cplllock_reg1_reg[2]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    \resetovrd_disble.reset_reg[4] ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    \resetovrd_disble.reset_reg[4]_0 ,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[2] ;
  output \cplllock_reg1_reg[2]_0 ;
  output \cplllock_reg1_reg[2]_1 ;
  output \cplllock_reg1_reg[2]_2 ;
  output \cplllock_reg1_reg[2]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4] ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire \cplllock_reg1_reg[2]_1 ;
  wire \cplllock_reg1_reg[2]_2 ;
  wire \cplllock_reg1_reg[2]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_65__0_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__1_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__1_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__1_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__1_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__0_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__1_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__1_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__1 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_65__0_n_0 ),
        .O(\cplllock_reg1_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_13__0 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_16__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_17__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_65__0 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_65__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__1 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_65__0_n_0 ),
        .O(\cplllock_reg1_reg[2]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__1_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__1_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__1_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__1 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__1 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__1 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__1_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__1 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__1 
       (.I0(\txsync_fsm.txdlyen_i_3__0_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__1_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__0 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__1_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__1_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__1 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__1 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__1_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_16
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[3]_0 ,
    \cplllock_reg1_reg[3]_1 ,
    \cplllock_reg1_reg[3]_2 ,
    \cplllock_reg1_reg[3]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    txcompliance_reg2_reg,
    SYNC_TXPHALIGNDONE,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    \resetovrd_disble.reset_reg[4] ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[3]_0 ;
  output \cplllock_reg1_reg[3]_1 ;
  output \cplllock_reg1_reg[3]_2 ;
  output \cplllock_reg1_reg[3]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input txcompliance_reg2_reg;
  input SYNC_TXPHALIGNDONE;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4] ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[3]_0 ;
  wire \cplllock_reg1_reg[3]_1 ;
  wire \cplllock_reg1_reg[3]_2 ;
  wire \cplllock_reg1_reg[3]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_67__0_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txcompliance_reg2_reg;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__2_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__2_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__2_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__2_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__1_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__2_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__2_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__2 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_67__0_n_0 ),
        .O(\cplllock_reg1_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_14__0 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_17__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_18__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_67__0 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_67__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__2 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_67__0_n_0 ),
        .O(\cplllock_reg1_reg[3]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg2_reg),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__2 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__2 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__2 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__2_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__2 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__2_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__2_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__2 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__2 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__2 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__2_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__2 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__2 
       (.I0(\txsync_fsm.txdlyen_i_3__1_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__2_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__1 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__2_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__2_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__2 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__2 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__2_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_23
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[4] ,
    \cplllock_reg1_reg[4]_0 ,
    \cplllock_reg1_reg[4]_1 ,
    \cplllock_reg1_reg[4]_2 ,
    \cplllock_reg1_reg[4]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    txcompliance_reg2_reg,
    SYNC_TXPHALIGNDONE,
    \rxsync_fsm_disable.fsm_rx_reg[2]_0 ,
    SYNC_GEN3,
    RST_RATE_IDLE,
    \resetovrd_disble.reset_reg[4] ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[4] ;
  output \cplllock_reg1_reg[4]_0 ;
  output \cplllock_reg1_reg[4]_1 ;
  output \cplllock_reg1_reg[4]_2 ;
  output \cplllock_reg1_reg[4]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input txcompliance_reg2_reg;
  input SYNC_TXPHALIGNDONE;
  input \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4] ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire \cplllock_reg1_reg[4]_1 ;
  wire \cplllock_reg1_reg[4]_2 ;
  wire \cplllock_reg1_reg[4]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_65__1_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txcompliance_reg2_reg;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__3_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__3_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__3_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__3_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__2_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__3_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__3_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__3 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_65__1_n_0 ),
        .O(\cplllock_reg1_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_13__1 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_16__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_17__3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_65__1 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_65__1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__3 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_65__1_n_0 ),
        .O(\cplllock_reg1_reg[4]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxsync_fsm_disable.fsm_rx_reg[2]_0 ),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg2_reg),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__3 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__3 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__3 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__3 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__3_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__3 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__3_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__3_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__3 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__3 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__3 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__3_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__3 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__3 
       (.I0(\txsync_fsm.txdlyen_i_3__2_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__3_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__3 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__3_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__3_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__3 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__3 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__3_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_29
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[5]_0 ,
    \cplllock_reg1_reg[5]_1 ,
    \cplllock_reg1_reg[5]_2 ,
    \cplllock_reg1_reg[5]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    txcompliance_reg2_reg,
    SYNC_TXPHALIGNDONE,
    \rxsync_fsm_disable.fsm_rx_reg[2]_0 ,
    SYNC_GEN3,
    RST_RATE_IDLE,
    \resetovrd_disble.reset_reg[4] ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[5]_0 ;
  output \cplllock_reg1_reg[5]_1 ;
  output \cplllock_reg1_reg[5]_2 ;
  output \cplllock_reg1_reg[5]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input txcompliance_reg2_reg;
  input SYNC_TXPHALIGNDONE;
  input \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4] ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire \cplllock_reg1_reg[5]_1 ;
  wire \cplllock_reg1_reg[5]_2 ;
  wire \cplllock_reg1_reg[5]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_67__1_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txcompliance_reg2_reg;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__4_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__4_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__4_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__4_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__3_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__4_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__4_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__4 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_67__1_n_0 ),
        .O(\cplllock_reg1_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_14__1 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_17__4 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_18__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_67__1 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_67__1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__4 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_67__1_n_0 ),
        .O(\cplllock_reg1_reg[5]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxsync_fsm_disable.fsm_rx_reg[2]_0 ),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg2_reg),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__4 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__4 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__4 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__4 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__4_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__4 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__4_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__4_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__4 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__4 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__4 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__4 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__4_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__4 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__4 
       (.I0(\txsync_fsm.txdlyen_i_3__3_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__4_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__3 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__4 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__4_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__4_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__4 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__4 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__4_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_35
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[6]_0 ,
    \cplllock_reg1_reg[6]_1 ,
    \cplllock_reg1_reg[6]_2 ,
    \cplllock_reg1_reg[6]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    \resetovrd_disble.reset_reg[4] ,
    txcompliance_reg2_reg,
    SYNC_TXPHALIGNDONE,
    \rxsync_fsm_disable.fsm_rx_reg[2]_0 ,
    SYNC_GEN3,
    SYNC_RATE_IDLE,
    \resetovrd_disble.reset_reg[4]_0 ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[6]_0 ;
  output \cplllock_reg1_reg[6]_1 ;
  output \cplllock_reg1_reg[6]_2 ;
  output \cplllock_reg1_reg[6]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input \resetovrd_disble.reset_reg[4] ;
  input txcompliance_reg2_reg;
  input SYNC_TXPHALIGNDONE;
  input \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  input SYNC_GEN3;
  input SYNC_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input \resetovrd_disble.reset_reg[4]_3 ;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire \cplllock_reg1_reg[6]_1 ;
  wire \cplllock_reg1_reg[6]_2 ;
  wire \cplllock_reg1_reg[6]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_65__2_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire \resetovrd_disble.reset_reg[4]_3 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txcompliance_reg2_reg;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__5_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__5_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__5_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__5_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__4_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__5_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__5_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__5 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_65__2_n_0 ),
        .O(\cplllock_reg1_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_13__2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_16__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_17__5 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_65__2 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_65__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__5 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_65__2_n_0 ),
        .O(\cplllock_reg1_reg[6]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_2 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_3 ),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxsync_fsm_disable.fsm_rx_reg[2]_0 ),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg2_reg),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__5 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__5 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__5 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__5 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__5_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__5 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__5_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__5_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__5 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__5 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__5 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__5 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__5_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__5 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__5 
       (.I0(\txsync_fsm.txdlyen_i_3__4_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__5_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__4 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__5 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__5_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__5_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__5 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__5 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__5_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_4
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[1] ,
    \cplllock_reg1_reg[1]_0 ,
    \cplllock_reg1_reg[1]_1 ,
    \cplllock_reg1_reg[1]_2 ,
    \cplllock_reg1_reg[1]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE0,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_RXSYNC_DONEM_IN,
    SYNC_GEN3,
    RST_RATE_IDLE,
    SYNC_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE0,
    \resetovrd_disble.reset_reg[4] ,
    SYNC_RXPHALIGNDONE_S,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[1] ;
  output \cplllock_reg1_reg[1]_0 ;
  output \cplllock_reg1_reg[1]_1 ;
  output \cplllock_reg1_reg[1]_2 ;
  output \cplllock_reg1_reg[1]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE0;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_RXSYNC_DONEM_IN;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input SYNC_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE0;
  input \resetovrd_disble.reset_reg[4] ;
  input SYNC_RXPHALIGNDONE_S;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXELECIDLE;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_DONEM_IN;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire \cplllock_reg1_reg[1]_1 ;
  wire \cplllock_reg1_reg[1]_2 ;
  wire \cplllock_reg1_reg[1]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_67_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__0_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__0_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__0_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__0_n_0 ;
  wire \txsync_fsm.txdlyen_i_3_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__0_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__0_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__0 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_67_n_0 ),
        .O(\cplllock_reg1_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_14 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_17__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_18 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_67 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__0 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_67_n_0 ),
        .O(\cplllock_reg1_reg[1]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE0),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_DONEM_IN),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE0),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__0 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__0 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__0 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__0 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__0_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__0 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__0_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__0_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__0 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__0 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__0 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__0 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__0_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__0 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__0 
       (.I0(\txsync_fsm.txdlyen_i_3_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__0_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__0_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__0_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__0 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__0 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__0_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_41
   (SYNC_FSM_TX,
    pipe_sync_fsm_rx,
    SYNC_RXSYNC_DONE,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    \cplllock_reg1_reg[7]_1 ,
    \cplllock_reg1_reg[7]_2 ,
    \cplllock_reg1_reg[7]_3 ,
    D,
    \txsync_fsm.txdlyen_reg_0 ,
    p_0_in7_in,
    p_1_in8_in,
    RST_CPLLRESET,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    \resetovrd_disble.reset_reg[4] ,
    txcompliance_reg2_reg,
    SYNC_TXPHALIGNDONE,
    \rxsync_fsm_disable.fsm_rx_reg[2]_0 ,
    SYNC_GEN3,
    SYNC_RATE_IDLE,
    \resetovrd_disble.reset_reg[4]_0 ,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    pipe_rxsyncdone);
  output [5:0]SYNC_FSM_TX;
  output [6:0]pipe_sync_fsm_rx;
  output SYNC_RXSYNC_DONE;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output \cplllock_reg1_reg[7]_1 ;
  output \cplllock_reg1_reg[7]_2 ;
  output \cplllock_reg1_reg[7]_3 ;
  output [0:0]D;
  output \txsync_fsm.txdlyen_reg_0 ;
  input p_0_in7_in;
  input p_1_in8_in;
  input RST_CPLLRESET;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input \resetovrd_disble.reset_reg[4] ;
  input txcompliance_reg2_reg;
  input SYNC_TXPHALIGNDONE;
  input \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  input SYNC_GEN3;
  input SYNC_RATE_IDLE;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input \resetovrd_disble.reset_reg[4]_3 ;
  input [0:0]pipe_rxsyncdone;

  wire [0:0]D;
  wire RST_CPLLRESET;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_GEN3;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNC_DONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire \cplllock_reg1_reg[7]_1 ;
  wire \cplllock_reg1_reg[7]_2 ;
  wire \cplllock_reg1_reg[7]_3 ;
  wire [5:0]fsm_tx;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_channel.gthe2_channel_i_i_70_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxsyncdone;
  wire [6:0]pipe_sync_fsm_rx;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire \resetovrd_disble.reset_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire \resetovrd_disble.reset_reg[4]_3 ;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire \rxsync_fsm_disable.fsm_rx_reg[2]_0 ;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txcompliance_reg2_reg;
  wire txdlyen;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.fsm_tx[4]_i_2__6_n_0 ;
  wire \txsync_fsm.fsm_tx[4]_i_3__6_n_0 ;
  wire \txsync_fsm.fsm_tx[5]_i_2__6_n_0 ;
  wire \txsync_fsm.txdlyen_i_1__6_n_0 ;
  wire \txsync_fsm.txdlyen_i_3__5_n_0 ;
  wire \txsync_fsm.txdlyen_i_4__6_n_0 ;
  wire \txsync_fsm.txdlyen_reg_0 ;
  wire \txsync_fsm.txsync_done_i_1__6_n_0 ;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gth_channel.gthe2_channel_i_i_10__6 
       (.I0(rxsync_donem_reg2),
        .I1(pipe_sync_fsm_rx[5]),
        .I2(pipe_sync_fsm_rx[3]),
        .I3(pipe_sync_fsm_rx[2]),
        .I4(\gth_channel.gthe2_channel_i_i_70_n_0 ),
        .O(\cplllock_reg1_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_14__2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(\cplllock_reg1_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gth_channel.gthe2_channel_i_i_17__6 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[0]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_18__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[0]),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\cplllock_reg1_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_70 
       (.I0(pipe_sync_fsm_rx[0]),
        .I1(pipe_sync_fsm_rx[1]),
        .I2(pipe_sync_fsm_rx[6]),
        .I3(pipe_sync_fsm_rx[4]),
        .O(\gth_channel.gthe2_channel_i_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gth_channel.gthe2_channel_i_i_9__6 
       (.I0(pipe_sync_fsm_rx[2]),
        .I1(pipe_sync_fsm_rx[3]),
        .I2(pipe_sync_fsm_rx[5]),
        .I3(\gth_channel.gthe2_channel_i_i_70_n_0 ),
        .O(\cplllock_reg1_reg[7]_3 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_2 ),
        .Q(rxphaligndone_m_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_3 ),
        .Q(rxphaligndone_s_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxsync_fsm_disable.fsm_rx_reg[2]_0 ),
        .Q(rxsync_donem_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(RST_CPLLRESET));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx[0]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[1]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[2]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[3]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[4]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[5]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(pipe_sync_fsm_rx[6]),
        .R(1'b0));
  FDRE \rxsync_fsm_disable.rxdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(SYNC_RXSYNC_DONE),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4] ),
        .Q(txdlysresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg2_reg),
        .Q(txphinitdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \txsync_fsm.fsm_tx[0]_i_1__6 
       (.I0(SYNC_FSM_TX[0]),
        .I1(txsync_start_reg2),
        .I2(SYNC_FSM_TX[5]),
        .I3(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .O(fsm_tx[0]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[1]_i_1__6 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .I1(SYNC_FSM_TX[0]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(mmcm_lock_reg2),
        .O(fsm_tx[1]));
  LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
    \txsync_fsm.fsm_tx[2]_i_1__6 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .I1(SYNC_FSM_TX[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(fsm_tx[2]));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \txsync_fsm.fsm_tx[3]_i_1__6 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .I1(SYNC_FSM_TX[2]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(SYNC_FSM_TX[3]),
        .I5(\txsync_fsm.fsm_tx[4]_i_2__6_n_0 ),
        .O(fsm_tx[3]));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \txsync_fsm.fsm_tx[4]_i_1__6 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .I1(\txsync_fsm.fsm_tx[4]_i_2__6_n_0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(SYNC_FSM_TX[4]),
        .I4(\txsync_fsm.fsm_tx[4]_i_3__6_n_0 ),
        .O(fsm_tx[4]));
  LUT4 #(
    .INIT(16'hF222)) 
    \txsync_fsm.fsm_tx[4]_i_2__6 
       (.I0(txphinitdone_reg2),
        .I1(txphinitdone_reg3),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \txsync_fsm.fsm_tx[4]_i_3__6 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\txsync_fsm.fsm_tx[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \txsync_fsm.fsm_tx[5]_i_1__6 
       (.I0(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(SYNC_FSM_TX[4]),
        .O(fsm_tx[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \txsync_fsm.fsm_tx[5]_i_2__6 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[5]),
        .O(\txsync_fsm.fsm_tx[5]_i_2__6_n_0 ));
  FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[0]),
        .Q(SYNC_FSM_TX[0]),
        .S(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[1]),
        .Q(SYNC_FSM_TX[1]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[2]),
        .Q(SYNC_FSM_TX[2]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[3]),
        .Q(SYNC_FSM_TX[3]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[4]),
        .Q(SYNC_FSM_TX[4]),
        .R(RST_CPLLRESET));
  FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm_tx[5]),
        .Q(SYNC_FSM_TX[5]),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \txsync_fsm.txdlyen_i_1__6 
       (.I0(txdlyen),
        .I1(\txsync_fsm.txdlyen_reg_0 ),
        .O(\txsync_fsm.txdlyen_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \txsync_fsm.txdlyen_i_2__6 
       (.I0(\txsync_fsm.txdlyen_i_3__5_n_0 ),
        .I1(\txsync_fsm.txdlyen_i_4__6_n_0 ),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(txdlyen));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txsync_fsm.txdlyen_i_3__5 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .O(\txsync_fsm.txdlyen_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \txsync_fsm.txdlyen_i_4__6 
       (.I0(SYNC_FSM_TX[1]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[2]),
        .O(\txsync_fsm.txdlyen_i_4__6_n_0 ));
  FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1__6_n_0 ),
        .Q(\txsync_fsm.txdlyen_reg_0 ),
        .R(RST_CPLLRESET));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txsync_fsm.txsync_done_i_1__6 
       (.I0(txsync_done),
        .I1(txdlyen),
        .I2(D),
        .O(\txsync_fsm.txsync_done_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txsync_fsm.txsync_done_i_2__6 
       (.I0(SYNC_FSM_TX[3]),
        .I1(SYNC_FSM_TX[0]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[5]),
        .I5(SYNC_FSM_TX[4]),
        .O(txsync_done));
  FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1__6_n_0 ),
        .Q(D),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user
   (txphinitdone_reg1_reg,
    \txsync_fsm.fsm_tx_reg[5] ,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[0] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    PIPE_RXEQ_CONVERGE,
    \cplllock_reg1_reg[0]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[0] ,
    pipe_txphinitdone,
    txelecidle_reg2_reg_0,
    txelecidle_reg2_reg_1,
    txelecidle_reg2_reg_2,
    txelecidle_reg2_reg_3,
    txcompliance_reg2_reg_0,
    txelecidle_reg2_reg_4,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    USER_TXCOMPLIANCE,
    USER_TXELECIDLE,
    \resetovrd_disble.reset_reg[4]_0 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    pipe_rx0_eq_adapt_done,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_2 );
  output txphinitdone_reg1_reg;
  output \txsync_fsm.fsm_tx_reg[5] ;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[0] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output \cplllock_reg1_reg[0]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[0] ;
  input [4:0]pipe_txphinitdone;
  input txelecidle_reg2_reg_0;
  input txelecidle_reg2_reg_1;
  input txelecidle_reg2_reg_2;
  input txelecidle_reg2_reg_3;
  input txcompliance_reg2_reg_0;
  input txelecidle_reg2_reg_4;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input USER_TXCOMPLIANCE;
  input USER_TXELECIDLE;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input pipe_rx0_eq_adapt_done;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_2 ;

  wire [0:0]D;
  wire PCIE_3_0_i_i_426_n_0;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXCOMPLIANCE;
  wire USER_TXELECIDLE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1_n_0 ;
  wire \converge_cnt[0]_i_4_n_0 ;
  wire \converge_cnt[0]_i_5_n_0 ;
  wire \converge_cnt[0]_i_6_n_0 ;
  wire \converge_cnt[0]_i_7_n_0 ;
  wire \converge_cnt[0]_i_8_n_0 ;
  wire \converge_cnt[0]_i_9_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3_n_0 ;
  wire \converge_cnt_reg[10]_i_1_n_0 ;
  wire \converge_cnt_reg[10]_i_2_n_0 ;
  wire \converge_cnt_reg[11]_i_1_n_0 ;
  wire \converge_cnt_reg[11]_i_2_n_0 ;
  wire \converge_cnt_reg[12]_i_1_n_0 ;
  wire \converge_cnt_reg[12]_i_2_n_0 ;
  wire \converge_cnt_reg[13]_i_1_n_0 ;
  wire \converge_cnt_reg[13]_i_2_n_0 ;
  wire \converge_cnt_reg[14]_i_1_n_0 ;
  wire \converge_cnt_reg[14]_i_2_n_0 ;
  wire \converge_cnt_reg[15]_i_1_n_0 ;
  wire \converge_cnt_reg[15]_i_2_n_0 ;
  wire \converge_cnt_reg[16]_i_1_n_0 ;
  wire \converge_cnt_reg[16]_i_2_n_0 ;
  wire \converge_cnt_reg[17]_i_1_n_0 ;
  wire \converge_cnt_reg[17]_i_2_n_0 ;
  wire \converge_cnt_reg[18]_i_1_n_0 ;
  wire \converge_cnt_reg[18]_i_2_n_0 ;
  wire \converge_cnt_reg[19]_i_1_n_0 ;
  wire \converge_cnt_reg[19]_i_2_n_0 ;
  wire \converge_cnt_reg[1]_i_1_n_0 ;
  wire \converge_cnt_reg[1]_i_2_n_0 ;
  wire \converge_cnt_reg[20]_i_1_n_0 ;
  wire \converge_cnt_reg[20]_i_2_n_0 ;
  wire \converge_cnt_reg[21]_i_1_n_0 ;
  wire \converge_cnt_reg[2]_i_1_n_0 ;
  wire \converge_cnt_reg[2]_i_2_n_0 ;
  wire \converge_cnt_reg[3]_i_1_n_0 ;
  wire \converge_cnt_reg[3]_i_2_n_0 ;
  wire \converge_cnt_reg[4]_i_1_n_0 ;
  wire \converge_cnt_reg[4]_i_2_n_0 ;
  wire \converge_cnt_reg[5]_i_1_n_0 ;
  wire \converge_cnt_reg[5]_i_2_n_0 ;
  wire \converge_cnt_reg[6]_i_1_n_0 ;
  wire \converge_cnt_reg[6]_i_2_n_0 ;
  wire \converge_cnt_reg[7]_i_1_n_0 ;
  wire \converge_cnt_reg[7]_i_2_n_0 ;
  wire \converge_cnt_reg[8]_i_1_n_0 ;
  wire \converge_cnt_reg[8]_i_2_n_0 ;
  wire \converge_cnt_reg[9]_i_1_n_0 ;
  wire \converge_cnt_reg[9]_i_2_n_0 ;
  wire converge_gen3_i_1_n_0;
  wire converge_gen3_reg_n_0;
  wire [0:0]\cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_108_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_98_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_99_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1_n_0 ;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [4:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[0] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txcompliance_reg2_reg_0;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  wire txelecidle_reg2_reg_1;
  wire txelecidle_reg2_reg_2;
  wire txelecidle_reg2_reg_3;
  wire txelecidle_reg2_reg_4;
  wire txphinitdone_reg1_i_3_n_0;
  wire txphinitdone_reg1_i_5_n_0;
  wire txphinitdone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire \txsync_fsm.fsm_tx_reg[5] ;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_3
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_2 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx0_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_4
       (.I0(PCIE_3_0_i_i_426_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx0_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_426
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_426_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5_n_0 ),
        .I4(\converge_cnt[0]_i_6_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8_n_0 ),
        .O(\converge_cnt[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5 
       (.I0(\converge_cnt[0]_i_8_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2_n_0 ,\converge_cnt_reg[15]_i_2_n_0 ,\converge_cnt_reg[14]_i_2_n_0 ,\converge_cnt_reg[13]_i_2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1_n_0 ,\converge_cnt_reg[14]_i_1_n_0 ,\converge_cnt_reg[13]_i_1_n_0 ,\converge_cnt_reg[12]_i_1_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2_n_0 ,\converge_cnt_reg[19]_i_2_n_0 ,\converge_cnt_reg[18]_i_2_n_0 ,\converge_cnt_reg[17]_i_2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1_n_0 ,\converge_cnt_reg[18]_i_1_n_0 ,\converge_cnt_reg[17]_i_1_n_0 ,\converge_cnt_reg[16]_i_1_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2_n_0 ,\converge_cnt_reg[3]_i_2_n_0 ,\converge_cnt_reg[2]_i_2_n_0 ,\converge_cnt_reg[1]_i_2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1_n_0 ,\converge_cnt_reg[2]_i_1_n_0 ,\converge_cnt_reg[1]_i_1_n_0 ,\converge_cnt_reg[0]_i_3_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1_n_0 ,\converge_cnt_reg[20]_i_1_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2_n_0 ,\converge_cnt_reg[7]_i_2_n_0 ,\converge_cnt_reg[6]_i_2_n_0 ,\converge_cnt_reg[5]_i_2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1_n_0 ,\converge_cnt_reg[6]_i_1_n_0 ,\converge_cnt_reg[5]_i_1_n_0 ,\converge_cnt_reg[4]_i_1_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2_n_0 ,\converge_cnt_reg[11]_i_2_n_0 ,\converge_cnt_reg[10]_i_2_n_0 ,\converge_cnt_reg[9]_i_2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1_n_0 ,\converge_cnt_reg[10]_i_1_n_0 ,\converge_cnt_reg[9]_i_1_n_0 ,\converge_cnt_reg[8]_i_1_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \gth_channel.gthe2_channel_i_i_108 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[1]),
        .I2(converge_cnt_reg[3]),
        .I3(converge_cnt_reg[20]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[2]),
        .O(\gth_channel.gthe2_channel_i_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_80 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_98_n_0 ),
        .I2(\gth_channel.gthe2_channel_i_i_99_n_0 ),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\converge_cnt[0]_i_5_n_0 ),
        .O(PIPE_RXEQ_CONVERGE));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gth_channel.gthe2_channel_i_i_98 
       (.I0(converge_cnt_reg[7]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[4]),
        .I3(\gth_channel.gthe2_channel_i_i_108_n_0 ),
        .I4(converge_cnt_reg[21]),
        .I5(converge_cnt_reg[0]),
        .O(\gth_channel.gthe2_channel_i_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gth_channel.gthe2_channel_i_i_99 
       (.I0(converge_cnt_reg[8]),
        .I1(converge_cnt_reg[9]),
        .O(\gth_channel.gthe2_channel_i_i_99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[0]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[0] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[0] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[0]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_0 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx0_eq_adapt_done),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hC0F080A0000080A0)) 
    txphinitdone_reg1_i_2
       (.I0(txphinitdone_reg1_i_3_n_0),
        .I1(pipe_txphinitdone[4]),
        .I2(txelecidle_reg2_reg_0),
        .I3(txelecidle_reg2_reg_1),
        .I4(pipe_txphinitdone[3]),
        .I5(txphinitdone_reg1_i_5_n_0),
        .O(txphinitdone_reg1_reg));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    txphinitdone_reg1_i_3
       (.I0(\txsync_fsm.fsm_tx_reg[5] ),
        .I1(pipe_txphinitdone[0]),
        .I2(pipe_txphinitdone[1]),
        .I3(txelecidle_reg2_reg_2),
        .I4(txelecidle_reg2_reg_3),
        .I5(txcompliance_reg2_reg_0),
        .O(txphinitdone_reg1_i_3_n_0));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    txphinitdone_reg1_i_5
       (.I0(\txsync_fsm.fsm_tx_reg[5] ),
        .I1(pipe_txphinitdone[0]),
        .I2(pipe_txphinitdone[1]),
        .I3(txelecidle_reg2_reg_2),
        .I4(pipe_txphinitdone[2]),
        .I5(txelecidle_reg2_reg_4),
        .O(txphinitdone_reg1_i_5_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
  LUT2 #(
    .INIT(4'h7)) 
    \txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(\txsync_fsm.fsm_tx_reg[5] ));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_11
   (txphaligndone_reg1_reg,
    p_1_in8_in,
    p_0_in7_in,
    txphinitdone_reg1_reg,
    \cplllock_reg1_reg[7] ,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[2] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    PIPE_RXEQ_CONVERGE,
    \cplllock_reg1_reg[2]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[2] ,
    txphaligndone_reg1_reg_0,
    pipe_txphaligndone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    pipe_txphinitdone,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    txelecidle_reg2_reg_0,
    txelecidle_reg2_reg_1,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_3 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_329_out,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_4 );
  output txphaligndone_reg1_reg;
  output p_1_in8_in;
  output p_0_in7_in;
  output txphinitdone_reg1_reg;
  output \cplllock_reg1_reg[7] ;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[2] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output \cplllock_reg1_reg[2]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[2] ;
  output txphaligndone_reg1_reg_0;
  input [1:0]pipe_txphaligndone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input [0:0]pipe_txphinitdone;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input txelecidle_reg2_reg_0;
  input txelecidle_reg2_reg_1;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_3 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_329_out;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_4 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_428_n_0;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__1_n_0 ;
  wire \converge_cnt[0]_i_4__1_n_0 ;
  wire \converge_cnt[0]_i_5__1_n_0 ;
  wire \converge_cnt[0]_i_6__1_n_0 ;
  wire \converge_cnt[0]_i_7__1_n_0 ;
  wire \converge_cnt[0]_i_8__1_n_0 ;
  wire \converge_cnt[0]_i_9__1_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__1_n_0 ;
  wire \converge_cnt_reg[10]_i_1__1_n_0 ;
  wire \converge_cnt_reg[10]_i_2__1_n_0 ;
  wire \converge_cnt_reg[11]_i_1__1_n_0 ;
  wire \converge_cnt_reg[11]_i_2__1_n_0 ;
  wire \converge_cnt_reg[12]_i_1__1_n_0 ;
  wire \converge_cnt_reg[12]_i_2__1_n_0 ;
  wire \converge_cnt_reg[13]_i_1__1_n_0 ;
  wire \converge_cnt_reg[13]_i_2__1_n_0 ;
  wire \converge_cnt_reg[14]_i_1__1_n_0 ;
  wire \converge_cnt_reg[14]_i_2__1_n_0 ;
  wire \converge_cnt_reg[15]_i_1__1_n_0 ;
  wire \converge_cnt_reg[15]_i_2__1_n_0 ;
  wire \converge_cnt_reg[16]_i_1__1_n_0 ;
  wire \converge_cnt_reg[16]_i_2__1_n_0 ;
  wire \converge_cnt_reg[17]_i_1__1_n_0 ;
  wire \converge_cnt_reg[17]_i_2__1_n_0 ;
  wire \converge_cnt_reg[18]_i_1__1_n_0 ;
  wire \converge_cnt_reg[18]_i_2__1_n_0 ;
  wire \converge_cnt_reg[19]_i_1__1_n_0 ;
  wire \converge_cnt_reg[19]_i_2__1_n_0 ;
  wire \converge_cnt_reg[1]_i_1__1_n_0 ;
  wire \converge_cnt_reg[1]_i_2__1_n_0 ;
  wire \converge_cnt_reg[20]_i_1__1_n_0 ;
  wire \converge_cnt_reg[20]_i_2__1_n_0 ;
  wire \converge_cnt_reg[21]_i_1__1_n_0 ;
  wire \converge_cnt_reg[2]_i_1__1_n_0 ;
  wire \converge_cnt_reg[2]_i_2__1_n_0 ;
  wire \converge_cnt_reg[3]_i_1__1_n_0 ;
  wire \converge_cnt_reg[3]_i_2__1_n_0 ;
  wire \converge_cnt_reg[4]_i_1__1_n_0 ;
  wire \converge_cnt_reg[4]_i_2__1_n_0 ;
  wire \converge_cnt_reg[5]_i_1__1_n_0 ;
  wire \converge_cnt_reg[5]_i_2__1_n_0 ;
  wire \converge_cnt_reg[6]_i_1__1_n_0 ;
  wire \converge_cnt_reg[6]_i_2__1_n_0 ;
  wire \converge_cnt_reg[7]_i_1__1_n_0 ;
  wire \converge_cnt_reg[7]_i_2__1_n_0 ;
  wire \converge_cnt_reg[8]_i_1__1_n_0 ;
  wire \converge_cnt_reg[8]_i_2__1_n_0 ;
  wire \converge_cnt_reg[9]_i_1__1_n_0 ;
  wire \converge_cnt_reg[9]_i_2__1_n_0 ;
  wire converge_gen3_i_1__1_n_0;
  wire converge_gen3_reg_n_0;
  wire [0:0]\cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[2]_0 ;
  wire \cplllock_reg1_reg[7] ;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_101_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_110_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__1_n_0 ;
  wire p_0_in7_in_1;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_329_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[2] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire \resetovrd_disble.reset_reg[4]_3 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_4 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  wire txelecidle_reg2_reg_1;
  wire txphaligndone_reg1_reg;
  wire txphaligndone_reg1_reg_0;
  wire txphinitdone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_10
       (.I0(PCIE_3_0_i_i_428_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_3 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx2_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_428
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_428_n_0));
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_9
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_4 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx2_phy_status));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__1 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__1_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__1_n_0 ),
        .I4(\converge_cnt[0]_i_6__1_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__1 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__1_n_0 ),
        .O(\converge_cnt[0]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__1 
       (.I0(\converge_cnt[0]_i_8__1_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__1 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9__1_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__1 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__1 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9__1 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__1_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__1_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__1_n_0 ,\converge_cnt_reg[15]_i_2__1_n_0 ,\converge_cnt_reg[14]_i_2__1_n_0 ,\converge_cnt_reg[13]_i_2__1_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__1_n_0 ,\converge_cnt_reg[14]_i_1__1_n_0 ,\converge_cnt_reg[13]_i_1__1_n_0 ,\converge_cnt_reg[12]_i_1__1_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__1_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__1_n_0 ,\converge_cnt_reg[19]_i_2__1_n_0 ,\converge_cnt_reg[18]_i_2__1_n_0 ,\converge_cnt_reg[17]_i_2__1_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__1_n_0 ,\converge_cnt_reg[18]_i_1__1_n_0 ,\converge_cnt_reg[17]_i_1__1_n_0 ,\converge_cnt_reg[16]_i_1__1_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__1_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__1_n_0 ,\converge_cnt_reg[3]_i_2__1_n_0 ,\converge_cnt_reg[2]_i_2__1_n_0 ,\converge_cnt_reg[1]_i_2__1_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__1_n_0 ,\converge_cnt_reg[2]_i_1__1_n_0 ,\converge_cnt_reg[1]_i_1__1_n_0 ,\converge_cnt_reg[0]_i_3__1_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__1_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__1_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__1_n_0 ,\converge_cnt_reg[20]_i_1__1_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__1_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__1_n_0 ,\converge_cnt_reg[7]_i_2__1_n_0 ,\converge_cnt_reg[6]_i_2__1_n_0 ,\converge_cnt_reg[5]_i_2__1_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__1_n_0 ,\converge_cnt_reg[6]_i_1__1_n_0 ,\converge_cnt_reg[5]_i_1__1_n_0 ,\converge_cnt_reg[4]_i_1__1_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__1_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__1_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__1_n_0 ,\converge_cnt_reg[11]_i_2__1_n_0 ,\converge_cnt_reg[10]_i_2__1_n_0 ,\converge_cnt_reg[9]_i_2__1_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__1_n_0 ,\converge_cnt_reg[10]_i_1__1_n_0 ,\converge_cnt_reg[9]_i_1__1_n_0 ,\converge_cnt_reg[8]_i_1__1_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__1
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__1_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__1
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_101 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_110_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_110 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__1 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_82 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_101_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\converge_cnt[0]_i_9__1_n_0 ),
        .I5(\converge_cnt[0]_i_5__1_n_0 ),
        .O(PIPE_RXEQ_CONVERGE));
  LUT6 #(
    .INIT(64'h00CF008A008A008A)) 
    \gth_channel.gthe2_channel_i_i_87 
       (.I0(\resetovrd_disble.reset_reg[4]_0 ),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .I2(txelecidle_reg2_reg_0),
        .I3(txelecidle_reg2_reg_1),
        .I4(txcompliance_reg2),
        .I5(txelecidle_reg2),
        .O(\cplllock_reg1_reg[7] ));
  LUT2 #(
    .INIT(4'h7)) 
    \gth_channel.gthe2_channel_i_i_92 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txphaligndone_reg1_reg_0));
  LUT6 #(
    .INIT(64'h0707070707FFFFFF)) 
    \gth_channel.gthe2_channel_i_i_93 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphaligndone[1]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphaligndone[0]),
        .O(txphaligndone_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__1_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__1_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_329_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[2]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[2] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[2] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__1
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[2]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_2 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_2 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_3 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'h07)) 
    txphinitdone_reg1_i_6
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_txphinitdone),
        .O(txphinitdone_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_17
   (SYNC_TXPHALIGNDONE,
    p_0_in7_in,
    p_1_in8_in,
    txphaligndone_reg1_reg,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[1] ,
    txphaligndone_reg1_reg_0,
    txphaligndone_reg1_reg_1,
    txphaligndone_reg1_reg_2,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[3]_0 ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    PIPE_RXEQ_CONVERGE,
    \cplllock_reg1_reg[3]_1 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[3] ,
    txelecidle_reg2_reg_0,
    txelecidle_reg2_reg_1,
    \resetovrd_disble.reset_reg[4]_0 ,
    txcompliance_reg2_reg_0,
    txelecidle_reg2_reg_2,
    pipe_txphaligndone,
    txelecidle_reg2_reg_3,
    txcompliance_reg2_reg_1,
    txelecidle_reg2_reg_4,
    txelecidle_reg2_reg_5,
    pipe_rxphaligndone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_2 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_273_out,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_3 );
  output SYNC_TXPHALIGNDONE;
  output p_0_in7_in;
  output p_1_in8_in;
  output txphaligndone_reg1_reg;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[1] ;
  output txphaligndone_reg1_reg_0;
  output txphaligndone_reg1_reg_1;
  output txphaligndone_reg1_reg_2;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[3]_0 ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output \cplllock_reg1_reg[3]_1 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[3] ;
  input txelecidle_reg2_reg_0;
  input txelecidle_reg2_reg_1;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input txcompliance_reg2_reg_0;
  input txelecidle_reg2_reg_2;
  input [3:0]pipe_txphaligndone;
  input txelecidle_reg2_reg_3;
  input txcompliance_reg2_reg_1;
  input txelecidle_reg2_reg_4;
  input txelecidle_reg2_reg_5;
  input [1:0]pipe_rxphaligndone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_273_out;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_3 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_429_n_0;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire SYNC_TXPHALIGNDONE;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__2_n_0 ;
  wire \converge_cnt[0]_i_4__2_n_0 ;
  wire \converge_cnt[0]_i_5__2_n_0 ;
  wire \converge_cnt[0]_i_6__2_n_0 ;
  wire \converge_cnt[0]_i_7__2_n_0 ;
  wire \converge_cnt[0]_i_8__2_n_0 ;
  wire \converge_cnt[0]_i_9__2_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__2_n_0 ;
  wire \converge_cnt_reg[10]_i_1__2_n_0 ;
  wire \converge_cnt_reg[10]_i_2__2_n_0 ;
  wire \converge_cnt_reg[11]_i_1__2_n_0 ;
  wire \converge_cnt_reg[11]_i_2__2_n_0 ;
  wire \converge_cnt_reg[12]_i_1__2_n_0 ;
  wire \converge_cnt_reg[12]_i_2__2_n_0 ;
  wire \converge_cnt_reg[13]_i_1__2_n_0 ;
  wire \converge_cnt_reg[13]_i_2__2_n_0 ;
  wire \converge_cnt_reg[14]_i_1__2_n_0 ;
  wire \converge_cnt_reg[14]_i_2__2_n_0 ;
  wire \converge_cnt_reg[15]_i_1__2_n_0 ;
  wire \converge_cnt_reg[15]_i_2__2_n_0 ;
  wire \converge_cnt_reg[16]_i_1__2_n_0 ;
  wire \converge_cnt_reg[16]_i_2__2_n_0 ;
  wire \converge_cnt_reg[17]_i_1__2_n_0 ;
  wire \converge_cnt_reg[17]_i_2__2_n_0 ;
  wire \converge_cnt_reg[18]_i_1__2_n_0 ;
  wire \converge_cnt_reg[18]_i_2__2_n_0 ;
  wire \converge_cnt_reg[19]_i_1__2_n_0 ;
  wire \converge_cnt_reg[19]_i_2__2_n_0 ;
  wire \converge_cnt_reg[1]_i_1__2_n_0 ;
  wire \converge_cnt_reg[1]_i_2__2_n_0 ;
  wire \converge_cnt_reg[20]_i_1__2_n_0 ;
  wire \converge_cnt_reg[20]_i_2__2_n_0 ;
  wire \converge_cnt_reg[21]_i_1__2_n_0 ;
  wire \converge_cnt_reg[2]_i_1__2_n_0 ;
  wire \converge_cnt_reg[2]_i_2__2_n_0 ;
  wire \converge_cnt_reg[3]_i_1__2_n_0 ;
  wire \converge_cnt_reg[3]_i_2__2_n_0 ;
  wire \converge_cnt_reg[4]_i_1__2_n_0 ;
  wire \converge_cnt_reg[4]_i_2__2_n_0 ;
  wire \converge_cnt_reg[5]_i_1__2_n_0 ;
  wire \converge_cnt_reg[5]_i_2__2_n_0 ;
  wire \converge_cnt_reg[6]_i_1__2_n_0 ;
  wire \converge_cnt_reg[6]_i_2__2_n_0 ;
  wire \converge_cnt_reg[7]_i_1__2_n_0 ;
  wire \converge_cnt_reg[7]_i_2__2_n_0 ;
  wire \converge_cnt_reg[8]_i_1__2_n_0 ;
  wire \converge_cnt_reg[8]_i_2__2_n_0 ;
  wire \converge_cnt_reg[9]_i_1__2_n_0 ;
  wire \converge_cnt_reg[9]_i_2__2_n_0 ;
  wire converge_gen3_i_1__2_n_0;
  wire converge_gen3_reg_n_0;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[3] ;
  wire [0:0]\cplllock_reg1_reg[3]_0 ;
  wire \cplllock_reg1_reg[3]_1 ;
  wire \cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_100_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_109_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_74_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_75_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__2_n_0 ;
  wire p_0_in7_in_1;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_273_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire [1:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [3:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[3] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_3 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txcompliance_reg2_reg_0;
  wire txcompliance_reg2_reg_1;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  wire txelecidle_reg2_reg_1;
  wire txelecidle_reg2_reg_2;
  wire txelecidle_reg2_reg_3;
  wire txelecidle_reg2_reg_4;
  wire txelecidle_reg2_reg_5;
  wire txphaligndone_reg1_reg;
  wire txphaligndone_reg1_reg_0;
  wire txphaligndone_reg1_reg_1;
  wire txphaligndone_reg1_reg_2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_12
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_3 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx3_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_13
       (.I0(PCIE_3_0_i_i_429_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_2 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx3_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_429
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_429_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__2 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__2_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__2_n_0 ),
        .I4(\converge_cnt[0]_i_6__2_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__2 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__2_n_0 ),
        .O(\converge_cnt[0]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__2 
       (.I0(\converge_cnt[0]_i_8__2_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__2 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9__2_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__2 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__2 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9__2 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__2_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__2_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__2_n_0 ,\converge_cnt_reg[15]_i_2__2_n_0 ,\converge_cnt_reg[14]_i_2__2_n_0 ,\converge_cnt_reg[13]_i_2__2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__2_n_0 ,\converge_cnt_reg[14]_i_1__2_n_0 ,\converge_cnt_reg[13]_i_1__2_n_0 ,\converge_cnt_reg[12]_i_1__2_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__2_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__2_n_0 ,\converge_cnt_reg[19]_i_2__2_n_0 ,\converge_cnt_reg[18]_i_2__2_n_0 ,\converge_cnt_reg[17]_i_2__2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__2_n_0 ,\converge_cnt_reg[18]_i_1__2_n_0 ,\converge_cnt_reg[17]_i_1__2_n_0 ,\converge_cnt_reg[16]_i_1__2_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__2_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__2_n_0 ,\converge_cnt_reg[3]_i_2__2_n_0 ,\converge_cnt_reg[2]_i_2__2_n_0 ,\converge_cnt_reg[1]_i_2__2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__2_n_0 ,\converge_cnt_reg[2]_i_1__2_n_0 ,\converge_cnt_reg[1]_i_1__2_n_0 ,\converge_cnt_reg[0]_i_3__2_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__2_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__2_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__2_n_0 ,\converge_cnt_reg[20]_i_1__2_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__2_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__2_n_0 ,\converge_cnt_reg[7]_i_2__2_n_0 ,\converge_cnt_reg[6]_i_2__2_n_0 ,\converge_cnt_reg[5]_i_2__2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__2_n_0 ,\converge_cnt_reg[6]_i_1__2_n_0 ,\converge_cnt_reg[5]_i_1__2_n_0 ,\converge_cnt_reg[4]_i_1__2_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__2_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__2_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__2_n_0 ,\converge_cnt_reg[11]_i_2__2_n_0 ,\converge_cnt_reg[10]_i_2__2_n_0 ,\converge_cnt_reg[9]_i_2__2_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__2_n_0 ,\converge_cnt_reg[10]_i_1__2_n_0 ,\converge_cnt_reg[9]_i_1__2_n_0 ,\converge_cnt_reg[8]_i_1__2_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__2
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__2_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__2
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_100 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_109_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    \gth_channel.gthe2_channel_i_i_104 
       (.I0(pipe_rxphaligndone[0]),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(pipe_rxphaligndone[1]),
        .I4(p_1_in8_in_0),
        .I5(p_0_in7_in_1),
        .O(\cplllock_reg1_reg[7] ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_109 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    \gth_channel.gthe2_channel_i_i_19__3 
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(\cplllock_reg1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    \gth_channel.gthe2_channel_i_i_19__4 
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(\cplllock_reg1_reg[5] ));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    \gth_channel.gthe2_channel_i_i_19__5 
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(\cplllock_reg1_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    \gth_channel.gthe2_channel_i_i_19__6 
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(\cplllock_reg1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__2 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hBBABBBABAAAABBAB)) 
    \gth_channel.gthe2_channel_i_i_74 
       (.I0(txphaligndone_reg1_reg),
        .I1(txcompliance_reg2_reg_1),
        .I2(txelecidle_reg2_reg_4),
        .I3(pipe_txphaligndone[0]),
        .I4(txelecidle_reg2_reg_5),
        .I5(pipe_txphaligndone[2]),
        .O(\gth_channel.gthe2_channel_i_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h7077777770777077)) 
    \gth_channel.gthe2_channel_i_i_75 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(txelecidle_reg2_reg_2),
        .I3(pipe_txphaligndone[3]),
        .I4(pipe_txphaligndone[1]),
        .I5(txelecidle_reg2_reg_3),
        .O(\gth_channel.gthe2_channel_i_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_81 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_100_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\converge_cnt[0]_i_9__2_n_0 ),
        .I5(\converge_cnt[0]_i_5__2_n_0 ),
        .O(PIPE_RXEQ_CONVERGE));
  LUT2 #(
    .INIT(4'h7)) 
    \gth_channel.gthe2_channel_i_i_90 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txphaligndone_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__2 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__2_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__2_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_273_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[3]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[3] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[3]_0 ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__2
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__2 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__2 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__2 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[3]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_1 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__2 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_2 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    txphaligndone_reg1_i_1
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(SYNC_TXPHALIGNDONE));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    txphaligndone_reg1_i_1__0
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(txphaligndone_reg1_reg_0));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    txphaligndone_reg1_i_1__1
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(txphaligndone_reg1_reg_1));
  LUT6 #(
    .INIT(64'h000000000000C040)) 
    txphaligndone_reg1_i_1__2
       (.I0(txelecidle_reg2_reg_0),
        .I1(txelecidle_reg2_reg_1),
        .I2(\gth_channel.gthe2_channel_i_i_74_n_0 ),
        .I3(\resetovrd_disble.reset_reg[4]_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_75_n_0 ),
        .I5(txcompliance_reg2_reg_0),
        .O(txphaligndone_reg1_reg_2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_24
   (txphinitdone_reg1_reg,
    p_1_in8_in,
    p_0_in7_in,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[4] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[4]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[4] ,
    \fsm_reg[0] ,
    pipe_txphinitdone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_0 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_217_out,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_2 );
  output txphinitdone_reg1_reg;
  output p_1_in8_in;
  output p_0_in7_in;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[4] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[4]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[4] ;
  output \fsm_reg[0] ;
  input [1:0]pipe_txphinitdone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_217_out;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_2 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_430_n_0;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__3_n_0 ;
  wire \converge_cnt[0]_i_4__3_n_0 ;
  wire \converge_cnt[0]_i_5__3_n_0 ;
  wire \converge_cnt[0]_i_6__3_n_0 ;
  wire \converge_cnt[0]_i_7__3_n_0 ;
  wire \converge_cnt[0]_i_8__3_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__3_n_0 ;
  wire \converge_cnt_reg[10]_i_1__3_n_0 ;
  wire \converge_cnt_reg[10]_i_2__3_n_0 ;
  wire \converge_cnt_reg[11]_i_1__3_n_0 ;
  wire \converge_cnt_reg[11]_i_2__3_n_0 ;
  wire \converge_cnt_reg[12]_i_1__3_n_0 ;
  wire \converge_cnt_reg[12]_i_2__3_n_0 ;
  wire \converge_cnt_reg[13]_i_1__3_n_0 ;
  wire \converge_cnt_reg[13]_i_2__3_n_0 ;
  wire \converge_cnt_reg[14]_i_1__3_n_0 ;
  wire \converge_cnt_reg[14]_i_2__3_n_0 ;
  wire \converge_cnt_reg[15]_i_1__3_n_0 ;
  wire \converge_cnt_reg[15]_i_2__3_n_0 ;
  wire \converge_cnt_reg[16]_i_1__3_n_0 ;
  wire \converge_cnt_reg[16]_i_2__3_n_0 ;
  wire \converge_cnt_reg[17]_i_1__3_n_0 ;
  wire \converge_cnt_reg[17]_i_2__3_n_0 ;
  wire \converge_cnt_reg[18]_i_1__3_n_0 ;
  wire \converge_cnt_reg[18]_i_2__3_n_0 ;
  wire \converge_cnt_reg[19]_i_1__3_n_0 ;
  wire \converge_cnt_reg[19]_i_2__3_n_0 ;
  wire \converge_cnt_reg[1]_i_1__3_n_0 ;
  wire \converge_cnt_reg[1]_i_2__3_n_0 ;
  wire \converge_cnt_reg[20]_i_1__3_n_0 ;
  wire \converge_cnt_reg[20]_i_2__3_n_0 ;
  wire \converge_cnt_reg[21]_i_1__3_n_0 ;
  wire \converge_cnt_reg[2]_i_1__3_n_0 ;
  wire \converge_cnt_reg[2]_i_2__3_n_0 ;
  wire \converge_cnt_reg[3]_i_1__3_n_0 ;
  wire \converge_cnt_reg[3]_i_2__3_n_0 ;
  wire \converge_cnt_reg[4]_i_1__3_n_0 ;
  wire \converge_cnt_reg[4]_i_2__3_n_0 ;
  wire \converge_cnt_reg[5]_i_1__3_n_0 ;
  wire \converge_cnt_reg[5]_i_2__3_n_0 ;
  wire \converge_cnt_reg[6]_i_1__3_n_0 ;
  wire \converge_cnt_reg[6]_i_2__3_n_0 ;
  wire \converge_cnt_reg[7]_i_1__3_n_0 ;
  wire \converge_cnt_reg[7]_i_2__3_n_0 ;
  wire \converge_cnt_reg[8]_i_1__3_n_0 ;
  wire \converge_cnt_reg[8]_i_2__3_n_0 ;
  wire \converge_cnt_reg[9]_i_1__3_n_0 ;
  wire \converge_cnt_reg[9]_i_2__3_n_0 ;
  wire converge_gen3_i_1__3_n_0;
  wire converge_gen3_reg_n_0;
  wire [0:0]\cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[4]_0 ;
  wire \cplllock_reg1_reg[6] ;
  wire [1:0]fsm;
  wire \fsm_reg[0] ;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_102_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_83_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_84_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__3_n_0 ;
  wire p_0_in7_in_1;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_217_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[4] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txphinitdone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_15
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_2 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx4_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_16
       (.I0(PCIE_3_0_i_i_430_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx4_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_430
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_430_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__3 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__3 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__3_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__3_n_0 ),
        .I4(\converge_cnt[0]_i_6__3_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__3 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__3_n_0 ),
        .O(\converge_cnt[0]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__3 
       (.I0(\converge_cnt[0]_i_8__3_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__3 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\gth_channel.gthe2_channel_i_i_84_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__3 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__3 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__3_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__3_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__3_n_0 ,\converge_cnt_reg[15]_i_2__3_n_0 ,\converge_cnt_reg[14]_i_2__3_n_0 ,\converge_cnt_reg[13]_i_2__3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__3_n_0 ,\converge_cnt_reg[14]_i_1__3_n_0 ,\converge_cnt_reg[13]_i_1__3_n_0 ,\converge_cnt_reg[12]_i_1__3_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__3_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__3_n_0 ,\converge_cnt_reg[19]_i_2__3_n_0 ,\converge_cnt_reg[18]_i_2__3_n_0 ,\converge_cnt_reg[17]_i_2__3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__3_n_0 ,\converge_cnt_reg[18]_i_1__3_n_0 ,\converge_cnt_reg[17]_i_1__3_n_0 ,\converge_cnt_reg[16]_i_1__3_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__3_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__3_n_0 ,\converge_cnt_reg[3]_i_2__3_n_0 ,\converge_cnt_reg[2]_i_2__3_n_0 ,\converge_cnt_reg[1]_i_2__3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__3_n_0 ,\converge_cnt_reg[2]_i_1__3_n_0 ,\converge_cnt_reg[1]_i_1__3_n_0 ,\converge_cnt_reg[0]_i_3__3_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__3_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__3_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__3_n_0 ,\converge_cnt_reg[20]_i_1__3_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__3_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__3_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__3_n_0 ,\converge_cnt_reg[7]_i_2__3_n_0 ,\converge_cnt_reg[6]_i_2__3_n_0 ,\converge_cnt_reg[5]_i_2__3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__3_n_0 ,\converge_cnt_reg[6]_i_1__3_n_0 ,\converge_cnt_reg[5]_i_1__3_n_0 ,\converge_cnt_reg[4]_i_1__3_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__3_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__3_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__3_n_0 ,\converge_cnt_reg[11]_i_2__3_n_0 ,\converge_cnt_reg[10]_i_2__3_n_0 ,\converge_cnt_reg[9]_i_2__3_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__3_n_0 ,\converge_cnt_reg[10]_i_1__3_n_0 ,\converge_cnt_reg[9]_i_1__3_n_0 ,\converge_cnt_reg[8]_i_1__3_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__3
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__3_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \fsm[0]_i_10 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(\fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__3
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_102 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__3 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_68 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_83_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\gth_channel.gthe2_channel_i_i_84_n_0 ),
        .I5(\converge_cnt[0]_i_5__3_n_0 ),
        .O(\cplllock_reg1_reg[6] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_83 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_102_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gth_channel.gthe2_channel_i_i_84 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\gth_channel.gthe2_channel_i_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__3 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__3_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__3_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_217_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[4]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[4] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[4] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__3
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__3 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__3 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__3 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[4]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_0 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__3 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'hF8F8F800F800F800)) 
    txphinitdone_reg1_i_4
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphinitdone[0]),
        .I3(pipe_txphinitdone[1]),
        .I4(p_1_in8_in_0),
        .I5(p_0_in7_in_1),
        .O(txphinitdone_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_30
   (txphaligndone_reg1_reg,
    p_1_in8_in,
    p_0_in7_in,
    \cplllock_reg1_reg[7] ,
    \reg_phy_rdy_reg[1] ,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[5] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    \cplllock_reg1_reg[6] ,
    \cplllock_reg1_reg[5]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[5] ,
    \fsm_reg[0] ,
    pipe_txphaligndone,
    p_0_in7_in_0,
    p_1_in8_in_1,
    pipe_rxphaligndone,
    p_2_in,
    p_2_in_2,
    p_2_in_3,
    p_2_in_4,
    p_2_in_5,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_0 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_156_out,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_2 );
  output txphaligndone_reg1_reg;
  output p_1_in8_in;
  output p_0_in7_in;
  output \cplllock_reg1_reg[7] ;
  output \reg_phy_rdy_reg[1] ;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[5] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output \cplllock_reg1_reg[6] ;
  output \cplllock_reg1_reg[5]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[5] ;
  output \fsm_reg[0] ;
  input [1:0]pipe_txphaligndone;
  input p_0_in7_in_0;
  input p_1_in8_in_1;
  input [0:0]pipe_rxphaligndone;
  input p_2_in;
  input p_2_in_2;
  input p_2_in_3;
  input p_2_in_4;
  input p_2_in_5;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_156_out;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_2 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_431_n_0;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__4_n_0 ;
  wire \converge_cnt[0]_i_4__4_n_0 ;
  wire \converge_cnt[0]_i_5__4_n_0 ;
  wire \converge_cnt[0]_i_6__4_n_0 ;
  wire \converge_cnt[0]_i_7__4_n_0 ;
  wire \converge_cnt[0]_i_8__4_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__4_n_0 ;
  wire \converge_cnt_reg[10]_i_1__4_n_0 ;
  wire \converge_cnt_reg[10]_i_2__4_n_0 ;
  wire \converge_cnt_reg[11]_i_1__4_n_0 ;
  wire \converge_cnt_reg[11]_i_2__4_n_0 ;
  wire \converge_cnt_reg[12]_i_1__4_n_0 ;
  wire \converge_cnt_reg[12]_i_2__4_n_0 ;
  wire \converge_cnt_reg[13]_i_1__4_n_0 ;
  wire \converge_cnt_reg[13]_i_2__4_n_0 ;
  wire \converge_cnt_reg[14]_i_1__4_n_0 ;
  wire \converge_cnt_reg[14]_i_2__4_n_0 ;
  wire \converge_cnt_reg[15]_i_1__4_n_0 ;
  wire \converge_cnt_reg[15]_i_2__4_n_0 ;
  wire \converge_cnt_reg[16]_i_1__4_n_0 ;
  wire \converge_cnt_reg[16]_i_2__4_n_0 ;
  wire \converge_cnt_reg[17]_i_1__4_n_0 ;
  wire \converge_cnt_reg[17]_i_2__4_n_0 ;
  wire \converge_cnt_reg[18]_i_1__4_n_0 ;
  wire \converge_cnt_reg[18]_i_2__4_n_0 ;
  wire \converge_cnt_reg[19]_i_1__4_n_0 ;
  wire \converge_cnt_reg[19]_i_2__4_n_0 ;
  wire \converge_cnt_reg[1]_i_1__4_n_0 ;
  wire \converge_cnt_reg[1]_i_2__4_n_0 ;
  wire \converge_cnt_reg[20]_i_1__4_n_0 ;
  wire \converge_cnt_reg[20]_i_2__4_n_0 ;
  wire \converge_cnt_reg[21]_i_1__4_n_0 ;
  wire \converge_cnt_reg[2]_i_1__4_n_0 ;
  wire \converge_cnt_reg[2]_i_2__4_n_0 ;
  wire \converge_cnt_reg[3]_i_1__4_n_0 ;
  wire \converge_cnt_reg[3]_i_2__4_n_0 ;
  wire \converge_cnt_reg[4]_i_1__4_n_0 ;
  wire \converge_cnt_reg[4]_i_2__4_n_0 ;
  wire \converge_cnt_reg[5]_i_1__4_n_0 ;
  wire \converge_cnt_reg[5]_i_2__4_n_0 ;
  wire \converge_cnt_reg[6]_i_1__4_n_0 ;
  wire \converge_cnt_reg[6]_i_2__4_n_0 ;
  wire \converge_cnt_reg[7]_i_1__4_n_0 ;
  wire \converge_cnt_reg[7]_i_2__4_n_0 ;
  wire \converge_cnt_reg[8]_i_1__4_n_0 ;
  wire \converge_cnt_reg[8]_i_2__4_n_0 ;
  wire \converge_cnt_reg[9]_i_1__4_n_0 ;
  wire \converge_cnt_reg[9]_i_2__4_n_0 ;
  wire converge_gen3_i_1__4_n_0;
  wire converge_gen3_reg_n_0;
  wire [0:0]\cplllock_reg1_reg[5] ;
  wire \cplllock_reg1_reg[5]_0 ;
  wire \cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[7] ;
  wire [1:0]fsm;
  wire \fsm_reg[0] ;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_103_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_85_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_86_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__4_n_0 ;
  wire p_0_in7_in_0;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_156_out;
  wire p_1_in8_in_1;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_2;
  wire p_2_in_3;
  wire p_2_in_4;
  wire p_2_in_5;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_valid;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire \reg_phy_rdy_reg[1] ;
  wire [0:0]\resetdone_reg1_reg[5] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txphaligndone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_18
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_2 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx5_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_19
       (.I0(PCIE_3_0_i_i_431_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx5_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_431
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_431_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__4 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__4 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__4_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__4_n_0 ),
        .I4(\converge_cnt[0]_i_6__4_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__4 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__4_n_0 ),
        .O(\converge_cnt[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__4 
       (.I0(\converge_cnt[0]_i_8__4_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\gth_channel.gthe2_channel_i_i_86_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__4 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__4 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__4_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__4_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__4_n_0 ,\converge_cnt_reg[15]_i_2__4_n_0 ,\converge_cnt_reg[14]_i_2__4_n_0 ,\converge_cnt_reg[13]_i_2__4_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__4_n_0 ,\converge_cnt_reg[14]_i_1__4_n_0 ,\converge_cnt_reg[13]_i_1__4_n_0 ,\converge_cnt_reg[12]_i_1__4_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__4_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__4_n_0 ,\converge_cnt_reg[19]_i_2__4_n_0 ,\converge_cnt_reg[18]_i_2__4_n_0 ,\converge_cnt_reg[17]_i_2__4_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__4_n_0 ,\converge_cnt_reg[18]_i_1__4_n_0 ,\converge_cnt_reg[17]_i_1__4_n_0 ,\converge_cnt_reg[16]_i_1__4_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__4_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__4_n_0 ,\converge_cnt_reg[3]_i_2__4_n_0 ,\converge_cnt_reg[2]_i_2__4_n_0 ,\converge_cnt_reg[1]_i_2__4_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__4_n_0 ,\converge_cnt_reg[2]_i_1__4_n_0 ,\converge_cnt_reg[1]_i_1__4_n_0 ,\converge_cnt_reg[0]_i_3__4_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__4_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__4_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__4_n_0 ,\converge_cnt_reg[20]_i_1__4_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__4_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__4_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__4_n_0 ,\converge_cnt_reg[7]_i_2__4_n_0 ,\converge_cnt_reg[6]_i_2__4_n_0 ,\converge_cnt_reg[5]_i_2__4_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__4_n_0 ,\converge_cnt_reg[6]_i_1__4_n_0 ,\converge_cnt_reg[5]_i_1__4_n_0 ,\converge_cnt_reg[4]_i_1__4_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__4_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__4_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__4_n_0 ,\converge_cnt_reg[11]_i_2__4_n_0 ,\converge_cnt_reg[10]_i_2__4_n_0 ,\converge_cnt_reg[9]_i_2__4_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__4_n_0 ,\converge_cnt_reg[10]_i_1__4_n_0 ,\converge_cnt_reg[9]_i_1__4_n_0 ,\converge_cnt_reg[8]_i_1__4_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__4
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__4_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \fsm[0]_i_10__0 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(\fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__4
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_103 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__4 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_69 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_85_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\gth_channel.gthe2_channel_i_i_86_n_0 ),
        .I5(\converge_cnt[0]_i_5__4_n_0 ),
        .O(\cplllock_reg1_reg[6] ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
    \gth_channel.gthe2_channel_i_i_73 
       (.I0(pipe_txphaligndone[1]),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in_1),
        .I5(pipe_txphaligndone[0]),
        .O(txphaligndone_reg1_reg));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_85 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_103_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gth_channel.gthe2_channel_i_i_86 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\gth_channel.gthe2_channel_i_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \gth_channel.gthe2_channel_i_i_88 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_rxphaligndone),
        .O(\cplllock_reg1_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__4 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__4_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__4_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_156_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reg_phy_rdy[1]_i_2 
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(p_2_in_2),
        .I3(p_2_in_3),
        .I4(p_2_in_4),
        .I5(p_2_in_5),
        .O(\reg_phy_rdy_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[5]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[5] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[5] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__4
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__4 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__4 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__4 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[5]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_0 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__4 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_36
   (GT_RX_CONVERGE0,
    \cplllock_reg1_reg[4] ,
    \cplllock_reg1_reg[2] ,
    \cplllock_reg1_reg[0] ,
    \cplllock_reg1_reg[1] ,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[7] ,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[6] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    \cplllock_reg1_reg[6]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[6] ,
    txphaligndone_reg1_reg,
    converge_gen3_reg_0,
    converge_gen3_reg_1,
    PIPE_RXEQ_CONVERGE,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_0 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_1 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    USER_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_2 );
  output GT_RX_CONVERGE0;
  output \cplllock_reg1_reg[4] ;
  output \cplllock_reg1_reg[2] ;
  output \cplllock_reg1_reg[0] ;
  output \cplllock_reg1_reg[1] ;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[7] ;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[6] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output \cplllock_reg1_reg[6]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[6] ;
  output txphaligndone_reg1_reg;
  input converge_gen3_reg_0;
  input converge_gen3_reg_1;
  input [4:0]PIPE_RXEQ_CONVERGE;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input USER_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_2 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire GT_RX_CONVERGE0;
  wire PCIE_3_0_i_i_432_n_0;
  wire [4:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_IDLE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__5_n_0 ;
  wire \converge_cnt[0]_i_4__5_n_0 ;
  wire \converge_cnt[0]_i_5__5_n_0 ;
  wire \converge_cnt[0]_i_6__5_n_0 ;
  wire \converge_cnt[0]_i_7__5_n_0 ;
  wire \converge_cnt[0]_i_8__5_n_0 ;
  wire \converge_cnt[0]_i_9__3_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__5_n_0 ;
  wire \converge_cnt_reg[10]_i_1__5_n_0 ;
  wire \converge_cnt_reg[10]_i_2__5_n_0 ;
  wire \converge_cnt_reg[11]_i_1__5_n_0 ;
  wire \converge_cnt_reg[11]_i_2__5_n_0 ;
  wire \converge_cnt_reg[12]_i_1__5_n_0 ;
  wire \converge_cnt_reg[12]_i_2__5_n_0 ;
  wire \converge_cnt_reg[13]_i_1__5_n_0 ;
  wire \converge_cnt_reg[13]_i_2__5_n_0 ;
  wire \converge_cnt_reg[14]_i_1__5_n_0 ;
  wire \converge_cnt_reg[14]_i_2__5_n_0 ;
  wire \converge_cnt_reg[15]_i_1__5_n_0 ;
  wire \converge_cnt_reg[15]_i_2__5_n_0 ;
  wire \converge_cnt_reg[16]_i_1__5_n_0 ;
  wire \converge_cnt_reg[16]_i_2__5_n_0 ;
  wire \converge_cnt_reg[17]_i_1__5_n_0 ;
  wire \converge_cnt_reg[17]_i_2__5_n_0 ;
  wire \converge_cnt_reg[18]_i_1__5_n_0 ;
  wire \converge_cnt_reg[18]_i_2__5_n_0 ;
  wire \converge_cnt_reg[19]_i_1__5_n_0 ;
  wire \converge_cnt_reg[19]_i_2__5_n_0 ;
  wire \converge_cnt_reg[1]_i_1__5_n_0 ;
  wire \converge_cnt_reg[1]_i_2__5_n_0 ;
  wire \converge_cnt_reg[20]_i_1__5_n_0 ;
  wire \converge_cnt_reg[20]_i_2__5_n_0 ;
  wire \converge_cnt_reg[21]_i_1__5_n_0 ;
  wire \converge_cnt_reg[2]_i_1__5_n_0 ;
  wire \converge_cnt_reg[2]_i_2__5_n_0 ;
  wire \converge_cnt_reg[3]_i_1__5_n_0 ;
  wire \converge_cnt_reg[3]_i_2__5_n_0 ;
  wire \converge_cnt_reg[4]_i_1__5_n_0 ;
  wire \converge_cnt_reg[4]_i_2__5_n_0 ;
  wire \converge_cnt_reg[5]_i_1__5_n_0 ;
  wire \converge_cnt_reg[5]_i_2__5_n_0 ;
  wire \converge_cnt_reg[6]_i_1__5_n_0 ;
  wire \converge_cnt_reg[6]_i_2__5_n_0 ;
  wire \converge_cnt_reg[7]_i_1__5_n_0 ;
  wire \converge_cnt_reg[7]_i_2__5_n_0 ;
  wire \converge_cnt_reg[8]_i_1__5_n_0 ;
  wire \converge_cnt_reg[8]_i_2__5_n_0 ;
  wire \converge_cnt_reg[9]_i_1__5_n_0 ;
  wire \converge_cnt_reg[9]_i_2__5_n_0 ;
  wire converge_gen3_i_1__5_n_0;
  wire converge_gen3_reg_0;
  wire converge_gen3_reg_1;
  wire converge_gen3_reg_n_0;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[2] ;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[4] ;
  wire \cplllock_reg1_reg[5] ;
  wire [0:0]\cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[6]_0 ;
  wire \cplllock_reg1_reg[7] ;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_105_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_67__2_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_77_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_95_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__5_n_0 ;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[6] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_2 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txphaligndone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_21
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_2 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx6_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_22
       (.I0(PCIE_3_0_i_i_432_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_1 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx6_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_432
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_432_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__5 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__5 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__5_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__5_n_0 ),
        .I4(\converge_cnt[0]_i_6__5_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__5 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__5_n_0 ),
        .O(\converge_cnt[0]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__5 
       (.I0(\converge_cnt[0]_i_8__5_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__5 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9__3_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__5 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__5 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9__3 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__5_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__5_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__5_n_0 ,\converge_cnt_reg[15]_i_2__5_n_0 ,\converge_cnt_reg[14]_i_2__5_n_0 ,\converge_cnt_reg[13]_i_2__5_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__5_n_0 ,\converge_cnt_reg[14]_i_1__5_n_0 ,\converge_cnt_reg[13]_i_1__5_n_0 ,\converge_cnt_reg[12]_i_1__5_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__5_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__5_n_0 ,\converge_cnt_reg[19]_i_2__5_n_0 ,\converge_cnt_reg[18]_i_2__5_n_0 ,\converge_cnt_reg[17]_i_2__5_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__5_n_0 ,\converge_cnt_reg[18]_i_1__5_n_0 ,\converge_cnt_reg[17]_i_1__5_n_0 ,\converge_cnt_reg[16]_i_1__5_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__5_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__5_n_0 ,\converge_cnt_reg[3]_i_2__5_n_0 ,\converge_cnt_reg[2]_i_2__5_n_0 ,\converge_cnt_reg[1]_i_2__5_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__5_n_0 ,\converge_cnt_reg[2]_i_1__5_n_0 ,\converge_cnt_reg[1]_i_1__5_n_0 ,\converge_cnt_reg[0]_i_3__5_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__5_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__5_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__5_n_0 ,\converge_cnt_reg[20]_i_1__5_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__5_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__5_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__5_n_0 ,\converge_cnt_reg[7]_i_2__5_n_0 ,\converge_cnt_reg[6]_i_2__5_n_0 ,\converge_cnt_reg[5]_i_2__5_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__5_n_0 ,\converge_cnt_reg[6]_i_1__5_n_0 ,\converge_cnt_reg[5]_i_1__5_n_0 ,\converge_cnt_reg[4]_i_1__5_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__5_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__5_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__5_n_0 ,\converge_cnt_reg[11]_i_2__5_n_0 ,\converge_cnt_reg[10]_i_2__5_n_0 ,\converge_cnt_reg[9]_i_2__5_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__5_n_0 ,\converge_cnt_reg[10]_i_1__5_n_0 ,\converge_cnt_reg[9]_i_1__5_n_0 ,\converge_cnt_reg[8]_i_1__5_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__5
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__5_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__5
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_105 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__5 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gth_channel.gthe2_channel_i_i_67__2 
       (.I0(\gth_channel.gthe2_channel_i_i_77_n_0 ),
        .I1(PIPE_RXEQ_CONVERGE[4]),
        .I2(PIPE_RXEQ_CONVERGE[1]),
        .I3(PIPE_RXEQ_CONVERGE[0]),
        .I4(PIPE_RXEQ_CONVERGE[3]),
        .I5(PIPE_RXEQ_CONVERGE[2]),
        .O(\gth_channel.gthe2_channel_i_i_67__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(GT_RX_CONVERGE0));
  LUT2 #(
    .INIT(4'h7)) 
    \gth_channel.gthe2_channel_i_i_72 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txphaligndone_reg1_reg));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_77 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_95_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\converge_cnt[0]_i_9__3_n_0 ),
        .I5(\converge_cnt[0]_i_5__5_n_0 ),
        .O(\gth_channel.gthe2_channel_i_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__0 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__1 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__2 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__3 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__4 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__5 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gth_channel.gthe2_channel_i_i_7__6 
       (.I0(\gth_channel.gthe2_channel_i_i_67__2_n_0 ),
        .I1(converge_gen3_reg_0),
        .I2(converge_gen3_reg_1),
        .O(\cplllock_reg1_reg[7] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_95 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_105_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__5 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__5_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__5_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[6]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[6] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[6] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__5
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__5 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__5 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__5 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[6]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_0 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_0 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__5 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_1 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_42
   (txphaligndone_reg1_reg,
    p_0_in7_in,
    p_1_in8_in,
    phy_rdy_int,
    txphinitdone_reg1_reg,
    rxsyncallin,
    \cplllock_reg1_reg[5] ,
    \cplllock_reg1_reg[3] ,
    \cplllock_reg1_reg[1] ,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[7] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    PIPE_RXEQ_CONVERGE,
    \cplllock_reg1_reg[7]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[7] ,
    \fsm_reg[0] ,
    pipe_txphaligndone,
    p_2_in,
    rst_idle_reg2_reg_0,
    pipe_txphinitdone,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    \resetovrd_disble.reset_reg[4]_2 ,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_4 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    USER_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_44_out,
    rxeq_adapt_done_reg,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_5 );
  output txphaligndone_reg1_reg;
  output p_0_in7_in;
  output p_1_in8_in;
  output phy_rdy_int;
  output txphinitdone_reg1_reg;
  output rxsyncallin;
  output \cplllock_reg1_reg[5] ;
  output \cplllock_reg1_reg[3] ;
  output \cplllock_reg1_reg[1] ;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[7] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output \cplllock_reg1_reg[7]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[7] ;
  output \fsm_reg[0] ;
  input [0:0]pipe_txphaligndone;
  input p_2_in;
  input rst_idle_reg2_reg_0;
  input [0:0]pipe_txphinitdone;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input [0:0]\resetovrd_disble.reset_reg[4]_1 ;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_3 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_4 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input USER_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_44_out;
  input rxeq_adapt_done_reg;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_5 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_433_n_0;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_IDLE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__6_n_0 ;
  wire \converge_cnt[0]_i_4__6_n_0 ;
  wire \converge_cnt[0]_i_5__6_n_0 ;
  wire \converge_cnt[0]_i_6__6_n_0 ;
  wire \converge_cnt[0]_i_7__6_n_0 ;
  wire \converge_cnt[0]_i_8__6_n_0 ;
  wire \converge_cnt[0]_i_9__4_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__6_n_0 ;
  wire \converge_cnt_reg[10]_i_1__6_n_0 ;
  wire \converge_cnt_reg[10]_i_2__6_n_0 ;
  wire \converge_cnt_reg[11]_i_1__6_n_0 ;
  wire \converge_cnt_reg[11]_i_2__6_n_0 ;
  wire \converge_cnt_reg[12]_i_1__6_n_0 ;
  wire \converge_cnt_reg[12]_i_2__6_n_0 ;
  wire \converge_cnt_reg[13]_i_1__6_n_0 ;
  wire \converge_cnt_reg[13]_i_2__6_n_0 ;
  wire \converge_cnt_reg[14]_i_1__6_n_0 ;
  wire \converge_cnt_reg[14]_i_2__6_n_0 ;
  wire \converge_cnt_reg[15]_i_1__6_n_0 ;
  wire \converge_cnt_reg[15]_i_2__6_n_0 ;
  wire \converge_cnt_reg[16]_i_1__6_n_0 ;
  wire \converge_cnt_reg[16]_i_2__6_n_0 ;
  wire \converge_cnt_reg[17]_i_1__6_n_0 ;
  wire \converge_cnt_reg[17]_i_2__6_n_0 ;
  wire \converge_cnt_reg[18]_i_1__6_n_0 ;
  wire \converge_cnt_reg[18]_i_2__6_n_0 ;
  wire \converge_cnt_reg[19]_i_1__6_n_0 ;
  wire \converge_cnt_reg[19]_i_2__6_n_0 ;
  wire \converge_cnt_reg[1]_i_1__6_n_0 ;
  wire \converge_cnt_reg[1]_i_2__6_n_0 ;
  wire \converge_cnt_reg[20]_i_1__6_n_0 ;
  wire \converge_cnt_reg[20]_i_2__6_n_0 ;
  wire \converge_cnt_reg[21]_i_1__6_n_0 ;
  wire \converge_cnt_reg[2]_i_1__6_n_0 ;
  wire \converge_cnt_reg[2]_i_2__6_n_0 ;
  wire \converge_cnt_reg[3]_i_1__6_n_0 ;
  wire \converge_cnt_reg[3]_i_2__6_n_0 ;
  wire \converge_cnt_reg[4]_i_1__6_n_0 ;
  wire \converge_cnt_reg[4]_i_2__6_n_0 ;
  wire \converge_cnt_reg[5]_i_1__6_n_0 ;
  wire \converge_cnt_reg[5]_i_2__6_n_0 ;
  wire \converge_cnt_reg[6]_i_1__6_n_0 ;
  wire \converge_cnt_reg[6]_i_2__6_n_0 ;
  wire \converge_cnt_reg[7]_i_1__6_n_0 ;
  wire \converge_cnt_reg[7]_i_2__6_n_0 ;
  wire \converge_cnt_reg[8]_i_1__6_n_0 ;
  wire \converge_cnt_reg[8]_i_2__6_n_0 ;
  wire \converge_cnt_reg[9]_i_1__6_n_0 ;
  wire \converge_cnt_reg[9]_i_2__6_n_0 ;
  wire converge_gen3_i_1__6_n_0;
  wire converge_gen3_reg_n_0;
  wire \cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[3] ;
  wire \cplllock_reg1_reg[5] ;
  wire [0:0]\cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [1:0]fsm;
  wire \fsm_reg[0] ;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_106_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_96_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__6_n_0 ;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_44_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire phy_rdy_int;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[7] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire \resetovrd_disble.reset_reg[4]_3 ;
  wire \resetovrd_disble.reset_reg[4]_4 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_5 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_idle_reg2_reg_0;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire rxsyncallin;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txphaligndone_reg1_reg;
  wire txphinitdone_reg1_reg;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_24
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_5 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx7_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_25
       (.I0(PCIE_3_0_i_i_433_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_4 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx7_valid));
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_433
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxvalid_cnt_reg__0[2]),
        .O(PCIE_3_0_i_i_433_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__6 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__6 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__6_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__6_n_0 ),
        .I4(\converge_cnt[0]_i_6__6_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__6 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__6_n_0 ),
        .O(\converge_cnt[0]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__6 
       (.I0(\converge_cnt[0]_i_8__6_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__6 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9__4_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__6 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__6 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9__4 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__6_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__6_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__6_n_0 ,\converge_cnt_reg[15]_i_2__6_n_0 ,\converge_cnt_reg[14]_i_2__6_n_0 ,\converge_cnt_reg[13]_i_2__6_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__6_n_0 ,\converge_cnt_reg[14]_i_1__6_n_0 ,\converge_cnt_reg[13]_i_1__6_n_0 ,\converge_cnt_reg[12]_i_1__6_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__6_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__6_n_0 ,\converge_cnt_reg[19]_i_2__6_n_0 ,\converge_cnt_reg[18]_i_2__6_n_0 ,\converge_cnt_reg[17]_i_2__6_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__6_n_0 ,\converge_cnt_reg[18]_i_1__6_n_0 ,\converge_cnt_reg[17]_i_1__6_n_0 ,\converge_cnt_reg[16]_i_1__6_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__6_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__6_n_0 ,\converge_cnt_reg[3]_i_2__6_n_0 ,\converge_cnt_reg[2]_i_2__6_n_0 ,\converge_cnt_reg[1]_i_2__6_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__6_n_0 ,\converge_cnt_reg[2]_i_1__6_n_0 ,\converge_cnt_reg[1]_i_1__6_n_0 ,\converge_cnt_reg[0]_i_3__6_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__6_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__6_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__6_n_0 ,\converge_cnt_reg[20]_i_1__6_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__6_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__6_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__6_n_0 ,\converge_cnt_reg[7]_i_2__6_n_0 ,\converge_cnt_reg[6]_i_2__6_n_0 ,\converge_cnt_reg[5]_i_2__6_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__6_n_0 ,\converge_cnt_reg[6]_i_1__6_n_0 ,\converge_cnt_reg[5]_i_1__6_n_0 ,\converge_cnt_reg[4]_i_1__6_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__6_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__6_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__6_n_0 ,\converge_cnt_reg[11]_i_2__6_n_0 ,\converge_cnt_reg[10]_i_2__6_n_0 ,\converge_cnt_reg[9]_i_2__6_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__6_n_0 ,\converge_cnt_reg[10]_i_1__6_n_0 ,\converge_cnt_reg[9]_i_1__6_n_0 ,\converge_cnt_reg[8]_i_1__6_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__6
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__6_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \fsm[0]_i_10__1 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(\fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__6
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_106 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hEA00)) 
    \gth_channel.gthe2_channel_i_i_12__3 
       (.I0(\resetovrd_disble.reset_reg[4]_1 ),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(\resetovrd_disble.reset_reg[4]_2 ),
        .O(rxsyncallin));
  LUT4 #(
    .INIT(16'hEA00)) 
    \gth_channel.gthe2_channel_i_i_12__4 
       (.I0(\resetovrd_disble.reset_reg[4]_1 ),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(\resetovrd_disble.reset_reg[4]_2 ),
        .O(\cplllock_reg1_reg[5] ));
  LUT4 #(
    .INIT(16'hEA00)) 
    \gth_channel.gthe2_channel_i_i_12__5 
       (.I0(\resetovrd_disble.reset_reg[4]_1 ),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(\resetovrd_disble.reset_reg[4]_2 ),
        .O(\cplllock_reg1_reg[3] ));
  LUT4 #(
    .INIT(16'hEA00)) 
    \gth_channel.gthe2_channel_i_i_12__6 
       (.I0(\resetovrd_disble.reset_reg[4]_1 ),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(\resetovrd_disble.reset_reg[4]_2 ),
        .O(\cplllock_reg1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__6 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \gth_channel.gthe2_channel_i_i_76 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_txphaligndone),
        .O(txphaligndone_reg1_reg));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_78 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_96_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\converge_cnt[0]_i_9__4_n_0 ),
        .I5(\converge_cnt[0]_i_5__6_n_0 ),
        .O(PIPE_RXEQ_CONVERGE));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_96 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_106_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__6 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__6_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__6_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_44_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT3 #(
    .INIT(8'h7F)) 
    \reg_phy_rdy[1]_i_1 
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(rst_idle_reg2_reg_0),
        .O(phy_rdy_int));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[7]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[7] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[7] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__6
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__6 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__6 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[0]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__6 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[7]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_3 ),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(rxcdrlock_cnt_reg__0[1]),
        .I3(rxcdrlock_cnt_reg__0[0]),
        .I4(rxcdrlock_cnt_reg__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_3 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[2]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__6 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0[3]),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_4 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  LUT4 #(
    .INIT(16'hC888)) 
    txphinitdone_reg1_i_1
       (.I0(pipe_txphinitdone),
        .I1(\resetovrd_disble.reset_reg[4]_0 ),
        .I2(txcompliance_reg2),
        .I3(txelecidle_reg2),
        .O(txphinitdone_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_5
   (\cplllock_reg1_reg[7] ,
    txphaligndone_reg1_reg,
    txphaligndone_reg1_reg_0,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    Q,
    \cplllock_reg1_reg[1] ,
    PLGEN3PCSRXSYNCDONE,
    D,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    PIPE_RXEQ_CONVERGE,
    \cplllock_reg1_reg[1]_0 ,
    resetovrd_done_reg1_reg,
    \resetdone_reg1_reg[1] ,
    \resetovrd_disble.reset_reg[4]_0 ,
    \resetovrd_disble.reset_reg[4]_1 ,
    txelecidle_reg2_reg_0,
    \resetovrd_disble.reset_reg[4]_2 ,
    txelecidle_reg2_reg_1,
    pipe_txphaligndone,
    RST_CPLLRESET,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    \resetovrd_disble.reset_reg[4]_3 ,
    RST_RXUSRCLK_RESET,
    \resetovrd_disble.reset_reg[4]_4 ,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_385_out,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    \resetovrd_disble.reset_reg[4]_5 );
  output \cplllock_reg1_reg[7] ;
  output txphaligndone_reg1_reg;
  output txphaligndone_reg1_reg_0;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [5:0]Q;
  output [0:0]\cplllock_reg1_reg[1] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output [0:0]D;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output \cplllock_reg1_reg[1]_0 ;
  output resetovrd_done_reg1_reg;
  output [0:0]\resetdone_reg1_reg[1] ;
  input \resetovrd_disble.reset_reg[4]_0 ;
  input \resetovrd_disble.reset_reg[4]_1 ;
  input txelecidle_reg2_reg_0;
  input \resetovrd_disble.reset_reg[4]_2 ;
  input txelecidle_reg2_reg_1;
  input [0:0]pipe_txphaligndone;
  input RST_CPLLRESET;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input \resetovrd_disble.reset_reg[4]_3 ;
  input RST_RXUSRCLK_RESET;
  input \resetovrd_disble.reset_reg[4]_4 ;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_385_out;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]\resetovrd_disble.reset_reg[4]_5 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire PCIE_3_0_i_i_427_n_0;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [5:0]Q;
  wire RST_CPLLRESET;
  wire RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire \converge_cnt[0]_i_1__0_n_0 ;
  wire \converge_cnt[0]_i_4__0_n_0 ;
  wire \converge_cnt[0]_i_5__0_n_0 ;
  wire \converge_cnt[0]_i_6__0_n_0 ;
  wire \converge_cnt[0]_i_7__0_n_0 ;
  wire \converge_cnt[0]_i_8__0_n_0 ;
  wire \converge_cnt[0]_i_9__0_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3__0_n_0 ;
  wire \converge_cnt_reg[10]_i_1__0_n_0 ;
  wire \converge_cnt_reg[10]_i_2__0_n_0 ;
  wire \converge_cnt_reg[11]_i_1__0_n_0 ;
  wire \converge_cnt_reg[11]_i_2__0_n_0 ;
  wire \converge_cnt_reg[12]_i_1__0_n_0 ;
  wire \converge_cnt_reg[12]_i_2__0_n_0 ;
  wire \converge_cnt_reg[13]_i_1__0_n_0 ;
  wire \converge_cnt_reg[13]_i_2__0_n_0 ;
  wire \converge_cnt_reg[14]_i_1__0_n_0 ;
  wire \converge_cnt_reg[14]_i_2__0_n_0 ;
  wire \converge_cnt_reg[15]_i_1__0_n_0 ;
  wire \converge_cnt_reg[15]_i_2__0_n_0 ;
  wire \converge_cnt_reg[16]_i_1__0_n_0 ;
  wire \converge_cnt_reg[16]_i_2__0_n_0 ;
  wire \converge_cnt_reg[17]_i_1__0_n_0 ;
  wire \converge_cnt_reg[17]_i_2__0_n_0 ;
  wire \converge_cnt_reg[18]_i_1__0_n_0 ;
  wire \converge_cnt_reg[18]_i_2__0_n_0 ;
  wire \converge_cnt_reg[19]_i_1__0_n_0 ;
  wire \converge_cnt_reg[19]_i_2__0_n_0 ;
  wire \converge_cnt_reg[1]_i_1__0_n_0 ;
  wire \converge_cnt_reg[1]_i_2__0_n_0 ;
  wire \converge_cnt_reg[20]_i_1__0_n_0 ;
  wire \converge_cnt_reg[20]_i_2__0_n_0 ;
  wire \converge_cnt_reg[21]_i_1__0_n_0 ;
  wire \converge_cnt_reg[2]_i_1__0_n_0 ;
  wire \converge_cnt_reg[2]_i_2__0_n_0 ;
  wire \converge_cnt_reg[3]_i_1__0_n_0 ;
  wire \converge_cnt_reg[3]_i_2__0_n_0 ;
  wire \converge_cnt_reg[4]_i_1__0_n_0 ;
  wire \converge_cnt_reg[4]_i_2__0_n_0 ;
  wire \converge_cnt_reg[5]_i_1__0_n_0 ;
  wire \converge_cnt_reg[5]_i_2__0_n_0 ;
  wire \converge_cnt_reg[6]_i_1__0_n_0 ;
  wire \converge_cnt_reg[6]_i_2__0_n_0 ;
  wire \converge_cnt_reg[7]_i_1__0_n_0 ;
  wire \converge_cnt_reg[7]_i_2__0_n_0 ;
  wire \converge_cnt_reg[8]_i_1__0_n_0 ;
  wire \converge_cnt_reg[8]_i_2__0_n_0 ;
  wire \converge_cnt_reg[9]_i_1__0_n_0 ;
  wire \converge_cnt_reg[9]_i_2__0_n_0 ;
  wire converge_gen3_i_1__0_n_0;
  wire converge_gen3_reg_n_0;
  wire [0:0]\cplllock_reg1_reg[1] ;
  wire \cplllock_reg1_reg[1]_0 ;
  wire \cplllock_reg1_reg[7] ;
  wire [1:0]fsm;
  wire gen3_rdy0;
  wire \gth_channel.gthe2_channel_i_i_107_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_97_n_0 ;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_i_1__0_n_0 ;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_385_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_txphaligndone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire [0:0]\resetdone_reg1_reg[1] ;
  wire \resetovrd_disble.reset_reg[4]_0 ;
  wire \resetovrd_disble.reset_reg[4]_1 ;
  wire \resetovrd_disble.reset_reg[4]_2 ;
  wire \resetovrd_disble.reset_reg[4]_3 ;
  wire \resetovrd_disble.reset_reg[4]_4 ;
  wire [0:0]\resetovrd_disble.reset_reg[4]_5 ;
  wire resetovrd_done_reg1_reg;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  wire txelecidle_reg2_reg_1;
  wire txphaligndone_reg1_reg;
  wire txphaligndone_reg1_reg_0;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
  LUT4 #(
    .INIT(16'h7FFF)) 
    PCIE_3_0_i_i_427
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[0]),
        .I2(rxvalid_cnt_reg__0__0[1]),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .O(PCIE_3_0_i_i_427_n_0));
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    PCIE_3_0_i_i_6
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(\resetovrd_disble.reset_reg[4]_5 ),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx1_phy_status));
  LUT4 #(
    .INIT(16'h4000)) 
    PCIE_3_0_i_i_7
       (.I0(PCIE_3_0_i_i_427_n_0),
        .I1(\resetovrd_disble.reset_reg[4]_4 ),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(pipe_rx1_valid));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \converge_cnt[0]_i_1__0 
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(RST_CPLLRESET),
        .I3(rate_gen3_reg2),
        .O(\converge_cnt[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D555D)) 
    \converge_cnt[0]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4__0_n_0 ),
        .I2(converge_cnt_reg[20]),
        .I3(\converge_cnt[0]_i_5__0_n_0 ),
        .I4(\converge_cnt[0]_i_6__0_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h13FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_4__0 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[16]),
        .I4(converge_cnt_reg[15]),
        .I5(\converge_cnt[0]_i_8__0_n_0 ),
        .O(\converge_cnt[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \converge_cnt[0]_i_5__0 
       (.I0(\converge_cnt[0]_i_8__0_n_0 ),
        .I1(converge_cnt_reg[16]),
        .I2(converge_cnt_reg[15]),
        .I3(converge_cnt_reg[13]),
        .I4(converge_cnt_reg[11]),
        .O(\converge_cnt[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \converge_cnt[0]_i_6__0 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[6]),
        .I2(\converge_cnt[0]_i_9__0_n_0 ),
        .I3(converge_cnt_reg[10]),
        .I4(converge_cnt_reg[8]),
        .I5(converge_cnt_reg[9]),
        .O(\converge_cnt[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_7__0 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \converge_cnt[0]_i_8__0 
       (.I0(converge_cnt_reg[17]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .O(\converge_cnt[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \converge_cnt[0]_i_9__0 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[7]),
        .O(\converge_cnt[0]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3__0_n_0 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[10]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[11]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[13]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[13]_i_2__0_CARRY4 
       (.CI(\converge_cnt_reg[12]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[16]_i_2__0_n_0 ,\converge_cnt_reg[15]_i_2__0_n_0 ,\converge_cnt_reg[14]_i_2__0_n_0 ,\converge_cnt_reg[13]_i_2__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[15]_i_1__0_n_0 ,\converge_cnt_reg[14]_i_1__0_n_0 ,\converge_cnt_reg[13]_i_1__0_n_0 ,\converge_cnt_reg[12]_i_1__0_n_0 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[14]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[15]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[17]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[17]_i_2__0_CARRY4 
       (.CI(\converge_cnt_reg[16]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[20]_i_2__0_n_0 ,\converge_cnt_reg[19]_i_2__0_n_0 ,\converge_cnt_reg[18]_i_2__0_n_0 ,\converge_cnt_reg[17]_i_2__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[19]_i_1__0_n_0 ,\converge_cnt_reg[18]_i_1__0_n_0 ,\converge_cnt_reg[17]_i_1__0_n_0 ,\converge_cnt_reg[16]_i_1__0_n_0 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[18]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[19]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[1]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[1]_i_2__0_CARRY4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[4]_i_2__0_n_0 ,\converge_cnt_reg[3]_i_2__0_n_0 ,\converge_cnt_reg[2]_i_2__0_n_0 ,\converge_cnt_reg[1]_i_2__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[3]_i_1__0_n_0 ,\converge_cnt_reg[2]_i_1__0_n_0 ,\converge_cnt_reg[1]_i_1__0_n_0 ,\converge_cnt_reg[0]_i_3__0_n_0 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[21]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[21]_i_2__0_CARRY4 
       (.CI(\converge_cnt_reg[20]_i_2__0_n_0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED [3:2],\converge_cnt_reg[21]_i_1__0_n_0 ,\converge_cnt_reg[20]_i_1__0_n_0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[2]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[3]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[5]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[5]_i_2__0_CARRY4 
       (.CI(\converge_cnt_reg[4]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[8]_i_2__0_n_0 ,\converge_cnt_reg[7]_i_2__0_n_0 ,\converge_cnt_reg[6]_i_2__0_n_0 ,\converge_cnt_reg[5]_i_2__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[7]_i_1__0_n_0 ,\converge_cnt_reg[6]_i_1__0_n_0 ,\converge_cnt_reg[5]_i_1__0_n_0 ,\converge_cnt_reg[4]_i_1__0_n_0 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[6]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[7]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[9]_i_1__0_n_0 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \converge_cnt_reg[9]_i_2__0_CARRY4 
       (.CI(\converge_cnt_reg[8]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[12]_i_2__0_n_0 ,\converge_cnt_reg[11]_i_2__0_n_0 ,\converge_cnt_reg[10]_i_2__0_n_0 ,\converge_cnt_reg[9]_i_2__0_n_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[11]_i_1__0_n_0 ,\converge_cnt_reg[10]_i_1__0_n_0 ,\converge_cnt_reg[9]_i_1__0_n_0 ,\converge_cnt_reg[8]_i_1__0_n_0 }),
        .S(converge_cnt_reg[11:8]));
  LUT4 #(
    .INIT(16'h0C08)) 
    converge_gen3_i_1__0
       (.I0(rxeq_adapt_done_reg2),
        .I1(rate_gen3_reg2),
        .I2(RST_CPLLRESET),
        .I3(converge_gen3_reg_n_0),
        .O(converge_gen3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_gen3_i_1__0_n_0),
        .Q(converge_gen3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1__0
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gth_channel.gthe2_channel_i_i_107 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[0]),
        .I3(converge_cnt_reg[1]),
        .I4(converge_cnt_reg[10]),
        .I5(converge_cnt_reg[21]),
        .O(\gth_channel.gthe2_channel_i_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_5__0 
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(\cplllock_reg1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \gth_channel.gthe2_channel_i_i_79 
       (.I0(converge_gen3_reg_n_0),
        .I1(\gth_channel.gthe2_channel_i_i_97_n_0 ),
        .I2(converge_cnt_reg[8]),
        .I3(converge_cnt_reg[9]),
        .I4(\converge_cnt[0]_i_9__0_n_0 ),
        .I5(\converge_cnt[0]_i_5__0_n_0 ),
        .O(PIPE_RXEQ_CONVERGE));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \gth_channel.gthe2_channel_i_i_89 
       (.I0(txphaligndone_reg1_reg),
        .I1(\resetovrd_disble.reset_reg[4]_0 ),
        .I2(\resetovrd_disble.reset_reg[4]_1 ),
        .I3(txelecidle_reg2_reg_0),
        .I4(\resetovrd_disble.reset_reg[4]_2 ),
        .I5(txelecidle_reg2_reg_1),
        .O(\cplllock_reg1_reg[7] ));
  LUT3 #(
    .INIT(8'h07)) 
    \gth_channel.gthe2_channel_i_i_91 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(pipe_txphaligndone),
        .O(txphaligndone_reg1_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    \gth_channel.gthe2_channel_i_i_94 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txphaligndone_reg1_reg));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_channel.gthe2_channel_i_i_97 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(\gth_channel.gthe2_channel_i_i_107_n_0 ),
        .I3(converge_cnt_reg[2]),
        .I4(converge_cnt_reg[6]),
        .O(\gth_channel.gthe2_channel_i_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
  FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(RST_CPLLRESET));
  FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1__0 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1__0_n_0 ));
  FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1__0_n_0 ),
        .Q(USER_OOBCLK),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_385_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[1]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(\resetdone_reg1_reg[1] ));
  FDRE \resetovrd_disble.fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(fsm[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cplllock_reg1_reg[1] ),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \resetovrd_disble.reset_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h1)) 
    resetovrd_done_reg1_i_1__0
       (.I0(fsm[1]),
        .I1(fsm[0]),
        .O(resetovrd_done_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1__0 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_cnt_reg__0__0[0]),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1__0 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0__0[0]),
        .I2(rxcdrlock_cnt_reg__0__0[1]),
        .I3(rxcdrlock_cnt_reg__0__0[2]),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg__0__0[1]),
        .I3(rxcdrlock_cnt_reg__0__0[0]),
        .I4(rxcdrlock_cnt_reg__0__0[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1__0 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg__0__0[3]),
        .I2(rxcdrlock_cnt_reg__0__0[1]),
        .I3(rxcdrlock_cnt_reg__0__0[0]),
        .I4(rxcdrlock_cnt_reg__0__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0__0[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0__0[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0__0[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0__0[3]),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[1]_i_1 
       (.I0(\resetovrd_disble.reset_reg[4]_3 ),
        .I1(rxcdrlock_cnt_reg__0__0[3]),
        .I2(rxcdrlock_cnt_reg__0__0[1]),
        .I3(rxcdrlock_cnt_reg__0__0[0]),
        .I4(rxcdrlock_cnt_reg__0__0[2]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_3 ),
        .Q(rxcdrlock_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .I2(rxvalid_cnt_reg__0__0[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[0]));
  LUT6 #(
    .INIT(64'h80000000E6660000)) 
    \rxvalid_cnt[1]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[0]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .I2(rxvalid_cnt_reg__0__0[2]),
        .I3(rxvalid_cnt_reg__0__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[1]));
  LUT6 #(
    .INIT(64'h80000000EA6A0000)) 
    \rxvalid_cnt[2]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[2]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[3]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hD444444400000000)) 
    \rxvalid_cnt[3]_i_1__0 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_cnt_reg__0__0[3]),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(rxvalid_reg2),
        .O(p_0_in__0__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0__0[0]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0__0[1]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0__0[2]),
        .R(RST_RXUSRCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0__0[3]),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(\resetovrd_disble.reset_reg[4]_4 ),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2] ),
        .Q(txcompliance_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg[2]_0 ),
        .Q(txelecidle_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_wrapper
   (D,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    GT_TXPMARESET065_out,
    SYNC_RXELECIDLE,
    rxphaligndone_s_reg1_reg,
    reg_cfg_tph_stt_read_enable_i_reg,
    reg_cfg_tph_stt_read_enable_i_reg_0,
    GT_TXPMARESET084_out,
    rxelecidle_reg1_reg,
    rxphaligndone_s_reg1_reg_0,
    reg_cfg_tph_stt_read_enable_i_reg_1,
    reg_cfg_tph_stt_read_enable_i_reg_2,
    GT_TXPMARESET0114_out,
    rxelecidle_reg1_reg_0,
    pipe_rxphaligndone,
    reg_cfg_tph_stt_read_enable_i_reg_3,
    reg_cfg_tph_stt_read_enable_i_reg_4,
    GT_TXPMARESET047_out,
    rxelecidle_reg1_reg_1,
    reg_cfg_tph_stt_read_enable_i_reg_5,
    reg_cfg_tph_stt_read_enable_i_reg_6,
    \cplllock_reg1_reg[7] ,
    \cplllock_reg1_reg[7]_0 ,
    GT_TXPMARESET037_out,
    rxelecidle_reg1_reg_2,
    reg_cfg_tph_stt_read_enable_i_reg_7,
    reg_cfg_tph_stt_read_enable_i_reg_8,
    GT_TXPMARESET024_out,
    rxelecidle_reg1_reg_3,
    reg_cfg_tph_stt_read_enable_i_reg_9,
    reg_cfg_tph_stt_read_enable_i_reg_10,
    GT_TXPMARESET014_out,
    rxelecidle_reg1_reg_4,
    reg_cfg_tph_stt_read_enable_i_reg_11,
    reg_cfg_tph_stt_read_enable_i_reg_12,
    GT_TXPMARESET0,
    pipe_rst_fsm,
    Q,
    \txsync_fsm.fsm_tx_reg[5] ,
    \fsm_reg[0] ,
    \load_cnt_reg[0] ,
    \txsync_fsm.fsm_tx_reg[0] ,
    \fsm_reg[0]_0 ,
    \load_cnt_reg[0]_0 ,
    \txsync_fsm.fsm_tx_reg[0]_0 ,
    \fsm_reg[0]_1 ,
    \load_cnt_reg[0]_1 ,
    \txsync_fsm.fsm_tx_reg[0]_1 ,
    \fsm_reg[0]_2 ,
    \load_cnt_reg[0]_2 ,
    \txsync_fsm.fsm_tx_reg[0]_2 ,
    \fsm_reg[0]_3 ,
    \load_cnt_reg[0]_3 ,
    \txsync_fsm.fsm_tx_reg[0]_3 ,
    \fsm_reg[0]_4 ,
    \load_cnt_reg[0]_4 ,
    \txsync_fsm.fsm_tx_reg[0]_4 ,
    \fsm_reg[0]_5 ,
    \load_cnt_reg[0]_5 ,
    \txsync_fsm.fsm_tx_reg[0]_5 ,
    \fsm_reg[0]_6 ,
    \load_cnt_reg[0]_6 ,
    phy_rdy_int,
    pipe_rate_idle,
    RST_IDLE,
    pipe_qrst_idle,
    pipe_pclk_sel_out,
    \cplllock_reg1_reg[0] ,
    PLGEN3PCSRXSYNCDONE,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    QPLL_QPLLLOCK,
    \cplllock_reg1_reg[1] ,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    \cplllock_reg1_reg[2] ,
    rxeq_adapt_done_reg1_reg,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    \cplllock_reg1_reg[3] ,
    rxeq_adapt_done_reg1_reg_0,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    \cplllock_reg1_reg[4] ,
    rxeq_adapt_done_reg1_reg_1,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    qplllock_reg1_reg,
    \cplllock_reg1_reg[5] ,
    rxeq_adapt_done_reg1_reg_2,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    \cplllock_reg1_reg[6] ,
    rxeq_adapt_done_reg1_reg_3,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    \cplllock_reg1_reg[7]_1 ,
    rxeq_adapt_done_reg1_reg_4,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    pipe_sync_fsm_rx,
    reg_cfg_tph_stt_read_enable_i_reg_13,
    EQ_TXEQ_DONE,
    EQ_RXEQ_DONE,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    pipe_rx0_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_14,
    reg_cfg_tph_stt_read_enable_i_reg_15,
    reg_cfg_tph_stt_read_enable_i_reg_16,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    pipe_rx1_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_17,
    reg_cfg_tph_stt_read_enable_i_reg_18,
    reg_cfg_tph_stt_read_enable_i_reg_19,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    pipe_rx2_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_20,
    reg_cfg_tph_stt_read_enable_i_reg_21,
    reg_cfg_tph_stt_read_enable_i_reg_22,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    pipe_rx3_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_23,
    reg_cfg_tph_stt_read_enable_i_reg_24,
    reg_cfg_tph_stt_read_enable_i_reg_25,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    pipe_rx4_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_26,
    reg_cfg_tph_stt_read_enable_i_reg_27,
    reg_cfg_tph_stt_read_enable_i_reg_28,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    pipe_rx5_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_29,
    reg_cfg_tph_stt_read_enable_i_reg_30,
    reg_cfg_tph_stt_read_enable_i_reg_31,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    pipe_rx6_eq_lffs_sel,
    reg_cfg_tph_stt_read_enable_i_reg_32,
    reg_cfg_tph_stt_read_enable_i_reg_33,
    reg_cfg_tph_stt_read_enable_i_reg_34,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    pipe_rx7_eq_lffs_sel,
    sys_clk,
    pipe_dclk_in,
    pci_exp_rxn,
    pci_exp_rxp,
    GT_RXPMARESET062_out,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    pipe_rxusrclk_in,
    pipe_tx_deemph,
    \FSM_onehot_reg_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_0 ,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    pipe_pclk_in,
    RXPD,
    TXPD,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPETX0DATA,
    USER_TXCOMPLIANCE,
    PIPETX0CHARISK,
    GT_RXPMARESET081_out,
    pipe_rx1_polarity,
    \FSM_onehot_reg_state_reg[2]_1 ,
    \FSM_onehot_reg_state_reg[2]_2 ,
    \FSM_onehot_reg_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_4 ,
    PIPETX1DATA,
    \FSM_onehot_reg_state_reg[2]_5 ,
    PIPETX1CHARISK,
    GT_RXPMARESET0111_out,
    pipe_rx2_polarity,
    \FSM_onehot_reg_state_reg[2]_6 ,
    \FSM_onehot_reg_state_reg[2]_7 ,
    \FSM_onehot_reg_state_reg[2]_8 ,
    \FSM_onehot_reg_state_reg[2]_9 ,
    PIPETX2DATA,
    \FSM_onehot_reg_state_reg[2]_10 ,
    PIPETX2CHARISK,
    GT_RXPMARESET044_out,
    pipe_rx3_polarity,
    \FSM_onehot_reg_state_reg[2]_11 ,
    \FSM_onehot_reg_state_reg[2]_12 ,
    \FSM_onehot_reg_state_reg[2]_13 ,
    \FSM_onehot_reg_state_reg[2]_14 ,
    PIPETX3DATA,
    \FSM_onehot_reg_state_reg[2]_15 ,
    PIPETX3CHARISK,
    GT_RXPMARESET034_out,
    pipe_rx4_polarity,
    \FSM_onehot_reg_state_reg[2]_16 ,
    \FSM_onehot_reg_state_reg[2]_17 ,
    \FSM_onehot_reg_state_reg[2]_18 ,
    \FSM_onehot_reg_state_reg[2]_19 ,
    PIPETX4DATA,
    \FSM_onehot_reg_state_reg[2]_20 ,
    PIPETX4CHARISK,
    GT_RXPMARESET021_out,
    pipe_rx5_polarity,
    \FSM_onehot_reg_state_reg[2]_21 ,
    \FSM_onehot_reg_state_reg[2]_22 ,
    \FSM_onehot_reg_state_reg[2]_23 ,
    \FSM_onehot_reg_state_reg[2]_24 ,
    PIPETX5DATA,
    \FSM_onehot_reg_state_reg[2]_25 ,
    PIPETX5CHARISK,
    GT_RXPMARESET011_out,
    pipe_rx6_polarity,
    \FSM_onehot_reg_state_reg[2]_26 ,
    \FSM_onehot_reg_state_reg[2]_27 ,
    \FSM_onehot_reg_state_reg[2]_28 ,
    \FSM_onehot_reg_state_reg[2]_29 ,
    PIPETX6DATA,
    \FSM_onehot_reg_state_reg[2]_30 ,
    PIPETX6CHARISK,
    GT_RXPMARESET0,
    pipe_rx7_polarity,
    \FSM_onehot_reg_state_reg[2]_31 ,
    \FSM_onehot_reg_state_reg[2]_32 ,
    \FSM_onehot_reg_state_reg[2]_33 ,
    \FSM_onehot_reg_state_reg[2]_34 ,
    PIPETX7DATA,
    \FSM_onehot_reg_state_reg[2]_35 ,
    PIPETX7CHARISK,
    sys_reset,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    qpllpd,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    pipe_mmcm_lock_in,
    pipe_oobclk_in,
    USER_TXELECIDLE,
    PIPETXRATE,
    \FSM_onehot_reg_state_reg[2]_36 ,
    \FSM_onehot_reg_state_reg[2]_37 ,
    \FSM_onehot_reg_state_reg[2]_38 ,
    \FSM_onehot_reg_state_reg[2]_39 ,
    \FSM_onehot_reg_state_reg[2]_40 ,
    \FSM_onehot_reg_state_reg[2]_41 ,
    \FSM_onehot_reg_state_reg[2]_42 ,
    EQ_TXEQ_CONTROL,
    EQ_TXEQ_DEEMPH_IN,
    EQ_TXEQ_PRESET,
    EQ_RXEQ_PRESET,
    EQ_RXEQ_CONTROL,
    EQ_RXEQ_TXPRESET,
    EQ_RXEQ_LFFS,
    \FSM_onehot_reg_state_reg[2]_43 ,
    \FSM_onehot_reg_state_reg[2]_44 ,
    \FSM_onehot_reg_state_reg[2]_45 ,
    \FSM_onehot_reg_state_reg[2]_46 ,
    \eq_state_reg[2] ,
    \FSM_onehot_reg_state_reg[2]_47 ,
    \FSM_onehot_reg_state_reg[2]_48 ,
    \FSM_onehot_reg_state_reg[2]_49 ,
    \FSM_onehot_reg_state_reg[2]_50 ,
    \FSM_onehot_reg_state_reg[2]_51 ,
    \FSM_onehot_reg_state_reg[2]_52 ,
    \eq_state_reg[2]_0 ,
    \FSM_onehot_reg_state_reg[2]_53 ,
    \FSM_onehot_reg_state_reg[2]_54 ,
    \FSM_onehot_reg_state_reg[2]_55 ,
    \FSM_onehot_reg_state_reg[2]_56 ,
    \FSM_onehot_reg_state_reg[2]_57 ,
    \FSM_onehot_reg_state_reg[2]_58 ,
    \eq_state_reg[2]_1 ,
    \FSM_onehot_reg_state_reg[2]_59 ,
    \FSM_onehot_reg_state_reg[2]_60 ,
    \FSM_onehot_reg_state_reg[2]_61 ,
    \FSM_onehot_reg_state_reg[2]_62 ,
    \FSM_onehot_reg_state_reg[2]_63 ,
    \FSM_onehot_reg_state_reg[2]_64 ,
    \eq_state_reg[2]_2 ,
    \FSM_onehot_reg_state_reg[2]_65 ,
    \FSM_onehot_reg_state_reg[2]_66 ,
    \FSM_onehot_reg_state_reg[2]_67 ,
    \FSM_onehot_reg_state_reg[2]_68 ,
    \FSM_onehot_reg_state_reg[2]_69 ,
    \FSM_onehot_reg_state_reg[2]_70 ,
    \eq_state_reg[2]_3 ,
    \FSM_onehot_reg_state_reg[2]_71 ,
    \FSM_onehot_reg_state_reg[2]_72 ,
    \FSM_onehot_reg_state_reg[2]_73 ,
    \FSM_onehot_reg_state_reg[2]_74 ,
    \FSM_onehot_reg_state_reg[2]_75 ,
    \FSM_onehot_reg_state_reg[2]_76 ,
    \eq_state_reg[2]_4 ,
    \FSM_onehot_reg_state_reg[2]_77 ,
    \FSM_onehot_reg_state_reg[2]_78 ,
    \FSM_onehot_reg_state_reg[2]_79 ,
    \FSM_onehot_reg_state_reg[2]_80 ,
    \FSM_onehot_reg_state_reg[2]_81 ,
    \FSM_onehot_reg_state_reg[2]_82 ,
    \eq_state_reg[2]_5 ,
    \FSM_onehot_reg_state_reg[2]_83 ,
    \FSM_onehot_reg_state_reg[2]_84 );
  output [7:0]D;
  output [7:0]ext_ch_gt_drprdy;
  output [7:0]pipe_eyescandataerror;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]pipe_rxcommadet;
  output [7:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [7:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [7:0]pipe_rxpmaresetdone;
  output [7:0]pipe_rxprbserr;
  output [7:0]pipe_rxsyncdone;
  output [7:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [7:0]pipe_txphaligndone;
  output [7:0]pipe_txphinitdone;
  output [119:0]pipe_dmonitorout;
  output [127:0]ext_ch_gt_drpdo;
  output [23:0]pipe_rxbufstatus;
  output [23:0]pipe_rxstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [63:0]pipe_rxdisperr;
  output [63:0]pipe_rxnotintable;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output GT_TXPMARESET065_out;
  output SYNC_RXELECIDLE;
  output rxphaligndone_s_reg1_reg;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  output GT_TXPMARESET084_out;
  output rxelecidle_reg1_reg;
  output rxphaligndone_s_reg1_reg_0;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_1;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_2;
  output GT_TXPMARESET0114_out;
  output rxelecidle_reg1_reg_0;
  output [4:0]pipe_rxphaligndone;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_3;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_4;
  output GT_TXPMARESET047_out;
  output rxelecidle_reg1_reg_1;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_5;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_6;
  output \cplllock_reg1_reg[7] ;
  output \cplllock_reg1_reg[7]_0 ;
  output GT_TXPMARESET037_out;
  output rxelecidle_reg1_reg_2;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_7;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_8;
  output GT_TXPMARESET024_out;
  output rxelecidle_reg1_reg_3;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_9;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_10;
  output GT_TXPMARESET014_out;
  output rxelecidle_reg1_reg_4;
  output [31:0]reg_cfg_tph_stt_read_enable_i_reg_11;
  output [1:0]reg_cfg_tph_stt_read_enable_i_reg_12;
  output GT_TXPMARESET0;
  output [4:0]pipe_rst_fsm;
  output [11:0]Q;
  output [5:0]\txsync_fsm.fsm_tx_reg[5] ;
  output [4:0]\fsm_reg[0] ;
  output [6:0]\load_cnt_reg[0] ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0] ;
  output [4:0]\fsm_reg[0]_0 ;
  output [6:0]\load_cnt_reg[0]_0 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_0 ;
  output [4:0]\fsm_reg[0]_1 ;
  output [6:0]\load_cnt_reg[0]_1 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_1 ;
  output [4:0]\fsm_reg[0]_2 ;
  output [6:0]\load_cnt_reg[0]_2 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_2 ;
  output [4:0]\fsm_reg[0]_3 ;
  output [6:0]\load_cnt_reg[0]_3 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_3 ;
  output [4:0]\fsm_reg[0]_4 ;
  output [6:0]\load_cnt_reg[0]_4 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_4 ;
  output [4:0]\fsm_reg[0]_5 ;
  output [6:0]\load_cnt_reg[0]_5 ;
  output [5:0]\txsync_fsm.fsm_tx_reg[0]_5 ;
  output [4:0]\fsm_reg[0]_6 ;
  output [6:0]\load_cnt_reg[0]_6 ;
  output phy_rdy_int;
  output pipe_rate_idle;
  output RST_IDLE;
  output pipe_qrst_idle;
  output [7:0]pipe_pclk_sel_out;
  output [0:0]\cplllock_reg1_reg[0] ;
  output [7:0]PLGEN3PCSRXSYNCDONE;
  output pipe_rx0_eq_adapt_done;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output QPLL_QPLLLOCK;
  output [0:0]\cplllock_reg1_reg[1] ;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output [0:0]\cplllock_reg1_reg[2] ;
  output rxeq_adapt_done_reg1_reg;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output [0:0]\cplllock_reg1_reg[3] ;
  output rxeq_adapt_done_reg1_reg_0;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output [0:0]\cplllock_reg1_reg[4] ;
  output rxeq_adapt_done_reg1_reg_1;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output qplllock_reg1_reg;
  output [0:0]\cplllock_reg1_reg[5] ;
  output rxeq_adapt_done_reg1_reg_2;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output [0:0]\cplllock_reg1_reg[6] ;
  output rxeq_adapt_done_reg1_reg_3;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output [0:0]\cplllock_reg1_reg[7]_1 ;
  output rxeq_adapt_done_reg1_reg_4;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output [55:0]pipe_sync_fsm_rx;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_13;
  output EQ_TXEQ_DONE;
  output EQ_RXEQ_DONE;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output pipe_rx0_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_14;
  output reg_cfg_tph_stt_read_enable_i_reg_15;
  output reg_cfg_tph_stt_read_enable_i_reg_16;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output pipe_rx1_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_17;
  output reg_cfg_tph_stt_read_enable_i_reg_18;
  output reg_cfg_tph_stt_read_enable_i_reg_19;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output pipe_rx2_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_20;
  output reg_cfg_tph_stt_read_enable_i_reg_21;
  output reg_cfg_tph_stt_read_enable_i_reg_22;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output pipe_rx3_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_23;
  output reg_cfg_tph_stt_read_enable_i_reg_24;
  output reg_cfg_tph_stt_read_enable_i_reg_25;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output pipe_rx4_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_26;
  output reg_cfg_tph_stt_read_enable_i_reg_27;
  output reg_cfg_tph_stt_read_enable_i_reg_28;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output pipe_rx5_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_29;
  output reg_cfg_tph_stt_read_enable_i_reg_30;
  output reg_cfg_tph_stt_read_enable_i_reg_31;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output pipe_rx6_eq_lffs_sel;
  output [15:0]reg_cfg_tph_stt_read_enable_i_reg_32;
  output reg_cfg_tph_stt_read_enable_i_reg_33;
  output reg_cfg_tph_stt_read_enable_i_reg_34;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output pipe_rx7_eq_lffs_sel;
  input sys_clk;
  input pipe_dclk_in;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input GT_RXPMARESET062_out;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [7:0]PLGEN3PCSRXSLIDE;
  input pipe_rxusrclk_in;
  input pipe_tx_deemph;
  input \FSM_onehot_reg_state_reg[2] ;
  input \FSM_onehot_reg_state_reg[2]_0 ;
  input [7:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input pipe_pclk_in;
  input [1:0]RXPD;
  input [1:0]TXPD;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [31:0]PIPETX0DATA;
  input USER_TXCOMPLIANCE;
  input [1:0]PIPETX0CHARISK;
  input GT_RXPMARESET081_out;
  input pipe_rx1_polarity;
  input \FSM_onehot_reg_state_reg[2]_1 ;
  input \FSM_onehot_reg_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_4 ;
  input [31:0]PIPETX1DATA;
  input \FSM_onehot_reg_state_reg[2]_5 ;
  input [1:0]PIPETX1CHARISK;
  input GT_RXPMARESET0111_out;
  input pipe_rx2_polarity;
  input \FSM_onehot_reg_state_reg[2]_6 ;
  input \FSM_onehot_reg_state_reg[2]_7 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_8 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_9 ;
  input [31:0]PIPETX2DATA;
  input \FSM_onehot_reg_state_reg[2]_10 ;
  input [1:0]PIPETX2CHARISK;
  input GT_RXPMARESET044_out;
  input pipe_rx3_polarity;
  input \FSM_onehot_reg_state_reg[2]_11 ;
  input \FSM_onehot_reg_state_reg[2]_12 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_13 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_14 ;
  input [31:0]PIPETX3DATA;
  input \FSM_onehot_reg_state_reg[2]_15 ;
  input [1:0]PIPETX3CHARISK;
  input GT_RXPMARESET034_out;
  input pipe_rx4_polarity;
  input \FSM_onehot_reg_state_reg[2]_16 ;
  input \FSM_onehot_reg_state_reg[2]_17 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_18 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_19 ;
  input [31:0]PIPETX4DATA;
  input \FSM_onehot_reg_state_reg[2]_20 ;
  input [1:0]PIPETX4CHARISK;
  input GT_RXPMARESET021_out;
  input pipe_rx5_polarity;
  input \FSM_onehot_reg_state_reg[2]_21 ;
  input \FSM_onehot_reg_state_reg[2]_22 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_23 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_24 ;
  input [31:0]PIPETX5DATA;
  input \FSM_onehot_reg_state_reg[2]_25 ;
  input [1:0]PIPETX5CHARISK;
  input GT_RXPMARESET011_out;
  input pipe_rx6_polarity;
  input \FSM_onehot_reg_state_reg[2]_26 ;
  input \FSM_onehot_reg_state_reg[2]_27 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_28 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_29 ;
  input [31:0]PIPETX6DATA;
  input \FSM_onehot_reg_state_reg[2]_30 ;
  input [1:0]PIPETX6CHARISK;
  input GT_RXPMARESET0;
  input pipe_rx7_polarity;
  input \FSM_onehot_reg_state_reg[2]_31 ;
  input \FSM_onehot_reg_state_reg[2]_32 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_33 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_34 ;
  input [31:0]PIPETX7DATA;
  input \FSM_onehot_reg_state_reg[2]_35 ;
  input [1:0]PIPETX7CHARISK;
  input sys_reset;
  input powerdown;
  input [7:0]cpllpd;
  input [7:0]txpdelecidlemode;
  input [1:0]qpllpd;
  input [71:0]ext_ch_gt_drpaddr;
  input [127:0]ext_ch_gt_drpdi;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input pipe_mmcm_lock_in;
  input pipe_oobclk_in;
  input USER_TXELECIDLE;
  input [1:0]PIPETXRATE;
  input \FSM_onehot_reg_state_reg[2]_36 ;
  input \FSM_onehot_reg_state_reg[2]_37 ;
  input \FSM_onehot_reg_state_reg[2]_38 ;
  input \FSM_onehot_reg_state_reg[2]_39 ;
  input \FSM_onehot_reg_state_reg[2]_40 ;
  input \FSM_onehot_reg_state_reg[2]_41 ;
  input \FSM_onehot_reg_state_reg[2]_42 ;
  input [1:0]EQ_TXEQ_CONTROL;
  input [5:0]EQ_TXEQ_DEEMPH_IN;
  input [3:0]EQ_TXEQ_PRESET;
  input [2:0]EQ_RXEQ_PRESET;
  input [1:0]EQ_RXEQ_CONTROL;
  input [3:0]EQ_RXEQ_TXPRESET;
  input [5:0]EQ_RXEQ_LFFS;
  input [1:0]\FSM_onehot_reg_state_reg[2]_43 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_44 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_45 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_46 ;
  input [1:0]\eq_state_reg[2] ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_47 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_48 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_49 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_50 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_51 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_52 ;
  input [1:0]\eq_state_reg[2]_0 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_53 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_54 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_55 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_56 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_57 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_58 ;
  input [1:0]\eq_state_reg[2]_1 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_59 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_60 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_61 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_62 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_63 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_64 ;
  input [1:0]\eq_state_reg[2]_2 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_65 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_66 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_67 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_68 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_69 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_70 ;
  input [1:0]\eq_state_reg[2]_3 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_71 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_72 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_73 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_74 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_75 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_76 ;
  input [1:0]\eq_state_reg[2]_4 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_77 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_78 ;
  input [1:0]\FSM_onehot_reg_state_reg[2]_79 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_80 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_81 ;
  input [2:0]\FSM_onehot_reg_state_reg[2]_82 ;
  input [1:0]\eq_state_reg[2]_5 ;
  input [3:0]\FSM_onehot_reg_state_reg[2]_83 ;
  input [5:0]\FSM_onehot_reg_state_reg[2]_84 ;

  wire [7:0]D;
  wire DRP_START0;
  wire DRP_START0104_out;
  wire DRP_START0124_out;
  wire DRP_START0132_out;
  wire DRP_START057_out;
  wire DRP_START073_out;
  wire DRP_START092_out;
  wire DRP_START098_out;
  wire DRP_X160;
  wire DRP_X160100_out;
  wire DRP_X160106_out;
  wire DRP_X160126_out;
  wire DRP_X160134_out;
  wire DRP_X16059_out;
  wire DRP_X16075_out;
  wire DRP_X16094_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE0102_out;
  wire DRP_X16X20_MODE0108_out;
  wire DRP_X16X20_MODE0128_out;
  wire DRP_X16X20_MODE0130_out;
  wire DRP_X16X20_MODE0136_out;
  wire DRP_X16X20_MODE090_out;
  wire DRP_X16X20_MODE096_out;
  wire [1:0]EQ_RXEQ_CONTROL;
  wire EQ_RXEQ_DONE;
  wire [5:0]EQ_RXEQ_LFFS;
  wire [2:0]EQ_RXEQ_PRESET;
  wire [3:0]EQ_RXEQ_TXPRESET;
  wire [1:0]EQ_TXEQ_CONTROL;
  wire [5:0]EQ_TXEQ_DEEMPH_IN;
  wire EQ_TXEQ_DONE;
  wire [3:0]EQ_TXEQ_PRESET;
  wire \FSM_onehot_reg_state_reg[2] ;
  wire \FSM_onehot_reg_state_reg[2]_0 ;
  wire \FSM_onehot_reg_state_reg[2]_1 ;
  wire \FSM_onehot_reg_state_reg[2]_10 ;
  wire \FSM_onehot_reg_state_reg[2]_11 ;
  wire \FSM_onehot_reg_state_reg[2]_12 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_13 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_14 ;
  wire \FSM_onehot_reg_state_reg[2]_15 ;
  wire \FSM_onehot_reg_state_reg[2]_16 ;
  wire \FSM_onehot_reg_state_reg[2]_17 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_18 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_19 ;
  wire \FSM_onehot_reg_state_reg[2]_2 ;
  wire \FSM_onehot_reg_state_reg[2]_20 ;
  wire \FSM_onehot_reg_state_reg[2]_21 ;
  wire \FSM_onehot_reg_state_reg[2]_22 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_23 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_24 ;
  wire \FSM_onehot_reg_state_reg[2]_25 ;
  wire \FSM_onehot_reg_state_reg[2]_26 ;
  wire \FSM_onehot_reg_state_reg[2]_27 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_28 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_29 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_3 ;
  wire \FSM_onehot_reg_state_reg[2]_30 ;
  wire \FSM_onehot_reg_state_reg[2]_31 ;
  wire \FSM_onehot_reg_state_reg[2]_32 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_33 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_34 ;
  wire \FSM_onehot_reg_state_reg[2]_35 ;
  wire \FSM_onehot_reg_state_reg[2]_36 ;
  wire \FSM_onehot_reg_state_reg[2]_37 ;
  wire \FSM_onehot_reg_state_reg[2]_38 ;
  wire \FSM_onehot_reg_state_reg[2]_39 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_4 ;
  wire \FSM_onehot_reg_state_reg[2]_40 ;
  wire \FSM_onehot_reg_state_reg[2]_41 ;
  wire \FSM_onehot_reg_state_reg[2]_42 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_43 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_44 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_45 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_46 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_47 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_48 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_49 ;
  wire \FSM_onehot_reg_state_reg[2]_5 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_50 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_51 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_52 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_53 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_54 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_55 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_56 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_57 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_58 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_59 ;
  wire \FSM_onehot_reg_state_reg[2]_6 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_60 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_61 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_62 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_63 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_64 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_65 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_66 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_67 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_68 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_69 ;
  wire \FSM_onehot_reg_state_reg[2]_7 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_70 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_71 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_72 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_73 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_74 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_75 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_76 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_77 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_78 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_79 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_8 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_80 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_81 ;
  wire [2:0]\FSM_onehot_reg_state_reg[2]_82 ;
  wire [3:0]\FSM_onehot_reg_state_reg[2]_83 ;
  wire [5:0]\FSM_onehot_reg_state_reg[2]_84 ;
  wire [1:0]\FSM_onehot_reg_state_reg[2]_9 ;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET0111_out;
  wire GT_RXPMARESET011_out;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET034_out;
  wire GT_RXPMARESET044_out;
  wire GT_RXPMARESET062_out;
  wire GT_RXPMARESET081_out;
  wire GT_TXPMARESET0;
  wire GT_TXPMARESET0114_out;
  wire GT_TXPMARESET014_out;
  wire GT_TXPMARESET024_out;
  wire GT_TXPMARESET037_out;
  wire GT_TXPMARESET047_out;
  wire GT_TXPMARESET065_out;
  wire GT_TXPMARESET084_out;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX1CHARISK;
  wire [31:0]PIPETX1DATA;
  wire [1:0]PIPETX2CHARISK;
  wire [31:0]PIPETX2DATA;
  wire [1:0]PIPETX3CHARISK;
  wire [31:0]PIPETX3DATA;
  wire [1:0]PIPETX4CHARISK;
  wire [31:0]PIPETX4DATA;
  wire [1:0]PIPETX5CHARISK;
  wire [31:0]PIPETX5DATA;
  wire [1:0]PIPETX6CHARISK;
  wire [31:0]PIPETX6DATA;
  wire [1:0]PIPETX7CHARISK;
  wire [31:0]PIPETX7DATA;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [11:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire RST_IDLE;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [1:0]RXPD;
  wire SYNC_RXELECIDLE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXSYNC_START0;
  wire SYNC_TXSYNC_START0122_out;
  wire SYNC_TXSYNC_START030_out;
  wire SYNC_TXSYNC_START053_out;
  wire SYNC_TXSYNC_START055_out;
  wire SYNC_TXSYNC_START071_out;
  wire SYNC_TXSYNC_START078_out;
  wire SYNC_TXSYNC_START08_out;
  wire [1:0]TXPD;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_TXCOMPLIANCE;
  wire USER_TXELECIDLE;
  wire [0:0]\cplllock_reg1_reg[0] ;
  wire [0:0]\cplllock_reg1_reg[1] ;
  wire [0:0]\cplllock_reg1_reg[2] ;
  wire [0:0]\cplllock_reg1_reg[3] ;
  wire [0:0]\cplllock_reg1_reg[4] ;
  wire [0:0]\cplllock_reg1_reg[5] ;
  wire [0:0]\cplllock_reg1_reg[6] ;
  wire \cplllock_reg1_reg[7] ;
  wire \cplllock_reg1_reg[7]_0 ;
  wire [0:0]\cplllock_reg1_reg[7]_1 ;
  wire [7:0]cpllpd;
  wire [1:0]\eq_state_reg[2] ;
  wire [1:0]\eq_state_reg[2]_0 ;
  wire [1:0]\eq_state_reg[2]_1 ;
  wire [1:0]\eq_state_reg[2]_2 ;
  wire [1:0]\eq_state_reg[2]_3 ;
  wire [1:0]\eq_state_reg[2]_4 ;
  wire [1:0]\eq_state_reg[2]_5 ;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [4:0]\fsm_reg[0] ;
  wire [4:0]\fsm_reg[0]_0 ;
  wire [4:0]\fsm_reg[0]_1 ;
  wire [4:0]\fsm_reg[0]_2 ;
  wire [4:0]\fsm_reg[0]_3 ;
  wire [4:0]\fsm_reg[0]_4 ;
  wire [4:0]\fsm_reg[0]_5 ;
  wire [4:0]\fsm_reg[0]_6 ;
  wire gt_cpllpdrefclk;
  wire [6:0]\load_cnt_reg[0] ;
  wire [6:0]\load_cnt_reg[0]_0 ;
  wire [6:0]\load_cnt_reg[0]_1 ;
  wire [6:0]\load_cnt_reg[0]_2 ;
  wire [6:0]\load_cnt_reg[0]_3 ;
  wire [6:0]\load_cnt_reg[0]_4 ;
  wire [6:0]\load_cnt_reg[0]_5 ;
  wire [6:0]\load_cnt_reg[0]_6 ;
  wire p_0_in101_in;
  wire p_0_in103_in;
  wire p_0_in105_in;
  wire p_0_in107_in;
  wire p_0_in115_in;
  wire p_0_in117_in;
  wire p_0_in123_in;
  wire p_0_in125_in;
  wire p_0_in127_in;
  wire p_0_in129_in;
  wire p_0_in131_in;
  wire p_0_in133_in;
  wire p_0_in135_in;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in2_in;
  wire p_0_in38_in;
  wire p_0_in3_in;
  wire p_0_in40_in;
  wire p_0_in48_in;
  wire p_0_in50_in;
  wire p_0_in56_in;
  wire p_0_in58_in;
  wire p_0_in5_in;
  wire p_0_in66_in;
  wire p_0_in68_in;
  wire p_0_in6_in;
  wire p_0_in72_in;
  wire p_0_in74_in;
  wire p_0_in76_in;
  wire p_0_in7_in;
  wire p_0_in7_in_10;
  wire p_0_in7_in_12;
  wire p_0_in7_in_16;
  wire p_0_in7_in_18;
  wire p_0_in7_in_2;
  wire p_0_in7_in_4;
  wire p_0_in7_in_8;
  wire p_0_in85_in;
  wire p_0_in87_in;
  wire p_0_in89_in;
  wire p_0_in91_in;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire p_0_in97_in;
  wire p_0_in99_in;
  wire p_0_in__0;
  wire p_100_out;
  wire p_102_out;
  wire p_103_out;
  wire p_111_out;
  wire p_130_out;
  wire p_149_out;
  wire p_156_out;
  wire p_158_out;
  wire p_159_out;
  wire p_167_out;
  wire p_186_out;
  wire p_18_out;
  wire p_199_out;
  wire p_1_in8_in;
  wire p_1_in8_in_1;
  wire p_1_in8_in_11;
  wire p_1_in8_in_13;
  wire p_1_in8_in_15;
  wire p_1_in8_in_17;
  wire p_1_in8_in_5;
  wire p_1_in8_in_7;
  wire p_210_out;
  wire p_217_out;
  wire p_219_out;
  wire p_220_out;
  wire p_228_out;
  wire p_247_out;
  wire p_266_out;
  wire p_273_out;
  wire p_275_out;
  wire p_276_out;
  wire p_284_out;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_14;
  wire p_2_in_3;
  wire p_2_in_6;
  wire p_2_in_9;
  wire p_303_out;
  wire p_322_out;
  wire p_329_out;
  wire p_331_out;
  wire p_332_out;
  wire p_340_out;
  wire p_359_out;
  wire p_378_out;
  wire p_37_out;
  wire p_385_out;
  wire p_387_out;
  wire p_388_out;
  wire p_396_out;
  wire p_415_out;
  wire p_428_out;
  wire p_439_out;
  wire p_447_out;
  wire p_448_out;
  wire p_44_out;
  wire p_456_out;
  wire p_46_out;
  wire p_47_out;
  wire p_55_out;
  wire p_74_out;
  wire p_93_out;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire phy_rdy_int;
  wire pipe_dclk_in;
  wire [119:0]pipe_dmonitorout;
  wire [7:0]pipe_eyescandataerror;
  wire \pipe_lane[0].gt_wrapper_i_n_14 ;
  wire \pipe_lane[0].gt_wrapper_i_n_15 ;
  wire \pipe_lane[0].gt_wrapper_i_n_17 ;
  wire \pipe_lane[0].gt_wrapper_i_n_18 ;
  wire \pipe_lane[0].gt_wrapper_i_n_23 ;
  wire \pipe_lane[0].gt_wrapper_i_n_24 ;
  wire \pipe_lane[0].gt_wrapper_i_n_25 ;
  wire \pipe_lane[0].gt_wrapper_i_n_26 ;
  wire \pipe_lane[0].gt_wrapper_i_n_6 ;
  wire \pipe_lane[0].pipe_drp_i_n_10 ;
  wire \pipe_lane[0].pipe_drp_i_n_11 ;
  wire \pipe_lane[0].pipe_drp_i_n_12 ;
  wire \pipe_lane[0].pipe_drp_i_n_13 ;
  wire \pipe_lane[0].pipe_drp_i_n_14 ;
  wire \pipe_lane[0].pipe_drp_i_n_15 ;
  wire \pipe_lane[0].pipe_drp_i_n_16 ;
  wire \pipe_lane[0].pipe_drp_i_n_17 ;
  wire \pipe_lane[0].pipe_drp_i_n_18 ;
  wire \pipe_lane[0].pipe_drp_i_n_19 ;
  wire \pipe_lane[0].pipe_drp_i_n_20 ;
  wire \pipe_lane[0].pipe_drp_i_n_21 ;
  wire \pipe_lane[0].pipe_drp_i_n_22 ;
  wire \pipe_lane[0].pipe_drp_i_n_23 ;
  wire \pipe_lane[0].pipe_drp_i_n_24 ;
  wire \pipe_lane[0].pipe_drp_i_n_25 ;
  wire \pipe_lane[0].pipe_drp_i_n_26 ;
  wire \pipe_lane[0].pipe_drp_i_n_27 ;
  wire \pipe_lane[0].pipe_drp_i_n_28 ;
  wire \pipe_lane[0].pipe_drp_i_n_29 ;
  wire \pipe_lane[0].pipe_drp_i_n_30 ;
  wire \pipe_lane[0].pipe_drp_i_n_31 ;
  wire \pipe_lane[0].pipe_drp_i_n_32 ;
  wire \pipe_lane[0].pipe_drp_i_n_33 ;
  wire \pipe_lane[0].pipe_drp_i_n_7 ;
  wire \pipe_lane[0].pipe_drp_i_n_8 ;
  wire \pipe_lane[0].pipe_drp_i_n_9 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[0].pipe_rate_i_n_11 ;
  wire \pipe_lane[0].pipe_rate_i_n_12 ;
  wire \pipe_lane[0].pipe_rate_i_n_15 ;
  wire \pipe_lane[0].pipe_rate_i_n_16 ;
  wire \pipe_lane[0].pipe_rate_i_n_17 ;
  wire \pipe_lane[0].pipe_rate_i_n_18 ;
  wire \pipe_lane[0].pipe_rate_i_n_19 ;
  wire \pipe_lane[0].pipe_rate_i_n_20 ;
  wire \pipe_lane[0].pipe_rate_i_n_5 ;
  wire \pipe_lane[0].pipe_rate_i_n_7 ;
  wire \pipe_lane[0].pipe_rate_i_n_8 ;
  wire \pipe_lane[0].pipe_rate_i_n_9 ;
  wire \pipe_lane[0].pipe_sync_i_n_13 ;
  wire \pipe_lane[0].pipe_sync_i_n_14 ;
  wire \pipe_lane[0].pipe_sync_i_n_15 ;
  wire \pipe_lane[0].pipe_sync_i_n_16 ;
  wire \pipe_lane[0].pipe_sync_i_n_17 ;
  wire \pipe_lane[0].pipe_sync_i_n_18 ;
  wire \pipe_lane[0].pipe_sync_i_n_19 ;
  wire \pipe_lane[0].pipe_sync_i_n_20 ;
  wire \pipe_lane[0].pipe_sync_i_n_21 ;
  wire \pipe_lane[0].pipe_user_i_n_0 ;
  wire \pipe_lane[0].pipe_user_i_n_1 ;
  wire \pipe_lane[0].pipe_user_i_n_10 ;
  wire \pipe_lane[0].pipe_user_i_n_11 ;
  wire \pipe_lane[0].pipe_user_i_n_14 ;
  wire \pipe_lane[0].pipe_user_i_n_17 ;
  wire \pipe_lane[0].pipe_user_i_n_18 ;
  wire \pipe_lane[0].pipe_user_i_n_19 ;
  wire \pipe_lane[0].pipe_user_i_n_5 ;
  wire \pipe_lane[0].pipe_user_i_n_6 ;
  wire \pipe_lane[0].pipe_user_i_n_7 ;
  wire \pipe_lane[0].pipe_user_i_n_8 ;
  wire \pipe_lane[0].pipe_user_i_n_9 ;
  wire \pipe_lane[1].gt_wrapper_i_n_14 ;
  wire \pipe_lane[1].gt_wrapper_i_n_15 ;
  wire \pipe_lane[1].gt_wrapper_i_n_17 ;
  wire \pipe_lane[1].gt_wrapper_i_n_21 ;
  wire \pipe_lane[1].gt_wrapper_i_n_22 ;
  wire \pipe_lane[1].gt_wrapper_i_n_23 ;
  wire \pipe_lane[1].gt_wrapper_i_n_6 ;
  wire \pipe_lane[1].pipe_drp_i_n_10 ;
  wire \pipe_lane[1].pipe_drp_i_n_11 ;
  wire \pipe_lane[1].pipe_drp_i_n_12 ;
  wire \pipe_lane[1].pipe_drp_i_n_13 ;
  wire \pipe_lane[1].pipe_drp_i_n_14 ;
  wire \pipe_lane[1].pipe_drp_i_n_15 ;
  wire \pipe_lane[1].pipe_drp_i_n_16 ;
  wire \pipe_lane[1].pipe_drp_i_n_17 ;
  wire \pipe_lane[1].pipe_drp_i_n_18 ;
  wire \pipe_lane[1].pipe_drp_i_n_19 ;
  wire \pipe_lane[1].pipe_drp_i_n_20 ;
  wire \pipe_lane[1].pipe_drp_i_n_21 ;
  wire \pipe_lane[1].pipe_drp_i_n_22 ;
  wire \pipe_lane[1].pipe_drp_i_n_23 ;
  wire \pipe_lane[1].pipe_drp_i_n_24 ;
  wire \pipe_lane[1].pipe_drp_i_n_25 ;
  wire \pipe_lane[1].pipe_drp_i_n_26 ;
  wire \pipe_lane[1].pipe_drp_i_n_27 ;
  wire \pipe_lane[1].pipe_drp_i_n_28 ;
  wire \pipe_lane[1].pipe_drp_i_n_29 ;
  wire \pipe_lane[1].pipe_drp_i_n_30 ;
  wire \pipe_lane[1].pipe_drp_i_n_31 ;
  wire \pipe_lane[1].pipe_drp_i_n_32 ;
  wire \pipe_lane[1].pipe_drp_i_n_33 ;
  wire \pipe_lane[1].pipe_drp_i_n_7 ;
  wire \pipe_lane[1].pipe_drp_i_n_8 ;
  wire \pipe_lane[1].pipe_drp_i_n_9 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[1].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[1].pipe_rate_i_n_11 ;
  wire \pipe_lane[1].pipe_rate_i_n_12 ;
  wire \pipe_lane[1].pipe_rate_i_n_15 ;
  wire \pipe_lane[1].pipe_rate_i_n_16 ;
  wire \pipe_lane[1].pipe_rate_i_n_17 ;
  wire \pipe_lane[1].pipe_rate_i_n_18 ;
  wire \pipe_lane[1].pipe_rate_i_n_19 ;
  wire \pipe_lane[1].pipe_rate_i_n_20 ;
  wire \pipe_lane[1].pipe_rate_i_n_5 ;
  wire \pipe_lane[1].pipe_rate_i_n_7 ;
  wire \pipe_lane[1].pipe_rate_i_n_9 ;
  wire \pipe_lane[1].pipe_sync_i_n_13 ;
  wire \pipe_lane[1].pipe_sync_i_n_14 ;
  wire \pipe_lane[1].pipe_sync_i_n_15 ;
  wire \pipe_lane[1].pipe_sync_i_n_16 ;
  wire \pipe_lane[1].pipe_sync_i_n_17 ;
  wire \pipe_lane[1].pipe_sync_i_n_18 ;
  wire \pipe_lane[1].pipe_sync_i_n_19 ;
  wire \pipe_lane[1].pipe_sync_i_n_20 ;
  wire \pipe_lane[1].pipe_user_i_n_0 ;
  wire \pipe_lane[1].pipe_user_i_n_1 ;
  wire \pipe_lane[1].pipe_user_i_n_10 ;
  wire \pipe_lane[1].pipe_user_i_n_11 ;
  wire \pipe_lane[1].pipe_user_i_n_12 ;
  wire \pipe_lane[1].pipe_user_i_n_15 ;
  wire \pipe_lane[1].pipe_user_i_n_18 ;
  wire \pipe_lane[1].pipe_user_i_n_19 ;
  wire \pipe_lane[1].pipe_user_i_n_2 ;
  wire \pipe_lane[1].pipe_user_i_n_20 ;
  wire \pipe_lane[1].pipe_user_i_n_6 ;
  wire \pipe_lane[1].pipe_user_i_n_7 ;
  wire \pipe_lane[1].pipe_user_i_n_8 ;
  wire \pipe_lane[1].pipe_user_i_n_9 ;
  wire \pipe_lane[2].gt_wrapper_i_n_14 ;
  wire \pipe_lane[2].gt_wrapper_i_n_15 ;
  wire \pipe_lane[2].gt_wrapper_i_n_17 ;
  wire \pipe_lane[2].gt_wrapper_i_n_21 ;
  wire \pipe_lane[2].gt_wrapper_i_n_22 ;
  wire \pipe_lane[2].gt_wrapper_i_n_23 ;
  wire \pipe_lane[2].gt_wrapper_i_n_6 ;
  wire \pipe_lane[2].pipe_drp_i_n_10 ;
  wire \pipe_lane[2].pipe_drp_i_n_11 ;
  wire \pipe_lane[2].pipe_drp_i_n_12 ;
  wire \pipe_lane[2].pipe_drp_i_n_13 ;
  wire \pipe_lane[2].pipe_drp_i_n_14 ;
  wire \pipe_lane[2].pipe_drp_i_n_15 ;
  wire \pipe_lane[2].pipe_drp_i_n_16 ;
  wire \pipe_lane[2].pipe_drp_i_n_17 ;
  wire \pipe_lane[2].pipe_drp_i_n_18 ;
  wire \pipe_lane[2].pipe_drp_i_n_19 ;
  wire \pipe_lane[2].pipe_drp_i_n_20 ;
  wire \pipe_lane[2].pipe_drp_i_n_21 ;
  wire \pipe_lane[2].pipe_drp_i_n_22 ;
  wire \pipe_lane[2].pipe_drp_i_n_23 ;
  wire \pipe_lane[2].pipe_drp_i_n_24 ;
  wire \pipe_lane[2].pipe_drp_i_n_25 ;
  wire \pipe_lane[2].pipe_drp_i_n_26 ;
  wire \pipe_lane[2].pipe_drp_i_n_27 ;
  wire \pipe_lane[2].pipe_drp_i_n_28 ;
  wire \pipe_lane[2].pipe_drp_i_n_29 ;
  wire \pipe_lane[2].pipe_drp_i_n_30 ;
  wire \pipe_lane[2].pipe_drp_i_n_31 ;
  wire \pipe_lane[2].pipe_drp_i_n_32 ;
  wire \pipe_lane[2].pipe_drp_i_n_33 ;
  wire \pipe_lane[2].pipe_drp_i_n_7 ;
  wire \pipe_lane[2].pipe_drp_i_n_8 ;
  wire \pipe_lane[2].pipe_drp_i_n_9 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[2].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[2].pipe_rate_i_n_11 ;
  wire \pipe_lane[2].pipe_rate_i_n_12 ;
  wire \pipe_lane[2].pipe_rate_i_n_15 ;
  wire \pipe_lane[2].pipe_rate_i_n_16 ;
  wire \pipe_lane[2].pipe_rate_i_n_17 ;
  wire \pipe_lane[2].pipe_rate_i_n_18 ;
  wire \pipe_lane[2].pipe_rate_i_n_19 ;
  wire \pipe_lane[2].pipe_rate_i_n_20 ;
  wire \pipe_lane[2].pipe_rate_i_n_5 ;
  wire \pipe_lane[2].pipe_rate_i_n_7 ;
  wire \pipe_lane[2].pipe_rate_i_n_9 ;
  wire \pipe_lane[2].pipe_sync_i_n_13 ;
  wire \pipe_lane[2].pipe_sync_i_n_14 ;
  wire \pipe_lane[2].pipe_sync_i_n_15 ;
  wire \pipe_lane[2].pipe_sync_i_n_16 ;
  wire \pipe_lane[2].pipe_sync_i_n_17 ;
  wire \pipe_lane[2].pipe_sync_i_n_18 ;
  wire \pipe_lane[2].pipe_sync_i_n_19 ;
  wire \pipe_lane[2].pipe_sync_i_n_20 ;
  wire \pipe_lane[2].pipe_user_i_n_0 ;
  wire \pipe_lane[2].pipe_user_i_n_10 ;
  wire \pipe_lane[2].pipe_user_i_n_11 ;
  wire \pipe_lane[2].pipe_user_i_n_12 ;
  wire \pipe_lane[2].pipe_user_i_n_15 ;
  wire \pipe_lane[2].pipe_user_i_n_18 ;
  wire \pipe_lane[2].pipe_user_i_n_19 ;
  wire \pipe_lane[2].pipe_user_i_n_20 ;
  wire \pipe_lane[2].pipe_user_i_n_22 ;
  wire \pipe_lane[2].pipe_user_i_n_3 ;
  wire \pipe_lane[2].pipe_user_i_n_4 ;
  wire \pipe_lane[2].pipe_user_i_n_6 ;
  wire \pipe_lane[2].pipe_user_i_n_7 ;
  wire \pipe_lane[2].pipe_user_i_n_8 ;
  wire \pipe_lane[2].pipe_user_i_n_9 ;
  wire \pipe_lane[3].gt_wrapper_i_n_111 ;
  wire \pipe_lane[3].gt_wrapper_i_n_14 ;
  wire \pipe_lane[3].gt_wrapper_i_n_15 ;
  wire \pipe_lane[3].gt_wrapper_i_n_17 ;
  wire \pipe_lane[3].gt_wrapper_i_n_21 ;
  wire \pipe_lane[3].gt_wrapper_i_n_22 ;
  wire \pipe_lane[3].gt_wrapper_i_n_23 ;
  wire \pipe_lane[3].gt_wrapper_i_n_6 ;
  wire \pipe_lane[3].pipe_drp_i_n_10 ;
  wire \pipe_lane[3].pipe_drp_i_n_11 ;
  wire \pipe_lane[3].pipe_drp_i_n_12 ;
  wire \pipe_lane[3].pipe_drp_i_n_13 ;
  wire \pipe_lane[3].pipe_drp_i_n_14 ;
  wire \pipe_lane[3].pipe_drp_i_n_15 ;
  wire \pipe_lane[3].pipe_drp_i_n_16 ;
  wire \pipe_lane[3].pipe_drp_i_n_17 ;
  wire \pipe_lane[3].pipe_drp_i_n_18 ;
  wire \pipe_lane[3].pipe_drp_i_n_19 ;
  wire \pipe_lane[3].pipe_drp_i_n_20 ;
  wire \pipe_lane[3].pipe_drp_i_n_21 ;
  wire \pipe_lane[3].pipe_drp_i_n_22 ;
  wire \pipe_lane[3].pipe_drp_i_n_23 ;
  wire \pipe_lane[3].pipe_drp_i_n_24 ;
  wire \pipe_lane[3].pipe_drp_i_n_25 ;
  wire \pipe_lane[3].pipe_drp_i_n_26 ;
  wire \pipe_lane[3].pipe_drp_i_n_27 ;
  wire \pipe_lane[3].pipe_drp_i_n_28 ;
  wire \pipe_lane[3].pipe_drp_i_n_29 ;
  wire \pipe_lane[3].pipe_drp_i_n_30 ;
  wire \pipe_lane[3].pipe_drp_i_n_31 ;
  wire \pipe_lane[3].pipe_drp_i_n_32 ;
  wire \pipe_lane[3].pipe_drp_i_n_33 ;
  wire \pipe_lane[3].pipe_drp_i_n_7 ;
  wire \pipe_lane[3].pipe_drp_i_n_8 ;
  wire \pipe_lane[3].pipe_drp_i_n_9 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[3].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[3].pipe_rate_i_n_11 ;
  wire \pipe_lane[3].pipe_rate_i_n_12 ;
  wire \pipe_lane[3].pipe_rate_i_n_15 ;
  wire \pipe_lane[3].pipe_rate_i_n_16 ;
  wire \pipe_lane[3].pipe_rate_i_n_17 ;
  wire \pipe_lane[3].pipe_rate_i_n_18 ;
  wire \pipe_lane[3].pipe_rate_i_n_19 ;
  wire \pipe_lane[3].pipe_rate_i_n_20 ;
  wire \pipe_lane[3].pipe_rate_i_n_5 ;
  wire \pipe_lane[3].pipe_rate_i_n_7 ;
  wire \pipe_lane[3].pipe_rate_i_n_9 ;
  wire \pipe_lane[3].pipe_sync_i_n_13 ;
  wire \pipe_lane[3].pipe_sync_i_n_14 ;
  wire \pipe_lane[3].pipe_sync_i_n_15 ;
  wire \pipe_lane[3].pipe_sync_i_n_16 ;
  wire \pipe_lane[3].pipe_sync_i_n_17 ;
  wire \pipe_lane[3].pipe_sync_i_n_18 ;
  wire \pipe_lane[3].pipe_sync_i_n_19 ;
  wire \pipe_lane[3].pipe_sync_i_n_20 ;
  wire \pipe_lane[3].pipe_user_i_n_10 ;
  wire \pipe_lane[3].pipe_user_i_n_11 ;
  wire \pipe_lane[3].pipe_user_i_n_13 ;
  wire \pipe_lane[3].pipe_user_i_n_14 ;
  wire \pipe_lane[3].pipe_user_i_n_15 ;
  wire \pipe_lane[3].pipe_user_i_n_16 ;
  wire \pipe_lane[3].pipe_user_i_n_17 ;
  wire \pipe_lane[3].pipe_user_i_n_18 ;
  wire \pipe_lane[3].pipe_user_i_n_19 ;
  wire \pipe_lane[3].pipe_user_i_n_22 ;
  wire \pipe_lane[3].pipe_user_i_n_25 ;
  wire \pipe_lane[3].pipe_user_i_n_26 ;
  wire \pipe_lane[3].pipe_user_i_n_27 ;
  wire \pipe_lane[3].pipe_user_i_n_3 ;
  wire \pipe_lane[3].pipe_user_i_n_4 ;
  wire \pipe_lane[3].pipe_user_i_n_5 ;
  wire \pipe_lane[3].pipe_user_i_n_6 ;
  wire \pipe_lane[3].pipe_user_i_n_7 ;
  wire \pipe_lane[3].pipe_user_i_n_8 ;
  wire \pipe_lane[3].pipe_user_i_n_9 ;
  wire \pipe_lane[4].gt_wrapper_i_n_14 ;
  wire \pipe_lane[4].gt_wrapper_i_n_15 ;
  wire \pipe_lane[4].gt_wrapper_i_n_17 ;
  wire \pipe_lane[4].gt_wrapper_i_n_21 ;
  wire \pipe_lane[4].gt_wrapper_i_n_22 ;
  wire \pipe_lane[4].gt_wrapper_i_n_23 ;
  wire \pipe_lane[4].gt_wrapper_i_n_6 ;
  wire \pipe_lane[4].pipe_drp_i_n_10 ;
  wire \pipe_lane[4].pipe_drp_i_n_11 ;
  wire \pipe_lane[4].pipe_drp_i_n_12 ;
  wire \pipe_lane[4].pipe_drp_i_n_13 ;
  wire \pipe_lane[4].pipe_drp_i_n_14 ;
  wire \pipe_lane[4].pipe_drp_i_n_15 ;
  wire \pipe_lane[4].pipe_drp_i_n_16 ;
  wire \pipe_lane[4].pipe_drp_i_n_17 ;
  wire \pipe_lane[4].pipe_drp_i_n_18 ;
  wire \pipe_lane[4].pipe_drp_i_n_19 ;
  wire \pipe_lane[4].pipe_drp_i_n_20 ;
  wire \pipe_lane[4].pipe_drp_i_n_21 ;
  wire \pipe_lane[4].pipe_drp_i_n_22 ;
  wire \pipe_lane[4].pipe_drp_i_n_23 ;
  wire \pipe_lane[4].pipe_drp_i_n_24 ;
  wire \pipe_lane[4].pipe_drp_i_n_25 ;
  wire \pipe_lane[4].pipe_drp_i_n_26 ;
  wire \pipe_lane[4].pipe_drp_i_n_27 ;
  wire \pipe_lane[4].pipe_drp_i_n_28 ;
  wire \pipe_lane[4].pipe_drp_i_n_29 ;
  wire \pipe_lane[4].pipe_drp_i_n_30 ;
  wire \pipe_lane[4].pipe_drp_i_n_31 ;
  wire \pipe_lane[4].pipe_drp_i_n_32 ;
  wire \pipe_lane[4].pipe_drp_i_n_33 ;
  wire \pipe_lane[4].pipe_drp_i_n_7 ;
  wire \pipe_lane[4].pipe_drp_i_n_8 ;
  wire \pipe_lane[4].pipe_drp_i_n_9 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[4].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[4].pipe_rate_i_n_11 ;
  wire \pipe_lane[4].pipe_rate_i_n_12 ;
  wire \pipe_lane[4].pipe_rate_i_n_15 ;
  wire \pipe_lane[4].pipe_rate_i_n_16 ;
  wire \pipe_lane[4].pipe_rate_i_n_17 ;
  wire \pipe_lane[4].pipe_rate_i_n_18 ;
  wire \pipe_lane[4].pipe_rate_i_n_19 ;
  wire \pipe_lane[4].pipe_rate_i_n_20 ;
  wire \pipe_lane[4].pipe_rate_i_n_5 ;
  wire \pipe_lane[4].pipe_rate_i_n_7 ;
  wire \pipe_lane[4].pipe_rate_i_n_9 ;
  wire \pipe_lane[4].pipe_sync_i_n_13 ;
  wire \pipe_lane[4].pipe_sync_i_n_14 ;
  wire \pipe_lane[4].pipe_sync_i_n_15 ;
  wire \pipe_lane[4].pipe_sync_i_n_16 ;
  wire \pipe_lane[4].pipe_sync_i_n_17 ;
  wire \pipe_lane[4].pipe_sync_i_n_18 ;
  wire \pipe_lane[4].pipe_sync_i_n_19 ;
  wire \pipe_lane[4].pipe_sync_i_n_20 ;
  wire \pipe_lane[4].pipe_user_i_n_0 ;
  wire \pipe_lane[4].pipe_user_i_n_10 ;
  wire \pipe_lane[4].pipe_user_i_n_13 ;
  wire \pipe_lane[4].pipe_user_i_n_16 ;
  wire \pipe_lane[4].pipe_user_i_n_17 ;
  wire \pipe_lane[4].pipe_user_i_n_18 ;
  wire \pipe_lane[4].pipe_user_i_n_20 ;
  wire \pipe_lane[4].pipe_user_i_n_4 ;
  wire \pipe_lane[4].pipe_user_i_n_5 ;
  wire \pipe_lane[4].pipe_user_i_n_6 ;
  wire \pipe_lane[4].pipe_user_i_n_7 ;
  wire \pipe_lane[4].pipe_user_i_n_8 ;
  wire \pipe_lane[4].pipe_user_i_n_9 ;
  wire \pipe_lane[5].gt_wrapper_i_n_14 ;
  wire \pipe_lane[5].gt_wrapper_i_n_15 ;
  wire \pipe_lane[5].gt_wrapper_i_n_17 ;
  wire \pipe_lane[5].gt_wrapper_i_n_21 ;
  wire \pipe_lane[5].gt_wrapper_i_n_22 ;
  wire \pipe_lane[5].gt_wrapper_i_n_23 ;
  wire \pipe_lane[5].gt_wrapper_i_n_6 ;
  wire \pipe_lane[5].pipe_drp_i_n_10 ;
  wire \pipe_lane[5].pipe_drp_i_n_11 ;
  wire \pipe_lane[5].pipe_drp_i_n_12 ;
  wire \pipe_lane[5].pipe_drp_i_n_13 ;
  wire \pipe_lane[5].pipe_drp_i_n_14 ;
  wire \pipe_lane[5].pipe_drp_i_n_15 ;
  wire \pipe_lane[5].pipe_drp_i_n_16 ;
  wire \pipe_lane[5].pipe_drp_i_n_17 ;
  wire \pipe_lane[5].pipe_drp_i_n_18 ;
  wire \pipe_lane[5].pipe_drp_i_n_19 ;
  wire \pipe_lane[5].pipe_drp_i_n_20 ;
  wire \pipe_lane[5].pipe_drp_i_n_21 ;
  wire \pipe_lane[5].pipe_drp_i_n_22 ;
  wire \pipe_lane[5].pipe_drp_i_n_23 ;
  wire \pipe_lane[5].pipe_drp_i_n_24 ;
  wire \pipe_lane[5].pipe_drp_i_n_25 ;
  wire \pipe_lane[5].pipe_drp_i_n_26 ;
  wire \pipe_lane[5].pipe_drp_i_n_27 ;
  wire \pipe_lane[5].pipe_drp_i_n_28 ;
  wire \pipe_lane[5].pipe_drp_i_n_29 ;
  wire \pipe_lane[5].pipe_drp_i_n_30 ;
  wire \pipe_lane[5].pipe_drp_i_n_31 ;
  wire \pipe_lane[5].pipe_drp_i_n_32 ;
  wire \pipe_lane[5].pipe_drp_i_n_33 ;
  wire \pipe_lane[5].pipe_drp_i_n_7 ;
  wire \pipe_lane[5].pipe_drp_i_n_8 ;
  wire \pipe_lane[5].pipe_drp_i_n_9 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[5].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[5].pipe_rate_i_n_11 ;
  wire \pipe_lane[5].pipe_rate_i_n_12 ;
  wire \pipe_lane[5].pipe_rate_i_n_15 ;
  wire \pipe_lane[5].pipe_rate_i_n_16 ;
  wire \pipe_lane[5].pipe_rate_i_n_17 ;
  wire \pipe_lane[5].pipe_rate_i_n_18 ;
  wire \pipe_lane[5].pipe_rate_i_n_19 ;
  wire \pipe_lane[5].pipe_rate_i_n_20 ;
  wire \pipe_lane[5].pipe_rate_i_n_5 ;
  wire \pipe_lane[5].pipe_rate_i_n_7 ;
  wire \pipe_lane[5].pipe_rate_i_n_9 ;
  wire \pipe_lane[5].pipe_sync_i_n_13 ;
  wire \pipe_lane[5].pipe_sync_i_n_14 ;
  wire \pipe_lane[5].pipe_sync_i_n_15 ;
  wire \pipe_lane[5].pipe_sync_i_n_16 ;
  wire \pipe_lane[5].pipe_sync_i_n_17 ;
  wire \pipe_lane[5].pipe_sync_i_n_18 ;
  wire \pipe_lane[5].pipe_sync_i_n_19 ;
  wire \pipe_lane[5].pipe_sync_i_n_20 ;
  wire \pipe_lane[5].pipe_user_i_n_0 ;
  wire \pipe_lane[5].pipe_user_i_n_10 ;
  wire \pipe_lane[5].pipe_user_i_n_11 ;
  wire \pipe_lane[5].pipe_user_i_n_14 ;
  wire \pipe_lane[5].pipe_user_i_n_17 ;
  wire \pipe_lane[5].pipe_user_i_n_18 ;
  wire \pipe_lane[5].pipe_user_i_n_19 ;
  wire \pipe_lane[5].pipe_user_i_n_21 ;
  wire \pipe_lane[5].pipe_user_i_n_3 ;
  wire \pipe_lane[5].pipe_user_i_n_4 ;
  wire \pipe_lane[5].pipe_user_i_n_5 ;
  wire \pipe_lane[5].pipe_user_i_n_6 ;
  wire \pipe_lane[5].pipe_user_i_n_7 ;
  wire \pipe_lane[5].pipe_user_i_n_8 ;
  wire \pipe_lane[5].pipe_user_i_n_9 ;
  wire \pipe_lane[6].gt_wrapper_i_n_111 ;
  wire \pipe_lane[6].gt_wrapper_i_n_112 ;
  wire \pipe_lane[6].gt_wrapper_i_n_113 ;
  wire \pipe_lane[6].gt_wrapper_i_n_14 ;
  wire \pipe_lane[6].gt_wrapper_i_n_15 ;
  wire \pipe_lane[6].gt_wrapper_i_n_17 ;
  wire \pipe_lane[6].gt_wrapper_i_n_21 ;
  wire \pipe_lane[6].gt_wrapper_i_n_22 ;
  wire \pipe_lane[6].gt_wrapper_i_n_23 ;
  wire \pipe_lane[6].gt_wrapper_i_n_6 ;
  wire \pipe_lane[6].pipe_drp_i_n_10 ;
  wire \pipe_lane[6].pipe_drp_i_n_11 ;
  wire \pipe_lane[6].pipe_drp_i_n_12 ;
  wire \pipe_lane[6].pipe_drp_i_n_13 ;
  wire \pipe_lane[6].pipe_drp_i_n_14 ;
  wire \pipe_lane[6].pipe_drp_i_n_15 ;
  wire \pipe_lane[6].pipe_drp_i_n_16 ;
  wire \pipe_lane[6].pipe_drp_i_n_17 ;
  wire \pipe_lane[6].pipe_drp_i_n_18 ;
  wire \pipe_lane[6].pipe_drp_i_n_19 ;
  wire \pipe_lane[6].pipe_drp_i_n_20 ;
  wire \pipe_lane[6].pipe_drp_i_n_21 ;
  wire \pipe_lane[6].pipe_drp_i_n_22 ;
  wire \pipe_lane[6].pipe_drp_i_n_23 ;
  wire \pipe_lane[6].pipe_drp_i_n_24 ;
  wire \pipe_lane[6].pipe_drp_i_n_25 ;
  wire \pipe_lane[6].pipe_drp_i_n_26 ;
  wire \pipe_lane[6].pipe_drp_i_n_27 ;
  wire \pipe_lane[6].pipe_drp_i_n_28 ;
  wire \pipe_lane[6].pipe_drp_i_n_29 ;
  wire \pipe_lane[6].pipe_drp_i_n_30 ;
  wire \pipe_lane[6].pipe_drp_i_n_31 ;
  wire \pipe_lane[6].pipe_drp_i_n_32 ;
  wire \pipe_lane[6].pipe_drp_i_n_33 ;
  wire \pipe_lane[6].pipe_drp_i_n_7 ;
  wire \pipe_lane[6].pipe_drp_i_n_8 ;
  wire \pipe_lane[6].pipe_drp_i_n_9 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[6].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[6].pipe_rate_i_n_10 ;
  wire \pipe_lane[6].pipe_rate_i_n_14 ;
  wire \pipe_lane[6].pipe_rate_i_n_15 ;
  wire \pipe_lane[6].pipe_rate_i_n_18 ;
  wire \pipe_lane[6].pipe_rate_i_n_19 ;
  wire \pipe_lane[6].pipe_rate_i_n_20 ;
  wire \pipe_lane[6].pipe_rate_i_n_21 ;
  wire \pipe_lane[6].pipe_rate_i_n_22 ;
  wire \pipe_lane[6].pipe_rate_i_n_23 ;
  wire \pipe_lane[6].pipe_rate_i_n_5 ;
  wire \pipe_lane[6].pipe_rate_i_n_7 ;
  wire \pipe_lane[6].pipe_rate_i_n_9 ;
  wire \pipe_lane[6].pipe_sync_i_n_13 ;
  wire \pipe_lane[6].pipe_sync_i_n_14 ;
  wire \pipe_lane[6].pipe_sync_i_n_15 ;
  wire \pipe_lane[6].pipe_sync_i_n_16 ;
  wire \pipe_lane[6].pipe_sync_i_n_17 ;
  wire \pipe_lane[6].pipe_sync_i_n_18 ;
  wire \pipe_lane[6].pipe_sync_i_n_19 ;
  wire \pipe_lane[6].pipe_sync_i_n_20 ;
  wire \pipe_lane[6].pipe_user_i_n_0 ;
  wire \pipe_lane[6].pipe_user_i_n_1 ;
  wire \pipe_lane[6].pipe_user_i_n_11 ;
  wire \pipe_lane[6].pipe_user_i_n_12 ;
  wire \pipe_lane[6].pipe_user_i_n_13 ;
  wire \pipe_lane[6].pipe_user_i_n_14 ;
  wire \pipe_lane[6].pipe_user_i_n_15 ;
  wire \pipe_lane[6].pipe_user_i_n_16 ;
  wire \pipe_lane[6].pipe_user_i_n_17 ;
  wire \pipe_lane[6].pipe_user_i_n_2 ;
  wire \pipe_lane[6].pipe_user_i_n_20 ;
  wire \pipe_lane[6].pipe_user_i_n_23 ;
  wire \pipe_lane[6].pipe_user_i_n_24 ;
  wire \pipe_lane[6].pipe_user_i_n_26 ;
  wire \pipe_lane[6].pipe_user_i_n_3 ;
  wire \pipe_lane[6].pipe_user_i_n_4 ;
  wire \pipe_lane[6].pipe_user_i_n_5 ;
  wire \pipe_lane[6].pipe_user_i_n_6 ;
  wire \pipe_lane[6].pipe_user_i_n_7 ;
  wire \pipe_lane[7].gt_wrapper_i_n_14 ;
  wire \pipe_lane[7].gt_wrapper_i_n_15 ;
  wire \pipe_lane[7].gt_wrapper_i_n_17 ;
  wire \pipe_lane[7].gt_wrapper_i_n_21 ;
  wire \pipe_lane[7].gt_wrapper_i_n_22 ;
  wire \pipe_lane[7].gt_wrapper_i_n_23 ;
  wire \pipe_lane[7].gt_wrapper_i_n_6 ;
  wire \pipe_lane[7].pipe_drp_i_n_10 ;
  wire \pipe_lane[7].pipe_drp_i_n_11 ;
  wire \pipe_lane[7].pipe_drp_i_n_12 ;
  wire \pipe_lane[7].pipe_drp_i_n_13 ;
  wire \pipe_lane[7].pipe_drp_i_n_14 ;
  wire \pipe_lane[7].pipe_drp_i_n_15 ;
  wire \pipe_lane[7].pipe_drp_i_n_16 ;
  wire \pipe_lane[7].pipe_drp_i_n_17 ;
  wire \pipe_lane[7].pipe_drp_i_n_18 ;
  wire \pipe_lane[7].pipe_drp_i_n_19 ;
  wire \pipe_lane[7].pipe_drp_i_n_20 ;
  wire \pipe_lane[7].pipe_drp_i_n_21 ;
  wire \pipe_lane[7].pipe_drp_i_n_22 ;
  wire \pipe_lane[7].pipe_drp_i_n_23 ;
  wire \pipe_lane[7].pipe_drp_i_n_24 ;
  wire \pipe_lane[7].pipe_drp_i_n_25 ;
  wire \pipe_lane[7].pipe_drp_i_n_26 ;
  wire \pipe_lane[7].pipe_drp_i_n_27 ;
  wire \pipe_lane[7].pipe_drp_i_n_28 ;
  wire \pipe_lane[7].pipe_drp_i_n_29 ;
  wire \pipe_lane[7].pipe_drp_i_n_30 ;
  wire \pipe_lane[7].pipe_drp_i_n_31 ;
  wire \pipe_lane[7].pipe_drp_i_n_32 ;
  wire \pipe_lane[7].pipe_drp_i_n_33 ;
  wire \pipe_lane[7].pipe_drp_i_n_7 ;
  wire \pipe_lane[7].pipe_drp_i_n_8 ;
  wire \pipe_lane[7].pipe_drp_i_n_9 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_18 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_19 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_20 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_21 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_22 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_23 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_24 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_25 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_26 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_27 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_28 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_29 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_30 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_31 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_32 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_33 ;
  wire \pipe_lane[7].pipe_eq.pipe_eq_i_n_34 ;
  wire \pipe_lane[7].pipe_rate_i_n_11 ;
  wire \pipe_lane[7].pipe_rate_i_n_12 ;
  wire \pipe_lane[7].pipe_rate_i_n_15 ;
  wire \pipe_lane[7].pipe_rate_i_n_16 ;
  wire \pipe_lane[7].pipe_rate_i_n_17 ;
  wire \pipe_lane[7].pipe_rate_i_n_18 ;
  wire \pipe_lane[7].pipe_rate_i_n_19 ;
  wire \pipe_lane[7].pipe_rate_i_n_20 ;
  wire \pipe_lane[7].pipe_rate_i_n_5 ;
  wire \pipe_lane[7].pipe_rate_i_n_7 ;
  wire \pipe_lane[7].pipe_rate_i_n_9 ;
  wire \pipe_lane[7].pipe_sync_i_n_13 ;
  wire \pipe_lane[7].pipe_sync_i_n_14 ;
  wire \pipe_lane[7].pipe_sync_i_n_15 ;
  wire \pipe_lane[7].pipe_sync_i_n_16 ;
  wire \pipe_lane[7].pipe_sync_i_n_17 ;
  wire \pipe_lane[7].pipe_sync_i_n_18 ;
  wire \pipe_lane[7].pipe_sync_i_n_19 ;
  wire \pipe_lane[7].pipe_sync_i_n_20 ;
  wire \pipe_lane[7].pipe_user_i_n_0 ;
  wire \pipe_lane[7].pipe_user_i_n_10 ;
  wire \pipe_lane[7].pipe_user_i_n_11 ;
  wire \pipe_lane[7].pipe_user_i_n_12 ;
  wire \pipe_lane[7].pipe_user_i_n_13 ;
  wire \pipe_lane[7].pipe_user_i_n_14 ;
  wire \pipe_lane[7].pipe_user_i_n_15 ;
  wire \pipe_lane[7].pipe_user_i_n_18 ;
  wire \pipe_lane[7].pipe_user_i_n_21 ;
  wire \pipe_lane[7].pipe_user_i_n_22 ;
  wire \pipe_lane[7].pipe_user_i_n_23 ;
  wire \pipe_lane[7].pipe_user_i_n_25 ;
  wire \pipe_lane[7].pipe_user_i_n_4 ;
  wire \pipe_lane[7].pipe_user_i_n_6 ;
  wire \pipe_lane[7].pipe_user_i_n_7 ;
  wire \pipe_lane[7].pipe_user_i_n_8 ;
  wire \pipe_lane[7].pipe_user_i_n_9 ;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire pipe_reset_i_n_32;
  wire pipe_reset_i_n_38;
  wire pipe_reset_i_n_39;
  wire pipe_reset_i_n_40;
  wire pipe_reset_i_n_41;
  wire pipe_reset_i_n_42;
  wire pipe_reset_i_n_43;
  wire pipe_reset_i_n_44;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx4_eq_lffs_sel;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire pipe_rx4_valid;
  wire pipe_rx5_eq_lffs_sel;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire pipe_rx5_valid;
  wire pipe_rx6_eq_lffs_sel;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire pipe_rx6_valid;
  wire pipe_rx7_eq_lffs_sel;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire pipe_rx7_valid;
  wire [23:0]pipe_rxbufstatus;
  wire [7:0]pipe_rxcommadet;
  wire [63:0]pipe_rxdisperr;
  wire [7:0]pipe_rxdlysresetdone;
  wire [63:0]pipe_rxnotintable;
  wire [7:0]pipe_rxoutclk_out;
  wire [4:0]pipe_rxphaligndone;
  wire [7:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [23:0]pipe_rxstatus;
  wire [7:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [55:0]pipe_sync_fsm_rx;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [7:0]pipe_txdlysresetdone;
  wire [7:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [7:0]pipe_txphaligndone;
  wire [7:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire \qpll_reset.qpll_reset_i_n_0 ;
  wire \qpll_reset.qpll_reset_i_n_1 ;
  wire qplllock_reg1_reg;
  wire [1:0]qpllpd;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [7:0]rate_idle;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_0;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_1;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_10;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_11;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_12;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_13;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_14;
  wire reg_cfg_tph_stt_read_enable_i_reg_15;
  wire reg_cfg_tph_stt_read_enable_i_reg_16;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_17;
  wire reg_cfg_tph_stt_read_enable_i_reg_18;
  wire reg_cfg_tph_stt_read_enable_i_reg_19;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_2;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_20;
  wire reg_cfg_tph_stt_read_enable_i_reg_21;
  wire reg_cfg_tph_stt_read_enable_i_reg_22;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_23;
  wire reg_cfg_tph_stt_read_enable_i_reg_24;
  wire reg_cfg_tph_stt_read_enable_i_reg_25;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_26;
  wire reg_cfg_tph_stt_read_enable_i_reg_27;
  wire reg_cfg_tph_stt_read_enable_i_reg_28;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_29;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_3;
  wire reg_cfg_tph_stt_read_enable_i_reg_30;
  wire reg_cfg_tph_stt_read_enable_i_reg_31;
  wire [15:0]reg_cfg_tph_stt_read_enable_i_reg_32;
  wire reg_cfg_tph_stt_read_enable_i_reg_33;
  wire reg_cfg_tph_stt_read_enable_i_reg_34;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_4;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_5;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_6;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_7;
  wire [1:0]reg_cfg_tph_stt_read_enable_i_reg_8;
  wire [31:0]reg_cfg_tph_stt_read_enable_i_reg_9;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rst_cpllpd;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire rst_rxusrclk_reset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire rxelecidle_reg1_reg;
  wire rxelecidle_reg1_reg_0;
  wire rxelecidle_reg1_reg_1;
  wire rxelecidle_reg1_reg_2;
  wire rxelecidle_reg1_reg_3;
  wire rxelecidle_reg1_reg_4;
  wire rxeq_adapt_done_reg1_reg;
  wire rxeq_adapt_done_reg1_reg_0;
  wire rxeq_adapt_done_reg1_reg_1;
  wire rxeq_adapt_done_reg1_reg_2;
  wire rxeq_adapt_done_reg1_reg_3;
  wire rxeq_adapt_done_reg1_reg_4;
  wire rxphaligndone_s_reg1_reg;
  wire rxphaligndone_s_reg1_reg_0;
  wire rxsyncallin;
  wire sys_clk;
  wire sys_reset;
  wire [7:0]txpdelecidlemode;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0] ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_0 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_1 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_2 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_3 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_4 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[0]_5 ;
  wire [5:0]\txsync_fsm.fsm_tx_reg[5] ;
  wire txsyncallin;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpllpd_refclk_inst
       (.I(sys_clk),
        .O(gt_cpllpdrefclk));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.D(D[0]),
        .DRPADDR({\pipe_lane[0].pipe_drp_i_n_7 ,\pipe_lane[0].pipe_drp_i_n_8 ,\pipe_lane[0].pipe_drp_i_n_9 ,\pipe_lane[0].pipe_drp_i_n_10 ,\pipe_lane[0].pipe_drp_i_n_11 ,\pipe_lane[0].pipe_drp_i_n_12 ,\pipe_lane[0].pipe_drp_i_n_13 ,\pipe_lane[0].pipe_drp_i_n_14 ,\pipe_lane[0].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[0].pipe_drp_i_n_18 ,\pipe_lane[0].pipe_drp_i_n_19 ,\pipe_lane[0].pipe_drp_i_n_20 ,\pipe_lane[0].pipe_drp_i_n_21 ,\pipe_lane[0].pipe_drp_i_n_22 ,\pipe_lane[0].pipe_drp_i_n_23 ,\pipe_lane[0].pipe_drp_i_n_24 ,\pipe_lane[0].pipe_drp_i_n_25 ,\pipe_lane[0].pipe_drp_i_n_26 ,\pipe_lane[0].pipe_drp_i_n_27 ,\pipe_lane[0].pipe_drp_i_n_28 ,\pipe_lane[0].pipe_drp_i_n_29 ,\pipe_lane[0].pipe_drp_i_n_30 ,\pipe_lane[0].pipe_drp_i_n_31 ,\pipe_lane[0].pipe_drp_i_n_32 ,\pipe_lane[0].pipe_drp_i_n_33 }),
        .DRP_GTXRESET(rst_gtreset),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2] ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_0 ),
        .GT_RXPMARESET062_out(GT_RXPMARESET062_out),
        .GT_TXPMARESET065_out(GT_TXPMARESET065_out),
        .O1431(\pipe_lane[0].pipe_rate_i_n_7 ),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[0]),
        .Q({\pipe_lane[0].pipe_user_i_n_6 ,\pipe_lane[0].pipe_user_i_n_7 ,\pipe_lane[0].pipe_user_i_n_8 ,\pipe_lane[0].pipe_user_i_n_9 ,\pipe_lane[0].pipe_user_i_n_10 ,\pipe_lane[0].pipe_user_i_n_11 }),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .RATE_PHYSTATUS(p_415_out),
        .RATE_RXRATEDONE(\pipe_lane[0].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[0].gt_wrapper_i_n_23 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RXPD(RXPD),
        .RXRATE({\pipe_lane[0].pipe_rate_i_n_15 ,\pipe_lane[0].pipe_rate_i_n_16 ,\pipe_lane[0].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[0].pipe_rate_i_n_11 ,\pipe_lane[0].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[0].pipe_sync_i_n_14 ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_TXSYNCDONE(\pipe_lane[0].gt_wrapper_i_n_25 ),
        .TXMAINCURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_29 }),
        .TXPD(TXPD),
        .TXPOSTCURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[0].pipe_user_i_n_5 ),
        .USER_RXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_15 ),
        .USER_TXCOMPLIANCE(USER_TXCOMPLIANCE),
        .USER_TXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_24 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_3 ),
        .\cplllock_reg1_reg[0] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .cpllpd(cpllpd[0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .\fsm_reg[0] (\pipe_lane[0].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[0].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[0].pipe_rate_i_n_9 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in66_in(p_0_in66_in),
        .p_0_in68_in(p_0_in68_in),
        .pci_exp_rxn(pci_exp_rxn[0]),
        .pci_exp_rxp(pci_exp_rxp[0]),
        .pci_exp_txn(pci_exp_txn[0]),
        .pci_exp_txp(pci_exp_txp[0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[14:0]),
        .pipe_eyescandataerror(pipe_eyescandataerror[0]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[2:0]),
        .pipe_rxcommadet(pipe_rxcommadet[0]),
        .pipe_rxdisperr(pipe_rxdisperr[7:0]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[0]),
        .pipe_rxnotintable(pipe_rxnotintable[7:0]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[0]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[0]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[0]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[2:0]),
        .pipe_rxsyncdone(pipe_rxsyncdone[0]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[0]),
        .pipe_txinhibit(pipe_txinhibit[0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone[0]),
        .pipe_txphinitdone(pipe_txphinitdone[0]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[0].pipe_user_i_n_18 ),
        .rst_cpllpd(rst_cpllpd),
        .rxcdrlock_reg1_reg(\pipe_lane[0].gt_wrapper_i_n_6 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[0].pipe_sync_i_n_19 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2]_0 (\pipe_lane[0].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[0].gt_wrapper_i_n_18 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_8 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_8 ),
        .txpdelecidlemode(txpdelecidlemode[0]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[0].pipe_sync_i_n_15 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[0].pipe_sync_i_n_17 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[0].pipe_sync_i_n_16 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[0].pipe_sync_i_n_21 ),
        .userrdy_reg_rep__5(pipe_reset_i_n_44));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp \pipe_lane[0].pipe_drp_i 
       (.DRPADDR({\pipe_lane[0].pipe_drp_i_n_7 ,\pipe_lane[0].pipe_drp_i_n_8 ,\pipe_lane[0].pipe_drp_i_n_9 ,\pipe_lane[0].pipe_drp_i_n_10 ,\pipe_lane[0].pipe_drp_i_n_11 ,\pipe_lane[0].pipe_drp_i_n_12 ,\pipe_lane[0].pipe_drp_i_n_13 ,\pipe_lane[0].pipe_drp_i_n_14 ,\pipe_lane[0].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[0].pipe_drp_i_n_18 ,\pipe_lane[0].pipe_drp_i_n_19 ,\pipe_lane[0].pipe_drp_i_n_20 ,\pipe_lane[0].pipe_drp_i_n_21 ,\pipe_lane[0].pipe_drp_i_n_22 ,\pipe_lane[0].pipe_drp_i_n_23 ,\pipe_lane[0].pipe_drp_i_n_24 ,\pipe_lane[0].pipe_drp_i_n_25 ,\pipe_lane[0].pipe_drp_i_n_26 ,\pipe_lane[0].pipe_drp_i_n_27 ,\pipe_lane[0].pipe_drp_i_n_28 ,\pipe_lane[0].pipe_drp_i_n_29 ,\pipe_lane[0].pipe_drp_i_n_30 ,\pipe_lane[0].pipe_drp_i_n_31 ,\pipe_lane[0].pipe_drp_i_n_32 ,\pipe_lane[0].pipe_drp_i_n_33 }),
        .DRP_DONE(p_439_out),
        .DRP_FSM(\load_cnt_reg[0] ),
        .DRP_GTXRESET(rst_gtreset),
        .DRP_START(DRP_START073_out),
        .DRP_X16(DRP_X16075_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[0] (\pipe_lane[0].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[8:0]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[15:0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[0]),
        .pipe_dclk_in(pipe_dclk_in));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.EQ_GEN3(\pipe_lane[0].pipe_rate_i_n_8 ),
        .EQ_RXEQ_CONTROL(EQ_RXEQ_CONTROL),
        .EQ_RXEQ_DONE(EQ_RXEQ_DONE),
        .EQ_RXEQ_LFFS(EQ_RXEQ_LFFS),
        .EQ_RXEQ_PRESET(EQ_RXEQ_PRESET),
        .EQ_RXEQ_TXPRESET(EQ_RXEQ_TXPRESET),
        .EQ_TXEQ_CONTROL(EQ_TXEQ_CONTROL),
        .EQ_TXEQ_DEEMPH_IN(EQ_TXEQ_DEEMPH_IN),
        .EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_13),
        .EQ_TXEQ_DONE(EQ_TXEQ_DONE),
        .EQ_TXEQ_PRESET(EQ_TXEQ_PRESET),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[0].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[0].pipe_eq.pipe_eq_i_n_22 }),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_common \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.O1447(\pipe_lane[6].pipe_rate_i_n_9 ),
        .QPLL_DRP_DONE(p_428_out),
        .QPLL_DRP_OVRD(qrst_ovrd),
        .QPLL_DRP_START(qrst_drp_start),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(\qpll_reset.qpll_reset_i_n_0 ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .pipe_dclk_in(pipe_dclk_in),
        .qrst_qpllreset(qrst_qpllreset),
        .sys_clk(sys_clk));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate \pipe_lane[0].pipe_rate_i 
       (.D(D[0]),
        .GT_TXPMARESET065_out(GT_TXPMARESET065_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_439_out),
        .RATE_DRP_START(p_0_in72_in),
        .RATE_DRP_X16(p_0_in74_in),
        .RATE_DRP_X16X20_MODE(p_0_in76_in),
        .RATE_FSM(\fsm_reg[0] ),
        .RATE_PHYSTATUS(p_415_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\pipe_lane[0].pipe_user_i_n_19 ),
        .RATE_RXRATEDONE(\pipe_lane[0].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[0].gt_wrapper_i_n_23 ),
        .RATE_TXSYNC_DONE(\pipe_lane[0].pipe_sync_i_n_20 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[0]),
        .RXRATE({\pipe_lane[0].pipe_rate_i_n_15 ,\pipe_lane[0].pipe_rate_i_n_16 ,\pipe_lane[0].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[0].pipe_rate_i_n_11 ,\pipe_lane[0].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[0].pipe_sync_i_n_14 ),
        .SYNC_RXSYNC_START(\pipe_lane[0].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START071_out),
        .USER_RATE_DONE(\pipe_lane[0].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[0].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[0].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_24 ),
        .\cplllock_reg1_reg[0] (\pipe_lane[0].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].pipe_rate_i_n_9 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in66_in(p_0_in66_in),
        .p_0_in68_in(p_0_in68_in),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[0]),
        .\qpllpd_in_reg1_reg[0] (p_448_out),
        .\qpllreset_in_reg1_reg[0] (p_447_out),
        .rate_gen3_reg1_reg(\pipe_lane[0].pipe_rate_i_n_8 ),
        .txelecidle_reg2_reg(\pipe_lane[0].pipe_user_i_n_1 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.D(\pipe_lane[0].pipe_sync_i_n_20 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[0]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[5] ),
        .SYNC_RXCDRLOCK(\pipe_lane[0].pipe_user_i_n_14 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\pipe_lane[3].gt_wrapper_i_n_111 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[0].pipe_sync_i_n_14 ),
        .SYNC_RXSYNC_DONEM_IN(\pipe_lane[0].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[0].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_11 ),
        .SYNC_TXPHINITDONE(\pipe_lane[7].pipe_user_i_n_4 ),
        .SYNC_TXSYNCDONE(\pipe_lane[0].gt_wrapper_i_n_25 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START071_out),
        .USER_RATE_GEN3(\pipe_lane[0].pipe_rate_i_n_8 ),
        .\cplllock_reg1_reg[0] (\pipe_lane[0].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[0]_1 (\pipe_lane[0].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[0]_2 (\pipe_lane[0].pipe_sync_i_n_18 ),
        .\cplllock_reg1_reg[0]_3 (\pipe_lane[0].pipe_sync_i_n_19 ),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rxsyncdone(pipe_rxsyncdone[0]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[6:0]),
        .txelecidle_reg2_reg(\pipe_lane[0].pipe_user_i_n_1 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[0].pipe_sync_i_n_21 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user \pipe_lane[0].pipe_user_i 
       (.D(\pipe_lane[0].pipe_user_i_n_14 ),
        .PIPE_RXEQ_CONVERGE(\pipe_lane[0].pipe_user_i_n_17 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[0]),
        .Q({\pipe_lane[0].pipe_user_i_n_6 ,\pipe_lane[0].pipe_user_i_n_7 ,\pipe_lane[0].pipe_user_i_n_8 ,\pipe_lane[0].pipe_user_i_n_9 ,\pipe_lane[0].pipe_user_i_n_10 ,\pipe_lane[0].pipe_user_i_n_11 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[0].pipe_user_i_n_5 ),
        .USER_RATE_DONE(\pipe_lane[0].pipe_rate_i_n_18 ),
        .USER_RATE_GEN3(\pipe_lane[0].pipe_rate_i_n_8 ),
        .USER_RATE_RXSYNC(\pipe_lane[0].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[0].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_15 ),
        .USER_TXCOMPLIANCE(USER_TXCOMPLIANCE),
        .USER_TXELECIDLE(USER_TXELECIDLE),
        .USER_TXRESETDONE(\pipe_lane[0].gt_wrapper_i_n_24 ),
        .\cplllock_reg1_reg[0] (\cplllock_reg1_reg[0] ),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].pipe_user_i_n_18 ),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .p_2_in(p_2_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxstatus(pipe_rxstatus[2]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphinitdone({pipe_txphinitdone[6],pipe_txphinitdone[3:0]}),
        .\resetdone_reg1_reg[0] (p_456_out),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[0].gt_wrapper_i_n_18 ),
        .\resetovrd_disble.reset_reg[4]_2 (p_415_out),
        .resetovrd_done_reg1_reg(\pipe_lane[0].pipe_user_i_n_19 ),
        .txcompliance_reg2_reg_0(\pipe_lane[2].pipe_user_i_n_3 ),
        .txelecidle_reg2_reg_0(\pipe_lane[4].pipe_user_i_n_0 ),
        .txelecidle_reg2_reg_1(\pipe_lane[6].pipe_user_i_n_26 ),
        .txelecidle_reg2_reg_2(\pipe_lane[1].pipe_user_i_n_1 ),
        .txelecidle_reg2_reg_3(\pipe_lane[3].pipe_user_i_n_3 ),
        .txelecidle_reg2_reg_4(\pipe_lane[2].pipe_user_i_n_22 ),
        .txphinitdone_reg1_reg(\pipe_lane[0].pipe_user_i_n_0 ),
        .\txsync_fsm.fsm_tx_reg[5] (\pipe_lane[0].pipe_user_i_n_1 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_0 \pipe_lane[1].gt_wrapper_i 
       (.D(D[1]),
        .DRPADDR({\pipe_lane[1].pipe_drp_i_n_7 ,\pipe_lane[1].pipe_drp_i_n_8 ,\pipe_lane[1].pipe_drp_i_n_9 ,\pipe_lane[1].pipe_drp_i_n_10 ,\pipe_lane[1].pipe_drp_i_n_11 ,\pipe_lane[1].pipe_drp_i_n_12 ,\pipe_lane[1].pipe_drp_i_n_13 ,\pipe_lane[1].pipe_drp_i_n_14 ,\pipe_lane[1].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[1].pipe_drp_i_n_18 ,\pipe_lane[1].pipe_drp_i_n_19 ,\pipe_lane[1].pipe_drp_i_n_20 ,\pipe_lane[1].pipe_drp_i_n_21 ,\pipe_lane[1].pipe_drp_i_n_22 ,\pipe_lane[1].pipe_drp_i_n_23 ,\pipe_lane[1].pipe_drp_i_n_24 ,\pipe_lane[1].pipe_drp_i_n_25 ,\pipe_lane[1].pipe_drp_i_n_26 ,\pipe_lane[1].pipe_drp_i_n_27 ,\pipe_lane[1].pipe_drp_i_n_28 ,\pipe_lane[1].pipe_drp_i_n_29 ,\pipe_lane[1].pipe_drp_i_n_30 ,\pipe_lane[1].pipe_drp_i_n_31 ,\pipe_lane[1].pipe_drp_i_n_32 ,\pipe_lane[1].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_1 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_2 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_3 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_4 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_5 ),
        .GT_RXPMARESET081_out(GT_RXPMARESET081_out),
        .GT_TXPMARESET084_out(GT_TXPMARESET084_out),
        .PIPETX1CHARISK(PIPETX1CHARISK),
        .PIPETX1DATA(PIPETX1DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[1]),
        .Q({\pipe_lane[1].pipe_user_i_n_7 ,\pipe_lane[1].pipe_user_i_n_8 ,\pipe_lane[1].pipe_user_i_n_9 ,\pipe_lane[1].pipe_user_i_n_10 ,\pipe_lane[1].pipe_user_i_n_11 ,\pipe_lane[1].pipe_user_i_n_12 }),
        .RATE_PHYSTATUS(p_359_out),
        .RATE_RXRATEDONE(\pipe_lane[1].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[1].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[1].pipe_rate_i_n_15 ,\pipe_lane[1].pipe_rate_i_n_16 ,\pipe_lane[1].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[1].pipe_rate_i_n_11 ,\pipe_lane[1].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[1].pipe_sync_i_n_13 ),
        .SYNC_RXELECIDLE(SYNC_RXELECIDLE),
        .SYNC_TXSYNCDONE(\pipe_lane[1].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[1].pipe_user_i_n_6 ),
        .USER_RXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_4 ),
        .cpllpd(cpllpd[1]),
        .\di_reg[15] (QPLL_QPLLOUTCLK),
        .\di_reg[15]_0 (QPLL_QPLLOUTREFCLK),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .\fsm_reg[0] (\pipe_lane[1].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[1].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[1].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[1].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in85_in(p_0_in85_in),
        .p_0_in87_in(p_0_in87_in),
        .pci_exp_rxn(pci_exp_rxn[1]),
        .pci_exp_rxp(pci_exp_rxp[1]),
        .pci_exp_txn(pci_exp_txn[1]),
        .pci_exp_txp(pci_exp_txp[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[29:15]),
        .pipe_eyescandataerror(pipe_eyescandataerror[1]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx1_polarity(pipe_rx1_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[5:3]),
        .pipe_rxcommadet(pipe_rxcommadet[1]),
        .pipe_rxdisperr(pipe_rxdisperr[15:8]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[1]),
        .pipe_rxnotintable(pipe_rxnotintable[15:8]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[1]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[1]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[1]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[5:3]),
        .pipe_rxsyncdone(pipe_rxsyncdone[1]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[1]),
        .pipe_txinhibit(pipe_txinhibit[1]),
        .pipe_txphaligndone(pipe_txphaligndone[1]),
        .pipe_txphinitdone(pipe_txphinitdone[1]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_0),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[1].pipe_user_i_n_19 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[1].gt_wrapper_i_n_6 ),
        .rxphaligndone_s_reg1_reg(rxphaligndone_s_reg1_reg),
        .rxsync_donem_reg2_reg(\pipe_lane[1].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[1].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[1].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_8 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_8 ),
        .txpdelecidlemode(txpdelecidlemode[1]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[1].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[1].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[1].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[1].pipe_sync_i_n_20 ),
        .userrdy_reg_rep__4(pipe_reset_i_n_43));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_1 \pipe_lane[1].pipe_drp_i 
       (.DRPADDR({\pipe_lane[1].pipe_drp_i_n_7 ,\pipe_lane[1].pipe_drp_i_n_8 ,\pipe_lane[1].pipe_drp_i_n_9 ,\pipe_lane[1].pipe_drp_i_n_10 ,\pipe_lane[1].pipe_drp_i_n_11 ,\pipe_lane[1].pipe_drp_i_n_12 ,\pipe_lane[1].pipe_drp_i_n_13 ,\pipe_lane[1].pipe_drp_i_n_14 ,\pipe_lane[1].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[1].pipe_drp_i_n_18 ,\pipe_lane[1].pipe_drp_i_n_19 ,\pipe_lane[1].pipe_drp_i_n_20 ,\pipe_lane[1].pipe_drp_i_n_21 ,\pipe_lane[1].pipe_drp_i_n_22 ,\pipe_lane[1].pipe_drp_i_n_23 ,\pipe_lane[1].pipe_drp_i_n_24 ,\pipe_lane[1].pipe_drp_i_n_25 ,\pipe_lane[1].pipe_drp_i_n_26 ,\pipe_lane[1].pipe_drp_i_n_27 ,\pipe_lane[1].pipe_drp_i_n_28 ,\pipe_lane[1].pipe_drp_i_n_29 ,\pipe_lane[1].pipe_drp_i_n_30 ,\pipe_lane[1].pipe_drp_i_n_31 ,\pipe_lane[1].pipe_drp_i_n_32 ,\pipe_lane[1].pipe_drp_i_n_33 }),
        .DRP_DONE(p_378_out),
        .DRP_FSM(\load_cnt_reg[0]_0 ),
        .DRP_START(DRP_START057_out),
        .DRP_X16(DRP_X16059_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE090_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[1] (\pipe_lane[1].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[1]_0 (\pipe_lane[1].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[17:9]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[31:16]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[1]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_2 \pipe_lane[1].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_14),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_43 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_44 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_45 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_46 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_47 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_48 ),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[1].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[1].pipe_eq.pipe_eq_i_n_22 }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .\eq_state_reg[2] (\eq_state_reg[2] ),
        .p_385_out(p_385_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_15),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_16));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_3 \pipe_lane[1].pipe_rate_i 
       (.D(D[1]),
        .GT_TXPMARESET084_out(GT_TXPMARESET084_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_378_out),
        .RATE_DRP_START(p_0_in56_in),
        .RATE_DRP_X16(p_0_in58_in),
        .RATE_DRP_X16X20_MODE(p_0_in89_in),
        .RATE_FSM(\fsm_reg[0]_0 ),
        .RATE_PHYSTATUS(p_359_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\pipe_lane[1].pipe_user_i_n_20 ),
        .RATE_RXRATEDONE(\pipe_lane[1].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[1].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[1].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[1]),
        .RXRATE({\pipe_lane[1].pipe_rate_i_n_15 ,\pipe_lane[1].pipe_rate_i_n_16 ,\pipe_lane[1].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[1].pipe_rate_i_n_11 ,\pipe_lane[1].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[1].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[1].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START078_out),
        .USER_RATE_DONE(\pipe_lane[1].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[1].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[1].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[1] (\pipe_lane[1].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[1]_0 (\pipe_lane[1].pipe_rate_i_n_9 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in85_in(p_0_in85_in),
        .p_0_in87_in(p_0_in87_in),
        .p_1_in8_in(p_1_in8_in_1),
        .p_385_out(p_385_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[1]),
        .\qpllpd_in_reg1_reg[1] (p_388_out),
        .\qpllreset_in_reg1_reg[1] (p_387_out),
        .txelecidle_reg2_reg(\pipe_lane[1].pipe_user_i_n_1 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_4 \pipe_lane[1].pipe_sync_i 
       (.D(\pipe_lane[1].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[1]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0] ),
        .SYNC_GEN3(p_385_out),
        .SYNC_RXCDRLOCK(\pipe_lane[1].pipe_user_i_n_15 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXELECIDLE(SYNC_RXELECIDLE),
        .SYNC_RXPHALIGNDONE_S(\pipe_lane[3].gt_wrapper_i_n_111 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[1].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_DONEM_IN(\pipe_lane[0].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[1].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_11 ),
        .SYNC_TXPHINITDONE(\pipe_lane[7].pipe_user_i_n_4 ),
        .SYNC_TXSYNCDONE(\pipe_lane[1].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START078_out),
        .\cplllock_reg1_reg[1] (\pipe_lane[1].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[1]_0 (\pipe_lane[1].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[1]_1 (\pipe_lane[1].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[1]_2 (\pipe_lane[1].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[1]_3 (\pipe_lane[1].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_2),
        .p_1_in8_in(p_1_in8_in_1),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[1]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[13:7]),
        .\resetovrd_disble.reset_reg[4] (SYNC_RXPHALIGNDONE_M),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[1].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_5 \pipe_lane[1].pipe_user_i 
       (.D(\pipe_lane[1].pipe_user_i_n_15 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_5 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_36 ),
        .PIPE_RXEQ_CONVERGE(\pipe_lane[1].pipe_user_i_n_18 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[1]),
        .Q({\pipe_lane[1].pipe_user_i_n_7 ,\pipe_lane[1].pipe_user_i_n_8 ,\pipe_lane[1].pipe_user_i_n_9 ,\pipe_lane[1].pipe_user_i_n_10 ,\pipe_lane[1].pipe_user_i_n_11 ,\pipe_lane[1].pipe_user_i_n_12 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[1].pipe_user_i_n_6 ),
        .USER_RATE_DONE(\pipe_lane[1].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[1].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[1].pipe_rate_i_n_20 ),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .USER_RXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[1].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[1] (\cplllock_reg1_reg[1] ),
        .\cplllock_reg1_reg[1]_0 (\pipe_lane[1].pipe_user_i_n_19 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[1].pipe_user_i_n_0 ),
        .p_0_in7_in(p_0_in7_in_2),
        .p_1_in8_in(p_1_in8_in_1),
        .p_2_in(p_2_in_0),
        .p_385_out(p_385_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rxstatus(pipe_rxstatus[5]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[1]),
        .\resetdone_reg1_reg[1] (p_396_out),
        .\resetovrd_disble.reset_reg[4]_0 (rxphaligndone_s_reg1_reg),
        .\resetovrd_disble.reset_reg[4]_1 (rxphaligndone_s_reg1_reg_0),
        .\resetovrd_disble.reset_reg[4]_2 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_3 (\pipe_lane[1].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_4 (\pipe_lane[1].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_5 (p_359_out),
        .resetovrd_done_reg1_reg(\pipe_lane[1].pipe_user_i_n_20 ),
        .txelecidle_reg2_reg_0(\pipe_lane[2].pipe_user_i_n_22 ),
        .txelecidle_reg2_reg_1(\pipe_lane[3].pipe_user_i_n_4 ),
        .txphaligndone_reg1_reg(\pipe_lane[1].pipe_user_i_n_1 ),
        .txphaligndone_reg1_reg_0(\pipe_lane[1].pipe_user_i_n_2 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_6 \pipe_lane[2].gt_wrapper_i 
       (.D(D[2]),
        .DRPADDR({\pipe_lane[2].pipe_drp_i_n_7 ,\pipe_lane[2].pipe_drp_i_n_8 ,\pipe_lane[2].pipe_drp_i_n_9 ,\pipe_lane[2].pipe_drp_i_n_10 ,\pipe_lane[2].pipe_drp_i_n_11 ,\pipe_lane[2].pipe_drp_i_n_12 ,\pipe_lane[2].pipe_drp_i_n_13 ,\pipe_lane[2].pipe_drp_i_n_14 ,\pipe_lane[2].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[2].pipe_drp_i_n_18 ,\pipe_lane[2].pipe_drp_i_n_19 ,\pipe_lane[2].pipe_drp_i_n_20 ,\pipe_lane[2].pipe_drp_i_n_21 ,\pipe_lane[2].pipe_drp_i_n_22 ,\pipe_lane[2].pipe_drp_i_n_23 ,\pipe_lane[2].pipe_drp_i_n_24 ,\pipe_lane[2].pipe_drp_i_n_25 ,\pipe_lane[2].pipe_drp_i_n_26 ,\pipe_lane[2].pipe_drp_i_n_27 ,\pipe_lane[2].pipe_drp_i_n_28 ,\pipe_lane[2].pipe_drp_i_n_29 ,\pipe_lane[2].pipe_drp_i_n_30 ,\pipe_lane[2].pipe_drp_i_n_31 ,\pipe_lane[2].pipe_drp_i_n_32 ,\pipe_lane[2].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_6 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_7 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_8 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_9 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_10 ),
        .GT_RXPMARESET0111_out(GT_RXPMARESET0111_out),
        .GT_TXPMARESET0114_out(GT_TXPMARESET0114_out),
        .PIPETX2CHARISK(PIPETX2CHARISK),
        .PIPETX2DATA(PIPETX2DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[2]),
        .Q({\pipe_lane[2].pipe_user_i_n_7 ,\pipe_lane[2].pipe_user_i_n_8 ,\pipe_lane[2].pipe_user_i_n_9 ,\pipe_lane[2].pipe_user_i_n_10 ,\pipe_lane[2].pipe_user_i_n_11 ,\pipe_lane[2].pipe_user_i_n_12 }),
        .RATE_PHYSTATUS(p_303_out),
        .RATE_RXRATEDONE(\pipe_lane[2].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[2].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[2].pipe_rate_i_n_15 ,\pipe_lane[2].pipe_rate_i_n_16 ,\pipe_lane[2].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[2].pipe_rate_i_n_11 ,\pipe_lane[2].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[2].pipe_sync_i_n_13 ),
        .SYNC_TXSYNCDONE(\pipe_lane[2].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[2].pipe_user_i_n_6 ),
        .USER_RXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_2 ),
        .cpllpd(cpllpd[2]),
        .\di_reg[15] (QPLL_QPLLOUTCLK),
        .\di_reg[15]_0 (QPLL_QPLLOUTREFCLK),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .\fsm_reg[0] (\pipe_lane[2].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[2].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[2].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[2].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in115_in(p_0_in115_in),
        .p_0_in117_in(p_0_in117_in),
        .pci_exp_rxn(pci_exp_rxn[2]),
        .pci_exp_rxp(pci_exp_rxp[2]),
        .pci_exp_txn(pci_exp_txn[2]),
        .pci_exp_txp(pci_exp_txp[2]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[44:30]),
        .pipe_eyescandataerror(pipe_eyescandataerror[2]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx2_polarity(pipe_rx2_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[8:6]),
        .pipe_rxcommadet(pipe_rxcommadet[2]),
        .pipe_rxdisperr(pipe_rxdisperr[23:16]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[2]),
        .pipe_rxnotintable(pipe_rxnotintable[23:16]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[2]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[2]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[2]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[8:6]),
        .pipe_rxsyncdone(pipe_rxsyncdone[2]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[2]),
        .pipe_txinhibit(pipe_txinhibit[2]),
        .pipe_txphaligndone(pipe_txphaligndone[2]),
        .pipe_txphinitdone(pipe_txphinitdone[2]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_1),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_2),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[2].pipe_user_i_n_19 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[2].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg),
        .rxphaligndone_s_reg1_reg(rxphaligndone_s_reg1_reg_0),
        .rxsync_donem_reg2_reg(\pipe_lane[2].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[2].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[2].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_7 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_7 ),
        .txpdelecidlemode(txpdelecidlemode[2]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[2].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[2].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[2].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[2].pipe_sync_i_n_20 ),
        .userrdy_reg_rep__3(pipe_reset_i_n_42));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_7 \pipe_lane[2].pipe_drp_i 
       (.DRPADDR({\pipe_lane[2].pipe_drp_i_n_7 ,\pipe_lane[2].pipe_drp_i_n_8 ,\pipe_lane[2].pipe_drp_i_n_9 ,\pipe_lane[2].pipe_drp_i_n_10 ,\pipe_lane[2].pipe_drp_i_n_11 ,\pipe_lane[2].pipe_drp_i_n_12 ,\pipe_lane[2].pipe_drp_i_n_13 ,\pipe_lane[2].pipe_drp_i_n_14 ,\pipe_lane[2].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[2].pipe_drp_i_n_18 ,\pipe_lane[2].pipe_drp_i_n_19 ,\pipe_lane[2].pipe_drp_i_n_20 ,\pipe_lane[2].pipe_drp_i_n_21 ,\pipe_lane[2].pipe_drp_i_n_22 ,\pipe_lane[2].pipe_drp_i_n_23 ,\pipe_lane[2].pipe_drp_i_n_24 ,\pipe_lane[2].pipe_drp_i_n_25 ,\pipe_lane[2].pipe_drp_i_n_26 ,\pipe_lane[2].pipe_drp_i_n_27 ,\pipe_lane[2].pipe_drp_i_n_28 ,\pipe_lane[2].pipe_drp_i_n_29 ,\pipe_lane[2].pipe_drp_i_n_30 ,\pipe_lane[2].pipe_drp_i_n_31 ,\pipe_lane[2].pipe_drp_i_n_32 ,\pipe_lane[2].pipe_drp_i_n_33 }),
        .DRP_DONE(p_322_out),
        .DRP_FSM(\load_cnt_reg[0]_1 ),
        .DRP_START(DRP_START092_out),
        .DRP_X16(DRP_X16094_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE096_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[2] (\pipe_lane[2].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[2]_0 (\pipe_lane[2].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[26:18]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[47:32]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[2]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[2]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_8 \pipe_lane[2].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_17),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_49 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_50 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_51 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_52 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_53 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_54 ),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[2].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[2].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_0 ),
        .p_329_out(p_329_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_18),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_19),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_9 \pipe_lane[2].pipe_rate_i 
       (.D(D[2]),
        .GT_TXPMARESET0114_out(GT_TXPMARESET0114_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_322_out),
        .RATE_DRP_START(p_0_in91_in),
        .RATE_DRP_X16(p_0_in93_in),
        .RATE_DRP_X16X20_MODE(p_0_in95_in),
        .RATE_FSM(\fsm_reg[0]_1 ),
        .RATE_PHYSTATUS(p_303_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RESETOVRD_DONE(\pipe_lane[2].pipe_user_i_n_20 ),
        .RATE_RXRATEDONE(\pipe_lane[2].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[2].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[2].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[2]),
        .RXRATE({\pipe_lane[2].pipe_rate_i_n_15 ,\pipe_lane[2].pipe_rate_i_n_16 ,\pipe_lane[2].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[2].pipe_rate_i_n_11 ,\pipe_lane[2].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[2].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[2].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START055_out),
        .USER_RATE_DONE(\pipe_lane[2].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[2].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[2].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[2] (\pipe_lane[2].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[2]_0 (\pipe_lane[2].pipe_rate_i_n_9 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in115_in(p_0_in115_in),
        .p_0_in117_in(p_0_in117_in),
        .p_0_in7_in(p_0_in7_in_4),
        .p_1_in8_in(p_1_in8_in_5),
        .p_329_out(p_329_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[2]),
        .\qpllpd_in_reg1_reg[2] (p_332_out),
        .\qpllreset_in_reg1_reg[2] (p_331_out),
        .txelecidle_reg2_reg(\pipe_lane[2].pipe_user_i_n_22 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_10 \pipe_lane[2].pipe_sync_i 
       (.D(\pipe_lane[2].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[2]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_0 ),
        .SYNC_GEN3(p_329_out),
        .SYNC_RXCDRLOCK(\pipe_lane[2].pipe_user_i_n_15 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXPHALIGNDONE_S(\pipe_lane[3].gt_wrapper_i_n_111 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[2].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_DONEM_IN(\pipe_lane[0].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[2].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_10 ),
        .SYNC_TXPHINITDONE(\pipe_lane[7].pipe_user_i_n_4 ),
        .SYNC_TXSYNCDONE(\pipe_lane[2].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START055_out),
        .\cplllock_reg1_reg[2] (\pipe_lane[2].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[2]_0 (\pipe_lane[2].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[2]_1 (\pipe_lane[2].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[2]_2 (\pipe_lane[2].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[2]_3 (\pipe_lane[2].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_4),
        .p_1_in8_in(p_1_in8_in_5),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[2]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[20:14]),
        .\resetovrd_disble.reset_reg[4] (rxelecidle_reg1_reg),
        .\resetovrd_disble.reset_reg[4]_0 (SYNC_RXPHALIGNDONE_M),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[2].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_11 \pipe_lane[2].pipe_user_i 
       (.D(\pipe_lane[2].pipe_user_i_n_15 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_10 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_37 ),
        .PIPE_RXEQ_CONVERGE(\pipe_lane[2].pipe_user_i_n_18 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[2]),
        .Q({\pipe_lane[2].pipe_user_i_n_7 ,\pipe_lane[2].pipe_user_i_n_8 ,\pipe_lane[2].pipe_user_i_n_9 ,\pipe_lane[2].pipe_user_i_n_10 ,\pipe_lane[2].pipe_user_i_n_11 ,\pipe_lane[2].pipe_user_i_n_12 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[2].pipe_user_i_n_6 ),
        .USER_RATE_DONE(\pipe_lane[2].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[2].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[2].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[2].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[2] (\cplllock_reg1_reg[2] ),
        .\cplllock_reg1_reg[2]_0 (\pipe_lane[2].pipe_user_i_n_19 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[2].pipe_user_i_n_4 ),
        .p_0_in7_in(p_0_in7_in_4),
        .p_0_in7_in_1(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in_5),
        .p_1_in8_in_0(p_1_in8_in),
        .p_2_in(p_2_in_3),
        .p_329_out(p_329_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rxstatus(pipe_rxstatus[8]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone({pipe_txphaligndone[2],pipe_txphaligndone[0]}),
        .pipe_txphinitdone(pipe_txphinitdone[2]),
        .\resetdone_reg1_reg[2] (p_340_out),
        .\resetovrd_disble.reset_reg[4]_0 (rxphaligndone_s_reg1_reg_0),
        .\resetovrd_disble.reset_reg[4]_1 (rxphaligndone_s_reg1_reg),
        .\resetovrd_disble.reset_reg[4]_2 (\pipe_lane[2].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_3 (\pipe_lane[2].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_4 (p_303_out),
        .resetovrd_done_reg1_reg(\pipe_lane[2].pipe_user_i_n_20 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg),
        .txelecidle_reg2_reg_0(\pipe_lane[1].pipe_user_i_n_1 ),
        .txelecidle_reg2_reg_1(\pipe_lane[0].pipe_user_i_n_1 ),
        .txphaligndone_reg1_reg(\pipe_lane[2].pipe_user_i_n_0 ),
        .txphaligndone_reg1_reg_0(\pipe_lane[2].pipe_user_i_n_22 ),
        .txphinitdone_reg1_reg(\pipe_lane[2].pipe_user_i_n_3 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_12 \pipe_lane[3].gt_wrapper_i 
       (.D(D[3]),
        .DRPADDR({\pipe_lane[3].pipe_drp_i_n_7 ,\pipe_lane[3].pipe_drp_i_n_8 ,\pipe_lane[3].pipe_drp_i_n_9 ,\pipe_lane[3].pipe_drp_i_n_10 ,\pipe_lane[3].pipe_drp_i_n_11 ,\pipe_lane[3].pipe_drp_i_n_12 ,\pipe_lane[3].pipe_drp_i_n_13 ,\pipe_lane[3].pipe_drp_i_n_14 ,\pipe_lane[3].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[3].pipe_drp_i_n_18 ,\pipe_lane[3].pipe_drp_i_n_19 ,\pipe_lane[3].pipe_drp_i_n_20 ,\pipe_lane[3].pipe_drp_i_n_21 ,\pipe_lane[3].pipe_drp_i_n_22 ,\pipe_lane[3].pipe_drp_i_n_23 ,\pipe_lane[3].pipe_drp_i_n_24 ,\pipe_lane[3].pipe_drp_i_n_25 ,\pipe_lane[3].pipe_drp_i_n_26 ,\pipe_lane[3].pipe_drp_i_n_27 ,\pipe_lane[3].pipe_drp_i_n_28 ,\pipe_lane[3].pipe_drp_i_n_29 ,\pipe_lane[3].pipe_drp_i_n_30 ,\pipe_lane[3].pipe_drp_i_n_31 ,\pipe_lane[3].pipe_drp_i_n_32 ,\pipe_lane[3].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_11 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_12 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_13 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_14 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_15 ),
        .GT_RXPMARESET044_out(GT_RXPMARESET044_out),
        .GT_TXPMARESET047_out(GT_TXPMARESET047_out),
        .PIPETX3CHARISK(PIPETX3CHARISK),
        .PIPETX3DATA(PIPETX3DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[3]),
        .Q({\pipe_lane[3].pipe_user_i_n_14 ,\pipe_lane[3].pipe_user_i_n_15 ,\pipe_lane[3].pipe_user_i_n_16 ,\pipe_lane[3].pipe_user_i_n_17 ,\pipe_lane[3].pipe_user_i_n_18 ,\pipe_lane[3].pipe_user_i_n_19 }),
        .RATE_PHYSTATUS(p_247_out),
        .RATE_RXRATEDONE(\pipe_lane[3].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[3].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[3].pipe_rate_i_n_15 ,\pipe_lane[3].pipe_rate_i_n_16 ,\pipe_lane[3].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[3].pipe_rate_i_n_11 ,\pipe_lane[3].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[3].pipe_sync_i_n_13 ),
        .SYNC_TXSYNCDONE(\pipe_lane[3].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[3].pipe_user_i_n_13 ),
        .USER_RXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_5 ),
        .cpllpd(cpllpd[3]),
        .\di_reg[15] (QPLL_QPLLOUTCLK),
        .\di_reg[15]_0 (QPLL_QPLLOUTREFCLK),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .\fsm_reg[0] (\pipe_lane[3].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[3].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[3].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[3].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in48_in(p_0_in48_in),
        .p_0_in50_in(p_0_in50_in),
        .pci_exp_rxn(pci_exp_rxn[3]),
        .pci_exp_rxp(pci_exp_rxp[3]),
        .pci_exp_txn(pci_exp_txn[3]),
        .pci_exp_txp(pci_exp_txp[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[59:45]),
        .pipe_eyescandataerror(pipe_eyescandataerror[3]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx3_polarity(pipe_rx3_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[11:9]),
        .pipe_rxcommadet(pipe_rxcommadet[3]),
        .pipe_rxdisperr(pipe_rxdisperr[31:24]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[3]),
        .pipe_rxnotintable(pipe_rxnotintable[31:24]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[3]),
        .pipe_rxphaligndone(pipe_rxphaligndone[0]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[3]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[3]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[11:9]),
        .pipe_rxsyncdone(pipe_rxsyncdone[3]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[3]),
        .pipe_txinhibit(pipe_txinhibit[3]),
        .pipe_txphaligndone(pipe_txphaligndone[3]),
        .pipe_txphinitdone(pipe_txphinitdone[3]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_3),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_4),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[3].pipe_user_i_n_26 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .\resetovrd_disble.reset_reg[4]_1 (rxphaligndone_s_reg1_reg),
        .\resetovrd_disble.reset_reg[4]_2 (rxphaligndone_s_reg1_reg_0),
        .\resetovrd_disble.reset_reg[4]_3 (pipe_rxphaligndone[4:1]),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[3].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg_0),
        .rxphaligndone_s_reg1_reg(\pipe_lane[3].gt_wrapper_i_n_111 ),
        .rxsync_donem_reg2_reg(\pipe_lane[3].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[3].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[3].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_7 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_7 ),
        .txpdelecidlemode(txpdelecidlemode[3]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[3].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[3].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[3].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[3].pipe_sync_i_n_20 ),
        .userrdy_reg_rep__2(pipe_reset_i_n_41));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_13 \pipe_lane[3].pipe_drp_i 
       (.DRPADDR({\pipe_lane[3].pipe_drp_i_n_7 ,\pipe_lane[3].pipe_drp_i_n_8 ,\pipe_lane[3].pipe_drp_i_n_9 ,\pipe_lane[3].pipe_drp_i_n_10 ,\pipe_lane[3].pipe_drp_i_n_11 ,\pipe_lane[3].pipe_drp_i_n_12 ,\pipe_lane[3].pipe_drp_i_n_13 ,\pipe_lane[3].pipe_drp_i_n_14 ,\pipe_lane[3].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[3].pipe_drp_i_n_18 ,\pipe_lane[3].pipe_drp_i_n_19 ,\pipe_lane[3].pipe_drp_i_n_20 ,\pipe_lane[3].pipe_drp_i_n_21 ,\pipe_lane[3].pipe_drp_i_n_22 ,\pipe_lane[3].pipe_drp_i_n_23 ,\pipe_lane[3].pipe_drp_i_n_24 ,\pipe_lane[3].pipe_drp_i_n_25 ,\pipe_lane[3].pipe_drp_i_n_26 ,\pipe_lane[3].pipe_drp_i_n_27 ,\pipe_lane[3].pipe_drp_i_n_28 ,\pipe_lane[3].pipe_drp_i_n_29 ,\pipe_lane[3].pipe_drp_i_n_30 ,\pipe_lane[3].pipe_drp_i_n_31 ,\pipe_lane[3].pipe_drp_i_n_32 ,\pipe_lane[3].pipe_drp_i_n_33 }),
        .DRP_DONE(p_266_out),
        .DRP_FSM(\load_cnt_reg[0]_2 ),
        .DRP_START(DRP_START098_out),
        .DRP_X16(DRP_X160100_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0102_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[3] (\pipe_lane[3].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[3]_0 (\pipe_lane[3].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[35:27]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[63:48]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[3]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_14 \pipe_lane[3].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_20),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_55 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_56 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_57 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_58 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_59 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_60 ),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[3].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[3].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_1 ),
        .p_273_out(p_273_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_21),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_22),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg_0));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_15 \pipe_lane[3].pipe_rate_i 
       (.D(D[3]),
        .GT_TXPMARESET047_out(GT_TXPMARESET047_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_266_out),
        .RATE_DRP_START(p_0_in97_in),
        .RATE_DRP_X16(p_0_in99_in),
        .RATE_DRP_X16X20_MODE(p_0_in101_in),
        .RATE_FSM(\fsm_reg[0]_2 ),
        .RATE_PHYSTATUS(p_247_out),
        .RATE_RESETOVRD_DONE(\pipe_lane[3].pipe_user_i_n_27 ),
        .RATE_RXRATEDONE(\pipe_lane[3].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[3].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[3].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[3]),
        .RXRATE({\pipe_lane[3].pipe_rate_i_n_15 ,\pipe_lane[3].pipe_rate_i_n_16 ,\pipe_lane[3].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[3].pipe_rate_i_n_11 ,\pipe_lane[3].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[3].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[3].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START053_out),
        .USER_RATE_DONE(\pipe_lane[3].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[3].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[3].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[3] (\pipe_lane[3].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[3]_0 (\pipe_lane[3].pipe_rate_i_n_9 ),
        .\di_reg[15] (QPLL_QPLLLOCK),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in48_in(p_0_in48_in),
        .p_0_in50_in(p_0_in50_in),
        .p_0_in7_in(p_0_in7_in_8),
        .p_1_in8_in(p_1_in8_in_7),
        .p_273_out(p_273_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[3]),
        .\qpllpd_in_reg1_reg[3] (p_276_out),
        .\qpllreset_in_reg1_reg[3] (p_275_out),
        .txelecidle_reg2_reg(\pipe_lane[3].pipe_user_i_n_3 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_16 \pipe_lane[3].pipe_sync_i 
       (.D(\pipe_lane[3].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[3]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_1 ),
        .SYNC_GEN3(p_273_out),
        .SYNC_RXCDRLOCK(\pipe_lane[3].pipe_user_i_n_22 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[3].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_DONEM_IN(\pipe_lane[0].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[3].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_10 ),
        .SYNC_TXSYNCDONE(\pipe_lane[3].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START053_out),
        .\cplllock_reg1_reg[3] (\pipe_lane[3].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[3]_0 (\pipe_lane[3].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[3]_1 (\pipe_lane[3].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[3]_2 (\pipe_lane[3].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[3]_3 (\pipe_lane[3].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_8),
        .p_1_in8_in(p_1_in8_in_7),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[3]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[27:21]),
        .\resetovrd_disble.reset_reg[4] (rxelecidle_reg1_reg_0),
        .\resetovrd_disble.reset_reg[4]_0 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[3].gt_wrapper_i_n_111 ),
        .txcompliance_reg2_reg(\pipe_lane[7].pipe_user_i_n_4 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[3].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_17 \pipe_lane[3].pipe_user_i 
       (.D(\pipe_lane[3].pipe_user_i_n_22 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_15 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_38 ),
        .PIPE_RXEQ_CONVERGE(\pipe_lane[3].pipe_user_i_n_25 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[3]),
        .Q({\pipe_lane[3].pipe_user_i_n_14 ,\pipe_lane[3].pipe_user_i_n_15 ,\pipe_lane[3].pipe_user_i_n_16 ,\pipe_lane[3].pipe_user_i_n_17 ,\pipe_lane[3].pipe_user_i_n_18 ,\pipe_lane[3].pipe_user_i_n_19 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .USER_OOBCLK(\pipe_lane[3].pipe_user_i_n_13 ),
        .USER_RATE_DONE(\pipe_lane[3].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[3].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[3].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[3].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[1] (\pipe_lane[3].pipe_user_i_n_8 ),
        .\cplllock_reg1_reg[3] (\pipe_lane[3].pipe_user_i_n_7 ),
        .\cplllock_reg1_reg[3]_0 (\cplllock_reg1_reg[3] ),
        .\cplllock_reg1_reg[3]_1 (\pipe_lane[3].pipe_user_i_n_26 ),
        .\cplllock_reg1_reg[5] (\pipe_lane[3].pipe_user_i_n_6 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[3].pipe_user_i_n_4 ),
        .\cplllock_reg1_reg[7]_0 (\pipe_lane[3].pipe_user_i_n_5 ),
        .p_0_in7_in(p_0_in7_in_8),
        .p_0_in7_in_1(p_0_in7_in_10),
        .p_1_in8_in(p_1_in8_in_7),
        .p_1_in8_in_0(p_1_in8_in_11),
        .p_273_out(p_273_out),
        .p_2_in(p_2_in_6),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxphaligndone(pipe_rxphaligndone[1:0]),
        .pipe_rxstatus(pipe_rxstatus[11]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[3:0]),
        .\resetdone_reg1_reg[3] (p_284_out),
        .\resetovrd_disble.reset_reg[4]_0 (pipe_txphaligndone[6]),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[3].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_2 (\pipe_lane[3].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_3 (p_247_out),
        .resetovrd_done_reg1_reg(\pipe_lane[3].pipe_user_i_n_27 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg_0),
        .txcompliance_reg2_reg_0(\pipe_lane[7].pipe_user_i_n_0 ),
        .txcompliance_reg2_reg_1(\pipe_lane[1].pipe_user_i_n_2 ),
        .txelecidle_reg2_reg_0(\pipe_lane[6].pipe_user_i_n_26 ),
        .txelecidle_reg2_reg_1(\pipe_lane[5].pipe_user_i_n_0 ),
        .txelecidle_reg2_reg_2(\pipe_lane[2].pipe_user_i_n_0 ),
        .txelecidle_reg2_reg_3(\pipe_lane[1].pipe_user_i_n_1 ),
        .txelecidle_reg2_reg_4(\pipe_lane[0].pipe_user_i_n_1 ),
        .txelecidle_reg2_reg_5(\pipe_lane[2].pipe_user_i_n_22 ),
        .txphaligndone_reg1_reg(\pipe_lane[3].pipe_user_i_n_3 ),
        .txphaligndone_reg1_reg_0(\pipe_lane[3].pipe_user_i_n_9 ),
        .txphaligndone_reg1_reg_1(\pipe_lane[3].pipe_user_i_n_10 ),
        .txphaligndone_reg1_reg_2(\pipe_lane[3].pipe_user_i_n_11 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_18 \pipe_lane[4].gt_wrapper_i 
       (.D(D[4]),
        .DRPADDR({\pipe_lane[4].pipe_drp_i_n_7 ,\pipe_lane[4].pipe_drp_i_n_8 ,\pipe_lane[4].pipe_drp_i_n_9 ,\pipe_lane[4].pipe_drp_i_n_10 ,\pipe_lane[4].pipe_drp_i_n_11 ,\pipe_lane[4].pipe_drp_i_n_12 ,\pipe_lane[4].pipe_drp_i_n_13 ,\pipe_lane[4].pipe_drp_i_n_14 ,\pipe_lane[4].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[4].pipe_drp_i_n_18 ,\pipe_lane[4].pipe_drp_i_n_19 ,\pipe_lane[4].pipe_drp_i_n_20 ,\pipe_lane[4].pipe_drp_i_n_21 ,\pipe_lane[4].pipe_drp_i_n_22 ,\pipe_lane[4].pipe_drp_i_n_23 ,\pipe_lane[4].pipe_drp_i_n_24 ,\pipe_lane[4].pipe_drp_i_n_25 ,\pipe_lane[4].pipe_drp_i_n_26 ,\pipe_lane[4].pipe_drp_i_n_27 ,\pipe_lane[4].pipe_drp_i_n_28 ,\pipe_lane[4].pipe_drp_i_n_29 ,\pipe_lane[4].pipe_drp_i_n_30 ,\pipe_lane[4].pipe_drp_i_n_31 ,\pipe_lane[4].pipe_drp_i_n_32 ,\pipe_lane[4].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_16 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_17 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_18 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_19 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_20 ),
        .GT_RXPMARESET034_out(GT_RXPMARESET034_out),
        .GT_TXPMARESET037_out(GT_TXPMARESET037_out),
        .PIPETX4CHARISK(PIPETX4CHARISK),
        .PIPETX4DATA(PIPETX4DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[4]),
        .Q({\pipe_lane[4].pipe_user_i_n_5 ,\pipe_lane[4].pipe_user_i_n_6 ,\pipe_lane[4].pipe_user_i_n_7 ,\pipe_lane[4].pipe_user_i_n_8 ,\pipe_lane[4].pipe_user_i_n_9 ,\pipe_lane[4].pipe_user_i_n_10 }),
        .QPLL_QPLLOUTCLK(\cplllock_reg1_reg[7] ),
        .QPLL_QPLLOUTREFCLK(\cplllock_reg1_reg[7]_0 ),
        .RATE_PHYSTATUS(p_186_out),
        .RATE_RXRATEDONE(\pipe_lane[4].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[4].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[4].pipe_rate_i_n_15 ,\pipe_lane[4].pipe_rate_i_n_16 ,\pipe_lane[4].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[4].pipe_rate_i_n_11 ,\pipe_lane[4].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[4].pipe_sync_i_n_13 ),
        .SYNC_TXSYNCDONE(\pipe_lane[4].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[4].pipe_user_i_n_4 ),
        .USER_RXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_1 ),
        .cpllpd(cpllpd[4]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .\fsm_reg[0] (\pipe_lane[4].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[4].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[4].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[4].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in40_in(p_0_in40_in),
        .pci_exp_rxn(pci_exp_rxn[4]),
        .pci_exp_rxp(pci_exp_rxp[4]),
        .pci_exp_txn(pci_exp_txn[4]),
        .pci_exp_txp(pci_exp_txp[4]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[74:60]),
        .pipe_eyescandataerror(pipe_eyescandataerror[4]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx4_polarity(pipe_rx4_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[14:12]),
        .pipe_rxcommadet(pipe_rxcommadet[4]),
        .pipe_rxdisperr(pipe_rxdisperr[39:32]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[4]),
        .pipe_rxnotintable(pipe_rxnotintable[39:32]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[4]),
        .pipe_rxphaligndone(pipe_rxphaligndone[1]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[4]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[4]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[14:12]),
        .pipe_rxsyncdone(pipe_rxsyncdone[4]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[4]),
        .pipe_txinhibit(pipe_txinhibit[4]),
        .pipe_txphaligndone(pipe_txphaligndone[4]),
        .pipe_txphinitdone(pipe_txphinitdone[4]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_5),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_6),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[4].pipe_user_i_n_17 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[4].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg_1),
        .rxsync_donem_reg2_reg(\pipe_lane[4].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[4].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[4].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_6 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_6 ),
        .txpdelecidlemode(txpdelecidlemode[4]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[4].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[4].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[4].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[4].pipe_sync_i_n_20 ),
        .userrdy_reg_rep__1(pipe_reset_i_n_40));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_19 \pipe_lane[4].pipe_drp_i 
       (.DRPADDR({\pipe_lane[4].pipe_drp_i_n_7 ,\pipe_lane[4].pipe_drp_i_n_8 ,\pipe_lane[4].pipe_drp_i_n_9 ,\pipe_lane[4].pipe_drp_i_n_10 ,\pipe_lane[4].pipe_drp_i_n_11 ,\pipe_lane[4].pipe_drp_i_n_12 ,\pipe_lane[4].pipe_drp_i_n_13 ,\pipe_lane[4].pipe_drp_i_n_14 ,\pipe_lane[4].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[4].pipe_drp_i_n_18 ,\pipe_lane[4].pipe_drp_i_n_19 ,\pipe_lane[4].pipe_drp_i_n_20 ,\pipe_lane[4].pipe_drp_i_n_21 ,\pipe_lane[4].pipe_drp_i_n_22 ,\pipe_lane[4].pipe_drp_i_n_23 ,\pipe_lane[4].pipe_drp_i_n_24 ,\pipe_lane[4].pipe_drp_i_n_25 ,\pipe_lane[4].pipe_drp_i_n_26 ,\pipe_lane[4].pipe_drp_i_n_27 ,\pipe_lane[4].pipe_drp_i_n_28 ,\pipe_lane[4].pipe_drp_i_n_29 ,\pipe_lane[4].pipe_drp_i_n_30 ,\pipe_lane[4].pipe_drp_i_n_31 ,\pipe_lane[4].pipe_drp_i_n_32 ,\pipe_lane[4].pipe_drp_i_n_33 }),
        .DRP_DONE(p_210_out),
        .DRP_FSM(\load_cnt_reg[0]_3 ),
        .DRP_START(DRP_START0124_out),
        .DRP_X16(DRP_X160126_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0128_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[4] (\pipe_lane[4].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[4]_0 (\pipe_lane[4].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[44:36]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[79:64]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[4]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[4]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_20 \pipe_lane[4].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_23),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_61 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_62 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_63 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_64 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_65 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_66 ),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[4].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[4].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_2 ),
        .p_217_out(p_217_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_24),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_25),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg_1));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_common_21 \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.QPLL_DRP_DONE(p_199_out),
        .QPLL_DRP_GEN3(\pipe_lane[6].pipe_rate_i_n_9 ),
        .QPLL_DRP_OVRD(qrst_ovrd),
        .QPLL_DRP_START(qrst_drp_start),
        .QPLL_QPLLLOCK(qplllock_reg1_reg),
        .QPLL_QPLLOUTCLK(\cplllock_reg1_reg[7] ),
        .QPLL_QPLLOUTREFCLK(\cplllock_reg1_reg[7]_0 ),
        .QPLL_QPLLPD(\qpll_reset.qpll_reset_i_n_1 ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .pipe_dclk_in(pipe_dclk_in),
        .qrst_qpllreset(qrst_qpllreset),
        .sys_clk(sys_clk));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_22 \pipe_lane[4].pipe_rate_i 
       (.D(D[4]),
        .GT_TXPMARESET037_out(GT_TXPMARESET037_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_210_out),
        .RATE_DRP_START(p_0_in123_in),
        .RATE_DRP_X16(p_0_in125_in),
        .RATE_DRP_X16X20_MODE(p_0_in127_in),
        .RATE_FSM(\fsm_reg[0]_3 ),
        .RATE_PHYSTATUS(p_186_out),
        .RATE_QPLLLOCK(qplllock_reg1_reg),
        .RATE_RESETOVRD_DONE(\pipe_lane[4].pipe_user_i_n_18 ),
        .RATE_RXRATEDONE(\pipe_lane[4].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[4].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[4].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[4]),
        .RXRATE({\pipe_lane[4].pipe_rate_i_n_15 ,\pipe_lane[4].pipe_rate_i_n_16 ,\pipe_lane[4].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[4].pipe_rate_i_n_11 ,\pipe_lane[4].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[4].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[4].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0122_out),
        .USER_RATE_DONE(\pipe_lane[4].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[4].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[4].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[4] (\pipe_lane[4].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[4]_0 (\pipe_lane[4].pipe_rate_i_n_9 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in40_in(p_0_in40_in),
        .p_0_in7_in(p_0_in7_in_10),
        .p_1_in8_in(p_1_in8_in_11),
        .p_217_out(p_217_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[4]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[4]),
        .\qpllpd_in_reg1_reg[4] (p_220_out),
        .\qpllreset_in_reg1_reg[4] (p_219_out),
        .txelecidle_reg2_reg(\pipe_lane[4].pipe_user_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_23 \pipe_lane[4].pipe_sync_i 
       (.D(\pipe_lane[4].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[4]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_2 ),
        .SYNC_GEN3(p_217_out),
        .SYNC_RXCDRLOCK(\pipe_lane[4].pipe_user_i_n_13 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[4].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[4].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_9 ),
        .SYNC_TXSYNCDONE(\pipe_lane[4].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0122_out),
        .\cplllock_reg1_reg[4] (\pipe_lane[4].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[4]_0 (\pipe_lane[4].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[4]_1 (\pipe_lane[4].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[4]_2 (\pipe_lane[4].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[4]_3 (\pipe_lane[4].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_10),
        .p_1_in8_in(p_1_in8_in_11),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[4]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[34:28]),
        .\resetovrd_disble.reset_reg[4] (rxelecidle_reg1_reg_1),
        .\resetovrd_disble.reset_reg[4]_0 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[3].gt_wrapper_i_n_111 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2]_0 (\pipe_lane[0].pipe_sync_i_n_13 ),
        .txcompliance_reg2_reg(\pipe_lane[7].pipe_user_i_n_4 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[4].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_24 \pipe_lane[4].pipe_user_i 
       (.D(\pipe_lane[4].pipe_user_i_n_13 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_20 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_39 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[4]),
        .Q({\pipe_lane[4].pipe_user_i_n_5 ,\pipe_lane[4].pipe_user_i_n_6 ,\pipe_lane[4].pipe_user_i_n_7 ,\pipe_lane[4].pipe_user_i_n_8 ,\pipe_lane[4].pipe_user_i_n_9 ,\pipe_lane[4].pipe_user_i_n_10 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[4]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[4].pipe_user_i_n_4 ),
        .USER_RATE_DONE(\pipe_lane[4].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[4].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[4].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[4].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[4] (\cplllock_reg1_reg[4] ),
        .\cplllock_reg1_reg[4]_0 (\pipe_lane[4].pipe_user_i_n_17 ),
        .\cplllock_reg1_reg[6] (\pipe_lane[4].pipe_user_i_n_16 ),
        .\fsm_reg[0] (\pipe_lane[4].pipe_user_i_n_20 ),
        .p_0_in7_in(p_0_in7_in_10),
        .p_0_in7_in_1(p_0_in7_in_12),
        .p_1_in8_in(p_1_in8_in_11),
        .p_1_in8_in_0(p_1_in8_in_13),
        .p_217_out(p_217_out),
        .p_2_in(p_2_in_9),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[4]),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rxstatus(pipe_rxstatus[14]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphinitdone(pipe_txphinitdone[5:4]),
        .\resetdone_reg1_reg[4] (p_228_out),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[4].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[4].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_2 (p_186_out),
        .resetovrd_done_reg1_reg(\pipe_lane[4].pipe_user_i_n_18 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg_1),
        .txphinitdone_reg1_reg(\pipe_lane[4].pipe_user_i_n_0 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_25 \pipe_lane[5].gt_wrapper_i 
       (.D(D[5]),
        .DRPADDR({\pipe_lane[5].pipe_drp_i_n_7 ,\pipe_lane[5].pipe_drp_i_n_8 ,\pipe_lane[5].pipe_drp_i_n_9 ,\pipe_lane[5].pipe_drp_i_n_10 ,\pipe_lane[5].pipe_drp_i_n_11 ,\pipe_lane[5].pipe_drp_i_n_12 ,\pipe_lane[5].pipe_drp_i_n_13 ,\pipe_lane[5].pipe_drp_i_n_14 ,\pipe_lane[5].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[5].pipe_drp_i_n_18 ,\pipe_lane[5].pipe_drp_i_n_19 ,\pipe_lane[5].pipe_drp_i_n_20 ,\pipe_lane[5].pipe_drp_i_n_21 ,\pipe_lane[5].pipe_drp_i_n_22 ,\pipe_lane[5].pipe_drp_i_n_23 ,\pipe_lane[5].pipe_drp_i_n_24 ,\pipe_lane[5].pipe_drp_i_n_25 ,\pipe_lane[5].pipe_drp_i_n_26 ,\pipe_lane[5].pipe_drp_i_n_27 ,\pipe_lane[5].pipe_drp_i_n_28 ,\pipe_lane[5].pipe_drp_i_n_29 ,\pipe_lane[5].pipe_drp_i_n_30 ,\pipe_lane[5].pipe_drp_i_n_31 ,\pipe_lane[5].pipe_drp_i_n_32 ,\pipe_lane[5].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_21 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_22 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_23 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_24 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_25 ),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .GT_TXPMARESET024_out(GT_TXPMARESET024_out),
        .PIPETX5CHARISK(PIPETX5CHARISK),
        .PIPETX5DATA(PIPETX5DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[5]),
        .Q({\pipe_lane[5].pipe_user_i_n_6 ,\pipe_lane[5].pipe_user_i_n_7 ,\pipe_lane[5].pipe_user_i_n_8 ,\pipe_lane[5].pipe_user_i_n_9 ,\pipe_lane[5].pipe_user_i_n_10 ,\pipe_lane[5].pipe_user_i_n_11 }),
        .RATE_PHYSTATUS(p_130_out),
        .RATE_RXRATEDONE(\pipe_lane[5].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[5].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[5].pipe_rate_i_n_15 ,\pipe_lane[5].pipe_rate_i_n_16 ,\pipe_lane[5].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[5].pipe_rate_i_n_11 ,\pipe_lane[5].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[5].pipe_sync_i_n_13 ),
        .SYNC_TXSYNCDONE(\pipe_lane[5].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[5].pipe_user_i_n_5 ),
        .USER_RXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_6 ),
        .cpllpd(cpllpd[5]),
        .\di_reg[15] (\cplllock_reg1_reg[7] ),
        .\di_reg[15]_0 (\cplllock_reg1_reg[7]_0 ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .\fsm_reg[0] (\pipe_lane[5].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[5].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[5].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[5].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .pci_exp_rxn(pci_exp_rxn[5]),
        .pci_exp_rxp(pci_exp_rxp[5]),
        .pci_exp_txn(pci_exp_txn[5]),
        .pci_exp_txp(pci_exp_txp[5]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[89:75]),
        .pipe_eyescandataerror(pipe_eyescandataerror[5]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx5_polarity(pipe_rx5_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[17:15]),
        .pipe_rxcommadet(pipe_rxcommadet[5]),
        .pipe_rxdisperr(pipe_rxdisperr[47:40]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[5]),
        .pipe_rxnotintable(pipe_rxnotintable[47:40]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[5]),
        .pipe_rxphaligndone(pipe_rxphaligndone[2]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[5]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[5]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[17:15]),
        .pipe_rxsyncdone(pipe_rxsyncdone[5]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[5]),
        .pipe_txinhibit(pipe_txinhibit[5]),
        .pipe_txphaligndone(pipe_txphaligndone[5]),
        .pipe_txphinitdone(pipe_txphinitdone[5]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_7),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_8),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[5].pipe_user_i_n_18 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[5].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg_2),
        .rxsync_donem_reg2_reg(\pipe_lane[5].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[5].pipe_sync_i_n_18 ),
        .rxvalid_reg1_reg(\pipe_lane[5].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_6 ),
        .txelecidle_reg2_reg_0(\pipe_lane[3].pipe_user_i_n_6 ),
        .txpdelecidlemode(txpdelecidlemode[5]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[5].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[5].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[5].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[5].pipe_sync_i_n_20 ),
        .userrdy_reg_rep__0(pipe_reset_i_n_39));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_26 \pipe_lane[5].pipe_drp_i 
       (.DRPADDR({\pipe_lane[5].pipe_drp_i_n_7 ,\pipe_lane[5].pipe_drp_i_n_8 ,\pipe_lane[5].pipe_drp_i_n_9 ,\pipe_lane[5].pipe_drp_i_n_10 ,\pipe_lane[5].pipe_drp_i_n_11 ,\pipe_lane[5].pipe_drp_i_n_12 ,\pipe_lane[5].pipe_drp_i_n_13 ,\pipe_lane[5].pipe_drp_i_n_14 ,\pipe_lane[5].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[5].pipe_drp_i_n_18 ,\pipe_lane[5].pipe_drp_i_n_19 ,\pipe_lane[5].pipe_drp_i_n_20 ,\pipe_lane[5].pipe_drp_i_n_21 ,\pipe_lane[5].pipe_drp_i_n_22 ,\pipe_lane[5].pipe_drp_i_n_23 ,\pipe_lane[5].pipe_drp_i_n_24 ,\pipe_lane[5].pipe_drp_i_n_25 ,\pipe_lane[5].pipe_drp_i_n_26 ,\pipe_lane[5].pipe_drp_i_n_27 ,\pipe_lane[5].pipe_drp_i_n_28 ,\pipe_lane[5].pipe_drp_i_n_29 ,\pipe_lane[5].pipe_drp_i_n_30 ,\pipe_lane[5].pipe_drp_i_n_31 ,\pipe_lane[5].pipe_drp_i_n_32 ,\pipe_lane[5].pipe_drp_i_n_33 }),
        .DRP_DONE(p_149_out),
        .DRP_FSM(\load_cnt_reg[0]_4 ),
        .DRP_START(DRP_START0104_out),
        .DRP_X16(DRP_X160106_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0108_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[5] (\pipe_lane[5].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[5]_0 (\pipe_lane[5].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[53:45]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[95:80]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[5]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[5]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_27 \pipe_lane[5].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_26),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_67 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_68 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_69 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_70 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_71 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_72 ),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[5].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[5].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_3 ),
        .p_156_out(p_156_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_27),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_28),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg_2));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_28 \pipe_lane[5].pipe_rate_i 
       (.D(D[5]),
        .GT_TXPMARESET024_out(GT_TXPMARESET024_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_149_out),
        .RATE_DRP_START(p_0_in103_in),
        .RATE_DRP_X16(p_0_in105_in),
        .RATE_DRP_X16X20_MODE(p_0_in107_in),
        .RATE_FSM(\fsm_reg[0]_4 ),
        .RATE_PHYSTATUS(p_130_out),
        .RATE_QPLLLOCK(qplllock_reg1_reg),
        .RATE_RESETOVRD_DONE(\pipe_lane[5].pipe_user_i_n_19 ),
        .RATE_RXRATEDONE(\pipe_lane[5].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[5].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[5].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[5]),
        .RXRATE({\pipe_lane[5].pipe_rate_i_n_15 ,\pipe_lane[5].pipe_rate_i_n_16 ,\pipe_lane[5].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[5].pipe_rate_i_n_11 ,\pipe_lane[5].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[5].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[5].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START030_out),
        .USER_RATE_DONE(\pipe_lane[5].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[5].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[5].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[5] (\pipe_lane[5].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[5]_0 (\pipe_lane[5].pipe_rate_i_n_9 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .p_0_in7_in(p_0_in7_in_12),
        .p_156_out(p_156_out),
        .p_1_in8_in(p_1_in8_in_13),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[5]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[5]),
        .\qpllpd_in_reg1_reg[5] (p_159_out),
        .\qpllreset_in_reg1_reg[5] (p_158_out),
        .txelecidle_reg2_reg(\pipe_lane[5].pipe_user_i_n_21 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_29 \pipe_lane[5].pipe_sync_i 
       (.D(\pipe_lane[5].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE(rate_idle[5]),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_3 ),
        .SYNC_GEN3(p_156_out),
        .SYNC_RXCDRLOCK(\pipe_lane[5].pipe_user_i_n_14 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[5].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[5].pipe_rate_i_n_5 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXPHALIGNDONE(\pipe_lane[3].pipe_user_i_n_9 ),
        .SYNC_TXSYNCDONE(\pipe_lane[5].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START030_out),
        .\cplllock_reg1_reg[5] (\pipe_lane[5].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[5]_0 (\pipe_lane[5].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[5]_1 (\pipe_lane[5].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[5]_2 (\pipe_lane[5].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[5]_3 (\pipe_lane[5].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_12),
        .p_1_in8_in(p_1_in8_in_13),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[5]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[41:35]),
        .\resetovrd_disble.reset_reg[4] (rxelecidle_reg1_reg_2),
        .\resetovrd_disble.reset_reg[4]_0 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[3].gt_wrapper_i_n_111 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2]_0 (\pipe_lane[0].pipe_sync_i_n_13 ),
        .txcompliance_reg2_reg(\pipe_lane[7].pipe_user_i_n_4 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[5].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_30 \pipe_lane[5].pipe_user_i 
       (.D(\pipe_lane[5].pipe_user_i_n_14 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_25 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_40 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[5]),
        .Q({\pipe_lane[5].pipe_user_i_n_6 ,\pipe_lane[5].pipe_user_i_n_7 ,\pipe_lane[5].pipe_user_i_n_8 ,\pipe_lane[5].pipe_user_i_n_9 ,\pipe_lane[5].pipe_user_i_n_10 ,\pipe_lane[5].pipe_user_i_n_11 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RATE_IDLE(rate_idle[5]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[5].pipe_user_i_n_5 ),
        .USER_RATE_DONE(\pipe_lane[5].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[5].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[5].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[5].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[5] (\cplllock_reg1_reg[5] ),
        .\cplllock_reg1_reg[5]_0 (\pipe_lane[5].pipe_user_i_n_18 ),
        .\cplllock_reg1_reg[6] (\pipe_lane[5].pipe_user_i_n_17 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[5].pipe_user_i_n_3 ),
        .\fsm_reg[0] (\pipe_lane[5].pipe_user_i_n_21 ),
        .p_0_in7_in(p_0_in7_in_12),
        .p_0_in7_in_0(p_0_in7_in_10),
        .p_156_out(p_156_out),
        .p_1_in8_in(p_1_in8_in_13),
        .p_1_in8_in_1(p_1_in8_in_11),
        .p_2_in(p_2_in_9),
        .p_2_in_2(p_2_in_6),
        .p_2_in_3(p_2_in_3),
        .p_2_in_4(p_2_in_0),
        .p_2_in_5(p_2_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[5]),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rxphaligndone(pipe_rxphaligndone[2]),
        .pipe_rxstatus(pipe_rxstatus[17]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[5:4]),
        .\reg_phy_rdy_reg[1] (\pipe_lane[5].pipe_user_i_n_4 ),
        .\resetdone_reg1_reg[5] (p_167_out),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[5].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[5].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_2 (p_130_out),
        .resetovrd_done_reg1_reg(\pipe_lane[5].pipe_user_i_n_19 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg_2),
        .txphaligndone_reg1_reg(\pipe_lane[5].pipe_user_i_n_0 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_31 \pipe_lane[6].gt_wrapper_i 
       (.D(D[6]),
        .DRPADDR({\pipe_lane[6].pipe_drp_i_n_7 ,\pipe_lane[6].pipe_drp_i_n_8 ,\pipe_lane[6].pipe_drp_i_n_9 ,\pipe_lane[6].pipe_drp_i_n_10 ,\pipe_lane[6].pipe_drp_i_n_11 ,\pipe_lane[6].pipe_drp_i_n_12 ,\pipe_lane[6].pipe_drp_i_n_13 ,\pipe_lane[6].pipe_drp_i_n_14 ,\pipe_lane[6].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[6].pipe_drp_i_n_18 ,\pipe_lane[6].pipe_drp_i_n_19 ,\pipe_lane[6].pipe_drp_i_n_20 ,\pipe_lane[6].pipe_drp_i_n_21 ,\pipe_lane[6].pipe_drp_i_n_22 ,\pipe_lane[6].pipe_drp_i_n_23 ,\pipe_lane[6].pipe_drp_i_n_24 ,\pipe_lane[6].pipe_drp_i_n_25 ,\pipe_lane[6].pipe_drp_i_n_26 ,\pipe_lane[6].pipe_drp_i_n_27 ,\pipe_lane[6].pipe_drp_i_n_28 ,\pipe_lane[6].pipe_drp_i_n_29 ,\pipe_lane[6].pipe_drp_i_n_30 ,\pipe_lane[6].pipe_drp_i_n_31 ,\pipe_lane[6].pipe_drp_i_n_32 ,\pipe_lane[6].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_26 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_27 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_28 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_29 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_30 ),
        .GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .GT_RX_CONVERGE0(\pipe_lane[6].pipe_user_i_n_0 ),
        .GT_TXPMARESET014_out(GT_TXPMARESET014_out),
        .PIPETX6CHARISK(PIPETX6CHARISK),
        .PIPETX6DATA(PIPETX6DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[6]),
        .Q({\pipe_lane[6].pipe_user_i_n_12 ,\pipe_lane[6].pipe_user_i_n_13 ,\pipe_lane[6].pipe_user_i_n_14 ,\pipe_lane[6].pipe_user_i_n_15 ,\pipe_lane[6].pipe_user_i_n_16 ,\pipe_lane[6].pipe_user_i_n_17 }),
        .RATE_PHYSTATUS(p_74_out),
        .RATE_RXRATEDONE(\pipe_lane[6].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[6].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[6].pipe_rate_i_n_18 ,\pipe_lane[6].pipe_rate_i_n_19 ,\pipe_lane[6].pipe_rate_i_n_20 }),
        .RXSYSCLKSEL({\pipe_lane[6].pipe_rate_i_n_14 ,\pipe_lane[6].pipe_rate_i_n_15 }),
        .SYNC_RXDLYEN(\pipe_lane[6].pipe_sync_i_n_13 ),
        .SYNC_RXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_113 ),
        .SYNC_TXDLYSRESETDONE0(\pipe_lane[6].gt_wrapper_i_n_112 ),
        .SYNC_TXSYNCDONE(\pipe_lane[6].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[6].pipe_user_i_n_11 ),
        .USER_RXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[6].gt_wrapper_i_n_111 ),
        .cpllpd(cpllpd[6]),
        .\di_reg[15] (\cplllock_reg1_reg[7] ),
        .\di_reg[15]_0 (\cplllock_reg1_reg[7]_0 ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .\fsm_reg[0] (\pipe_lane[6].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[6].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[6].pipe_rate_i_n_10 ),
        .gen3_reg_0(\pipe_lane[6].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in17_in(p_0_in17_in),
        .pci_exp_rxn(pci_exp_rxn[6]),
        .pci_exp_rxp(pci_exp_rxp[6]),
        .pci_exp_txn(pci_exp_txn[6]),
        .pci_exp_txp(pci_exp_txp[6]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[104:90]),
        .pipe_eyescandataerror(pipe_eyescandataerror[6]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx6_polarity(pipe_rx6_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[20:18]),
        .pipe_rxcommadet(pipe_rxcommadet[6]),
        .pipe_rxdisperr(pipe_rxdisperr[55:48]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[6]),
        .pipe_rxnotintable(pipe_rxnotintable[55:48]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[6]),
        .pipe_rxphaligndone(pipe_rxphaligndone[3]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[6]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[6]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[20:18]),
        .pipe_rxsyncdone(pipe_rxsyncdone[6]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[6]),
        .pipe_txinhibit(pipe_txinhibit[6]),
        .pipe_txphaligndone(pipe_txphaligndone[6]),
        .pipe_txphinitdone(pipe_txphinitdone[6]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_9),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_10),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[6].pipe_user_i_n_23 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .\resetovrd_disble.reset_reg[4]_1 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_2 ({pipe_txdlysresetdone[7],pipe_txdlysresetdone[5:0]}),
        .\resetovrd_disble.reset_reg[4]_3 ({pipe_rxdlysresetdone[7],pipe_rxdlysresetdone[5:0]}),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rxcdrlock_reg1_reg(\pipe_lane[6].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg_3),
        .rxsync_donem_reg2_reg(\pipe_lane[6].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[6].pipe_sync_i_n_18 ),
        .rxsyncallin(rxsyncallin),
        .rxvalid_reg1_reg(\pipe_lane[6].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txcompliance_reg2_reg(\pipe_lane[2].pipe_user_i_n_4 ),
        .txcompliance_reg2_reg_0(\pipe_lane[5].pipe_user_i_n_3 ),
        .txelecidle_reg2_reg(\pipe_lane[3].pipe_user_i_n_5 ),
        .txelecidle_reg2_reg_0(\pipe_lane[6].pipe_user_i_n_26 ),
        .txelecidle_reg2_reg_1(\pipe_lane[1].pipe_user_i_n_0 ),
        .txpdelecidlemode(txpdelecidlemode[6]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[6].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[6].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[6].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[6].pipe_sync_i_n_20 ),
        .userrdy_reg_rep(pipe_reset_i_n_38));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_32 \pipe_lane[6].pipe_drp_i 
       (.DRPADDR({\pipe_lane[6].pipe_drp_i_n_7 ,\pipe_lane[6].pipe_drp_i_n_8 ,\pipe_lane[6].pipe_drp_i_n_9 ,\pipe_lane[6].pipe_drp_i_n_10 ,\pipe_lane[6].pipe_drp_i_n_11 ,\pipe_lane[6].pipe_drp_i_n_12 ,\pipe_lane[6].pipe_drp_i_n_13 ,\pipe_lane[6].pipe_drp_i_n_14 ,\pipe_lane[6].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[6].pipe_drp_i_n_18 ,\pipe_lane[6].pipe_drp_i_n_19 ,\pipe_lane[6].pipe_drp_i_n_20 ,\pipe_lane[6].pipe_drp_i_n_21 ,\pipe_lane[6].pipe_drp_i_n_22 ,\pipe_lane[6].pipe_drp_i_n_23 ,\pipe_lane[6].pipe_drp_i_n_24 ,\pipe_lane[6].pipe_drp_i_n_25 ,\pipe_lane[6].pipe_drp_i_n_26 ,\pipe_lane[6].pipe_drp_i_n_27 ,\pipe_lane[6].pipe_drp_i_n_28 ,\pipe_lane[6].pipe_drp_i_n_29 ,\pipe_lane[6].pipe_drp_i_n_30 ,\pipe_lane[6].pipe_drp_i_n_31 ,\pipe_lane[6].pipe_drp_i_n_32 ,\pipe_lane[6].pipe_drp_i_n_33 }),
        .DRP_DONE(p_93_out),
        .DRP_FSM(\load_cnt_reg[0]_5 ),
        .DRP_START(DRP_START0),
        .DRP_X16(DRP_X160),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0130_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[6] (\pipe_lane[6].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[6]_0 (\pipe_lane[6].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[62:54]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[111:96]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[6]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[6]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_33 \pipe_lane[6].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_29),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_73 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_74 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_75 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_76 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_77 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_78 ),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[6].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[6].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_4 ),
        .p_100_out(p_100_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_30),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_31),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg_3));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_34 \pipe_lane[6].pipe_rate_i 
       (.D(D[6]),
        .GT_TXPMARESET014_out(GT_TXPMARESET014_out),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_93_out),
        .RATE_DRP_START(p_0_in5_in),
        .RATE_DRP_X16(p_0_in6_in),
        .RATE_DRP_X16X20_MODE(p_0_in129_in),
        .RATE_FSM(\fsm_reg[0]_5 ),
        .RATE_PHYSTATUS(p_74_out),
        .RATE_QPLLLOCK(qplllock_reg1_reg),
        .RATE_RESETOVRD_DONE(\pipe_lane[6].pipe_user_i_n_24 ),
        .RATE_RXRATEDONE(\pipe_lane[6].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[6].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[6].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RST_RATE_IDLE({rate_idle[7],rate_idle[5:0]}),
        .RXRATE({\pipe_lane[6].pipe_rate_i_n_18 ,\pipe_lane[6].pipe_rate_i_n_19 ,\pipe_lane[6].pipe_rate_i_n_20 }),
        .RXSYSCLKSEL({\pipe_lane[6].pipe_rate_i_n_14 ,\pipe_lane[6].pipe_rate_i_n_15 }),
        .SYNC_RXDLYEN(\pipe_lane[6].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[6].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START08_out),
        .USER_RATE_DONE(\pipe_lane[6].pipe_rate_i_n_21 ),
        .USER_RATE_RXSYNC(\pipe_lane[6].pipe_rate_i_n_22 ),
        .USER_RESETOVRD_START(\pipe_lane[6].pipe_rate_i_n_23 ),
        .USER_RXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[6] (\pipe_lane[6].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[6]_0 (\pipe_lane[6].pipe_rate_i_n_10 ),
        .gen3_reg1_reg(\pipe_lane[6].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[0].pipe_rate_i_n_8 ),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in17_in(p_0_in17_in),
        .p_0_in7_in(p_0_in7_in_16),
        .p_100_out(p_100_out),
        .p_156_out(p_156_out),
        .p_1_in8_in(p_1_in8_in_15),
        .p_217_out(p_217_out),
        .p_273_out(p_273_out),
        .p_329_out(p_329_out),
        .p_385_out(p_385_out),
        .p_44_out(p_44_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[6]),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[6]),
        .\qpllpd_in_reg1_reg[6] (p_103_out),
        .\qpllreset_in_reg1_reg[6] (p_102_out),
        .\rate_idle_reg1_reg[6] (rate_idle[6]),
        .txelecidle_reg2_reg(\pipe_lane[6].pipe_user_i_n_26 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_35 \pipe_lane[6].pipe_sync_i 
       (.D(\pipe_lane[6].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_4 ),
        .SYNC_GEN3(p_100_out),
        .SYNC_RATE_IDLE(rate_idle[6]),
        .SYNC_RXCDRLOCK(\pipe_lane[6].pipe_user_i_n_20 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[6].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[6].pipe_rate_i_n_5 ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXSYNCDONE(\pipe_lane[6].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START08_out),
        .\cplllock_reg1_reg[6] (\pipe_lane[6].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[6]_0 (\pipe_lane[6].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[6]_1 (\pipe_lane[6].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[6]_2 (\pipe_lane[6].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[6]_3 (\pipe_lane[6].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_16),
        .p_1_in8_in(p_1_in8_in_15),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[6]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[48:42]),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[6].gt_wrapper_i_n_112 ),
        .\resetovrd_disble.reset_reg[4]_0 (rxelecidle_reg1_reg_3),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[6].gt_wrapper_i_n_113 ),
        .\resetovrd_disble.reset_reg[4]_2 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_3 (\pipe_lane[3].gt_wrapper_i_n_111 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2]_0 (\pipe_lane[0].pipe_sync_i_n_13 ),
        .txcompliance_reg2_reg(\pipe_lane[7].pipe_user_i_n_4 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[6].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_36 \pipe_lane[6].pipe_user_i 
       (.D(\pipe_lane[6].pipe_user_i_n_20 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_30 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_41 ),
        .GT_RX_CONVERGE0(\pipe_lane[6].pipe_user_i_n_0 ),
        .PIPE_RXEQ_CONVERGE({\pipe_lane[7].pipe_user_i_n_21 ,\pipe_lane[3].pipe_user_i_n_25 ,\pipe_lane[2].pipe_user_i_n_18 ,\pipe_lane[1].pipe_user_i_n_18 ,\pipe_lane[0].pipe_user_i_n_17 }),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[6]),
        .Q({\pipe_lane[6].pipe_user_i_n_12 ,\pipe_lane[6].pipe_user_i_n_13 ,\pipe_lane[6].pipe_user_i_n_14 ,\pipe_lane[6].pipe_user_i_n_15 ,\pipe_lane[6].pipe_user_i_n_16 ,\pipe_lane[6].pipe_user_i_n_17 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[6].pipe_user_i_n_11 ),
        .USER_RATE_DONE(\pipe_lane[6].pipe_rate_i_n_21 ),
        .USER_RATE_GEN3(p_100_out),
        .USER_RATE_IDLE(rate_idle[6]),
        .USER_RATE_RXSYNC(\pipe_lane[6].pipe_rate_i_n_22 ),
        .USER_RESETOVRD_START(\pipe_lane[6].pipe_rate_i_n_23 ),
        .USER_RXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[6].gt_wrapper_i_n_22 ),
        .converge_gen3_reg_0(\pipe_lane[4].pipe_user_i_n_16 ),
        .converge_gen3_reg_1(\pipe_lane[5].pipe_user_i_n_17 ),
        .\cplllock_reg1_reg[0] (\pipe_lane[6].pipe_user_i_n_3 ),
        .\cplllock_reg1_reg[1] (\pipe_lane[6].pipe_user_i_n_4 ),
        .\cplllock_reg1_reg[2] (\pipe_lane[6].pipe_user_i_n_2 ),
        .\cplllock_reg1_reg[3] (\pipe_lane[6].pipe_user_i_n_5 ),
        .\cplllock_reg1_reg[4] (\pipe_lane[6].pipe_user_i_n_1 ),
        .\cplllock_reg1_reg[5] (\pipe_lane[6].pipe_user_i_n_6 ),
        .\cplllock_reg1_reg[6] (\cplllock_reg1_reg[6] ),
        .\cplllock_reg1_reg[6]_0 (\pipe_lane[6].pipe_user_i_n_23 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[6].pipe_user_i_n_7 ),
        .p_0_in7_in(p_0_in7_in_16),
        .p_1_in8_in(p_1_in8_in_15),
        .p_2_in(p_2_in_14),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[6]),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rxstatus(pipe_rxstatus[20]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .\resetdone_reg1_reg[6] (p_111_out),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[6].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[6].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_2 (p_74_out),
        .resetovrd_done_reg1_reg(\pipe_lane[6].pipe_user_i_n_24 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg_3),
        .txphaligndone_reg1_reg(\pipe_lane[6].pipe_user_i_n_26 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_gt_wrapper_37 \pipe_lane[7].gt_wrapper_i 
       (.D(D[7]),
        .DRPADDR({\pipe_lane[7].pipe_drp_i_n_7 ,\pipe_lane[7].pipe_drp_i_n_8 ,\pipe_lane[7].pipe_drp_i_n_9 ,\pipe_lane[7].pipe_drp_i_n_10 ,\pipe_lane[7].pipe_drp_i_n_11 ,\pipe_lane[7].pipe_drp_i_n_12 ,\pipe_lane[7].pipe_drp_i_n_13 ,\pipe_lane[7].pipe_drp_i_n_14 ,\pipe_lane[7].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[7].pipe_drp_i_n_18 ,\pipe_lane[7].pipe_drp_i_n_19 ,\pipe_lane[7].pipe_drp_i_n_20 ,\pipe_lane[7].pipe_drp_i_n_21 ,\pipe_lane[7].pipe_drp_i_n_22 ,\pipe_lane[7].pipe_drp_i_n_23 ,\pipe_lane[7].pipe_drp_i_n_24 ,\pipe_lane[7].pipe_drp_i_n_25 ,\pipe_lane[7].pipe_drp_i_n_26 ,\pipe_lane[7].pipe_drp_i_n_27 ,\pipe_lane[7].pipe_drp_i_n_28 ,\pipe_lane[7].pipe_drp_i_n_29 ,\pipe_lane[7].pipe_drp_i_n_30 ,\pipe_lane[7].pipe_drp_i_n_31 ,\pipe_lane[7].pipe_drp_i_n_32 ,\pipe_lane[7].pipe_drp_i_n_33 }),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_31 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_32 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_33 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_34 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_35 ),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .PIPETX7CHARISK(PIPETX7CHARISK),
        .PIPETX7DATA(PIPETX7DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE[7]),
        .Q({\pipe_lane[7].pipe_user_i_n_10 ,\pipe_lane[7].pipe_user_i_n_11 ,\pipe_lane[7].pipe_user_i_n_12 ,\pipe_lane[7].pipe_user_i_n_13 ,\pipe_lane[7].pipe_user_i_n_14 ,\pipe_lane[7].pipe_user_i_n_15 }),
        .RATE_PHYSTATUS(p_18_out),
        .RATE_RXRATEDONE(\pipe_lane[7].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[7].gt_wrapper_i_n_21 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[7].pipe_rate_i_n_15 ,\pipe_lane[7].pipe_rate_i_n_16 ,\pipe_lane[7].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[7].pipe_rate_i_n_11 ,\pipe_lane[7].pipe_rate_i_n_12 }),
        .SYNC_RXDLYEN(\pipe_lane[7].pipe_sync_i_n_13 ),
        .SYNC_TXSYNCDONE(\pipe_lane[7].gt_wrapper_i_n_23 ),
        .TXMAINCURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_22 }),
        .USER_OOBCLK(\pipe_lane[7].pipe_user_i_n_9 ),
        .USER_RXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_22 ),
        .converge_gen3_reg(\pipe_lane[6].pipe_user_i_n_7 ),
        .\cplllock_reg1_reg[7] (pipe_rxphaligndone[4]),
        .cpllpd(cpllpd[7]),
        .\di_reg[15] (\cplllock_reg1_reg[7] ),
        .\di_reg[15]_0 (\cplllock_reg1_reg[7]_0 ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .\fsm_reg[0] (\pipe_lane[7].pipe_drp_i_n_16 ),
        .\fsm_reg[0]_0 (\pipe_lane[7].pipe_drp_i_n_17 ),
        .gen3_reg(\pipe_lane[7].pipe_rate_i_n_9 ),
        .gen3_reg_0(\pipe_lane[7].pipe_rate_i_n_7 ),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .pci_exp_rxn(pci_exp_rxn[7]),
        .pci_exp_rxp(pci_exp_rxp[7]),
        .pci_exp_txn(pci_exp_txn[7]),
        .pci_exp_txp(pci_exp_txp[7]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[119:105]),
        .pipe_eyescandataerror(pipe_eyescandataerror[7]),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx7_polarity(pipe_rx7_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus[23:21]),
        .pipe_rxcommadet(pipe_rxcommadet[7]),
        .pipe_rxdisperr(pipe_rxdisperr[63:56]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[7]),
        .pipe_rxnotintable(pipe_rxnotintable[63:56]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[7]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[7]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[7]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus[23:21]),
        .pipe_rxsyncdone(pipe_rxsyncdone[7]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[7]),
        .pipe_txinhibit(pipe_txinhibit[7]),
        .pipe_txphaligndone(pipe_txphaligndone[7]),
        .pipe_txphinitdone(pipe_txphinitdone[7]),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_11),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_12),
        .\resetovrd_disble.fsm_reg[1] (\pipe_lane[7].pipe_user_i_n_22 ),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[0].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].gt_wrapper_i_n_26 ),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxcdrlock_reg1_reg(\pipe_lane[7].gt_wrapper_i_n_6 ),
        .rxelecidle_reg1_reg(rxelecidle_reg1_reg_4),
        .rxsync_donem_reg2_reg(\pipe_lane[7].pipe_sync_i_n_17 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2] (\pipe_lane[7].pipe_sync_i_n_18 ),
        .rxsyncallin(rxsyncallin),
        .rxvalid_reg1_reg(\pipe_lane[7].gt_wrapper_i_n_17 ),
        .sys_clk(sys_clk),
        .txelecidle_reg2_reg(\pipe_lane[3].pipe_user_i_n_5 ),
        .txpdelecidlemode(txpdelecidlemode[7]),
        .\txsync_fsm.fsm_tx_reg[2] (\pipe_lane[7].pipe_sync_i_n_14 ),
        .\txsync_fsm.fsm_tx_reg[4] (\pipe_lane[7].pipe_sync_i_n_16 ),
        .\txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[7].pipe_sync_i_n_15 ),
        .\txsync_fsm.txdlyen_reg (\pipe_lane[7].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_drp_38 \pipe_lane[7].pipe_drp_i 
       (.DRPADDR({\pipe_lane[7].pipe_drp_i_n_7 ,\pipe_lane[7].pipe_drp_i_n_8 ,\pipe_lane[7].pipe_drp_i_n_9 ,\pipe_lane[7].pipe_drp_i_n_10 ,\pipe_lane[7].pipe_drp_i_n_11 ,\pipe_lane[7].pipe_drp_i_n_12 ,\pipe_lane[7].pipe_drp_i_n_13 ,\pipe_lane[7].pipe_drp_i_n_14 ,\pipe_lane[7].pipe_drp_i_n_15 }),
        .DRPDI({\pipe_lane[7].pipe_drp_i_n_18 ,\pipe_lane[7].pipe_drp_i_n_19 ,\pipe_lane[7].pipe_drp_i_n_20 ,\pipe_lane[7].pipe_drp_i_n_21 ,\pipe_lane[7].pipe_drp_i_n_22 ,\pipe_lane[7].pipe_drp_i_n_23 ,\pipe_lane[7].pipe_drp_i_n_24 ,\pipe_lane[7].pipe_drp_i_n_25 ,\pipe_lane[7].pipe_drp_i_n_26 ,\pipe_lane[7].pipe_drp_i_n_27 ,\pipe_lane[7].pipe_drp_i_n_28 ,\pipe_lane[7].pipe_drp_i_n_29 ,\pipe_lane[7].pipe_drp_i_n_30 ,\pipe_lane[7].pipe_drp_i_n_31 ,\pipe_lane[7].pipe_drp_i_n_32 ,\pipe_lane[7].pipe_drp_i_n_33 }),
        .DRP_DONE(p_37_out),
        .DRP_FSM(\load_cnt_reg[0]_6 ),
        .DRP_START(DRP_START0132_out),
        .DRP_X16(DRP_X160134_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0136_out),
        .PIPETXRATE(PIPETXRATE),
        .RST_DCLK_RESET(rst_dclk_reset),
        .\cplllock_reg1_reg[7] (\pipe_lane[7].pipe_drp_i_n_16 ),
        .\cplllock_reg1_reg[7]_0 (\pipe_lane[7].pipe_drp_i_n_17 ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[71:63]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[127:112]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[7]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[7]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_eq_39 \pipe_lane[7].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(reg_cfg_tph_stt_read_enable_i_reg_32),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_79 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_80 ),
        .\FSM_onehot_reg_state_reg[2]_1 (\FSM_onehot_reg_state_reg[2]_81 ),
        .\FSM_onehot_reg_state_reg[2]_2 (\FSM_onehot_reg_state_reg[2]_82 ),
        .\FSM_onehot_reg_state_reg[2]_3 (\FSM_onehot_reg_state_reg[2]_83 ),
        .\FSM_onehot_reg_state_reg[2]_4 (\FSM_onehot_reg_state_reg[2]_84 ),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .RST_CPLLRESET(p_0_in__0),
        .TXMAINCURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_23 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_24 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_25 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_26 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_27 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_28 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_29 }),
        .TXPOSTCURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_30 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_31 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_32 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_33 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_34 }),
        .TXPRECURSOR({\pipe_lane[7].pipe_eq.pipe_eq_i_n_18 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_19 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_20 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_21 ,\pipe_lane[7].pipe_eq.pipe_eq_i_n_22 }),
        .\eq_state_reg[2] (\eq_state_reg[2]_5 ),
        .p_44_out(p_44_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .reg_cfg_tph_stt_read_enable_i_reg(reg_cfg_tph_stt_read_enable_i_reg_33),
        .reg_cfg_tph_stt_read_enable_i_reg_0(reg_cfg_tph_stt_read_enable_i_reg_34),
        .rxeq_adapt_done_reg1_reg(rxeq_adapt_done_reg1_reg_4));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_rate_40 \pipe_lane[7].pipe_rate_i 
       (.D(D[7]),
        .GT_TXPMARESET0(GT_TXPMARESET0),
        .PIPETXRATE(PIPETXRATE),
        .RATE_DRP_DONE(p_37_out),
        .RATE_DRP_START(p_0_in131_in),
        .RATE_DRP_X16(p_0_in133_in),
        .RATE_DRP_X16X20_MODE(p_0_in135_in),
        .RATE_FSM(\fsm_reg[0]_6 ),
        .RATE_PHYSTATUS(p_18_out),
        .RATE_RESETOVRD_DONE(\pipe_lane[7].pipe_user_i_n_23 ),
        .RATE_RXRATEDONE(\pipe_lane[7].gt_wrapper_i_n_14 ),
        .RATE_TXRATEDONE(\pipe_lane[7].gt_wrapper_i_n_21 ),
        .RATE_TXSYNC_DONE(\pipe_lane[7].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .RXRATE({\pipe_lane[7].pipe_rate_i_n_15 ,\pipe_lane[7].pipe_rate_i_n_16 ,\pipe_lane[7].pipe_rate_i_n_17 }),
        .RXSYSCLKSEL({\pipe_lane[7].pipe_rate_i_n_11 ,\pipe_lane[7].pipe_rate_i_n_12 }),
        .SYNC_RATE_IDLE(rate_idle[7]),
        .SYNC_RXDLYEN(\pipe_lane[7].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[7].pipe_rate_i_n_5 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .USER_RATE_DONE(\pipe_lane[7].pipe_rate_i_n_18 ),
        .USER_RATE_RXSYNC(\pipe_lane[7].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[7].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[7] (\pipe_lane[7].pipe_rate_i_n_7 ),
        .\cplllock_reg1_reg[7]_0 (\pipe_lane[7].pipe_rate_i_n_9 ),
        .\di_reg[15] (qplllock_reg1_reg),
        .out({RST_IDLE,rst_txsync_start}),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in7_in(p_0_in7_in_18),
        .p_1_in8_in(p_1_in8_in_17),
        .p_44_out(p_44_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[7]),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone[7]),
        .\qpllpd_in_reg1_reg[7] (p_47_out),
        .\qpllreset_in_reg1_reg[7] (p_46_out),
        .txelecidle_reg2_reg(\pipe_lane[7].pipe_user_i_n_25 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_sync_41 \pipe_lane[7].pipe_sync_i 
       (.D(\pipe_lane[7].pipe_sync_i_n_19 ),
        .RST_CPLLRESET(p_0_in__0),
        .SYNC_FSM_TX(\txsync_fsm.fsm_tx_reg[0]_5 ),
        .SYNC_GEN3(p_44_out),
        .SYNC_RATE_IDLE(rate_idle[7]),
        .SYNC_RXCDRLOCK(\pipe_lane[7].pipe_user_i_n_18 ),
        .SYNC_RXSYNC_DONE(\pipe_lane[7].pipe_sync_i_n_13 ),
        .SYNC_RXSYNC_START(\pipe_lane[7].pipe_rate_i_n_5 ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXSYNCDONE(\pipe_lane[7].gt_wrapper_i_n_23 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .\cplllock_reg1_reg[7] (\pipe_lane[7].pipe_sync_i_n_14 ),
        .\cplllock_reg1_reg[7]_0 (\pipe_lane[7].pipe_sync_i_n_15 ),
        .\cplllock_reg1_reg[7]_1 (\pipe_lane[7].pipe_sync_i_n_16 ),
        .\cplllock_reg1_reg[7]_2 (\pipe_lane[7].pipe_sync_i_n_17 ),
        .\cplllock_reg1_reg[7]_3 (\pipe_lane[7].pipe_sync_i_n_18 ),
        .p_0_in7_in(p_0_in7_in_18),
        .p_1_in8_in(p_1_in8_in_17),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxsyncdone(pipe_rxsyncdone[7]),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx[55:49]),
        .\resetovrd_disble.reset_reg[4] (\pipe_lane[6].gt_wrapper_i_n_112 ),
        .\resetovrd_disble.reset_reg[4]_0 (rxelecidle_reg1_reg_4),
        .\resetovrd_disble.reset_reg[4]_1 (\pipe_lane[6].gt_wrapper_i_n_113 ),
        .\resetovrd_disble.reset_reg[4]_2 (SYNC_RXPHALIGNDONE_M),
        .\resetovrd_disble.reset_reg[4]_3 (\pipe_lane[3].gt_wrapper_i_n_111 ),
        .\rxsync_fsm_disable.fsm_rx_reg[2]_0 (\pipe_lane[0].pipe_sync_i_n_13 ),
        .txcompliance_reg2_reg(\pipe_lane[7].pipe_user_i_n_4 ),
        .\txsync_fsm.txdlyen_reg_0 (\pipe_lane[7].pipe_sync_i_n_20 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_user_42 \pipe_lane[7].pipe_user_i 
       (.D(\pipe_lane[7].pipe_user_i_n_18 ),
        .\FSM_onehot_reg_state_reg[2] (\FSM_onehot_reg_state_reg[2]_35 ),
        .\FSM_onehot_reg_state_reg[2]_0 (\FSM_onehot_reg_state_reg[2]_42 ),
        .PIPE_RXEQ_CONVERGE(\pipe_lane[7].pipe_user_i_n_21 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE[7]),
        .Q({\pipe_lane[7].pipe_user_i_n_10 ,\pipe_lane[7].pipe_user_i_n_11 ,\pipe_lane[7].pipe_user_i_n_12 ,\pipe_lane[7].pipe_user_i_n_13 ,\pipe_lane[7].pipe_user_i_n_14 ,\pipe_lane[7].pipe_user_i_n_15 }),
        .RST_CPLLRESET(p_0_in__0),
        .RST_IDLE(RST_IDLE),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\pipe_lane[7].pipe_user_i_n_9 ),
        .USER_RATE_DONE(\pipe_lane[7].pipe_rate_i_n_18 ),
        .USER_RATE_IDLE(rate_idle[7]),
        .USER_RATE_RXSYNC(\pipe_lane[7].pipe_rate_i_n_19 ),
        .USER_RESETOVRD_START(\pipe_lane[7].pipe_rate_i_n_20 ),
        .USER_RXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_15 ),
        .USER_TXRESETDONE(\pipe_lane[7].gt_wrapper_i_n_22 ),
        .\cplllock_reg1_reg[1] (\pipe_lane[7].pipe_user_i_n_8 ),
        .\cplllock_reg1_reg[3] (\pipe_lane[7].pipe_user_i_n_7 ),
        .\cplllock_reg1_reg[5] (\pipe_lane[7].pipe_user_i_n_6 ),
        .\cplllock_reg1_reg[7] (\cplllock_reg1_reg[7]_1 ),
        .\cplllock_reg1_reg[7]_0 (\pipe_lane[7].pipe_user_i_n_22 ),
        .\fsm_reg[0] (\pipe_lane[7].pipe_user_i_n_25 ),
        .p_0_in7_in(p_0_in7_in_18),
        .p_1_in8_in(p_1_in8_in_17),
        .p_2_in(p_2_in_14),
        .p_44_out(p_44_out),
        .phy_rdy_int(phy_rdy_int),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[7]),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxstatus(pipe_rxstatus[23]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[7]),
        .pipe_txphinitdone(pipe_txphinitdone[7]),
        .\resetdone_reg1_reg[7] (p_55_out),
        .\resetovrd_disble.reset_reg[4]_0 (\pipe_lane[0].pipe_user_i_n_0 ),
        .\resetovrd_disble.reset_reg[4]_1 (pipe_rxphaligndone[4]),
        .\resetovrd_disble.reset_reg[4]_2 (\pipe_lane[6].gt_wrapper_i_n_111 ),
        .\resetovrd_disble.reset_reg[4]_3 (\pipe_lane[7].gt_wrapper_i_n_6 ),
        .\resetovrd_disble.reset_reg[4]_4 (\pipe_lane[7].gt_wrapper_i_n_17 ),
        .\resetovrd_disble.reset_reg[4]_5 (p_18_out),
        .resetovrd_done_reg1_reg(\pipe_lane[7].pipe_user_i_n_23 ),
        .rst_idle_reg2_reg_0(\pipe_lane[5].pipe_user_i_n_4 ),
        .rxeq_adapt_done_reg(rxeq_adapt_done_reg1_reg_4),
        .rxsyncallin(rxsyncallin),
        .txphaligndone_reg1_reg(\pipe_lane[7].pipe_user_i_n_0 ),
        .txphinitdone_reg1_reg(\pipe_lane[7].pipe_user_i_n_4 ));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_pipe_reset pipe_reset_i
       (.D(D),
        .DRP_START0(DRP_START0),
        .DRP_START0104_out(DRP_START0104_out),
        .DRP_START0124_out(DRP_START0124_out),
        .DRP_START0132_out(DRP_START0132_out),
        .DRP_START057_out(DRP_START057_out),
        .DRP_START073_out(DRP_START073_out),
        .DRP_START092_out(DRP_START092_out),
        .DRP_START098_out(DRP_START098_out),
        .DRP_X160(DRP_X160),
        .DRP_X160100_out(DRP_X160100_out),
        .DRP_X160106_out(DRP_X160106_out),
        .DRP_X160126_out(DRP_X160126_out),
        .DRP_X160134_out(DRP_X160134_out),
        .DRP_X16059_out(DRP_X16059_out),
        .DRP_X16075_out(DRP_X16075_out),
        .DRP_X16094_out(DRP_X16094_out),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .DRP_X16X20_MODE0102_out(DRP_X16X20_MODE0102_out),
        .DRP_X16X20_MODE0108_out(DRP_X16X20_MODE0108_out),
        .DRP_X16X20_MODE0128_out(DRP_X16X20_MODE0128_out),
        .DRP_X16X20_MODE0130_out(DRP_X16X20_MODE0130_out),
        .DRP_X16X20_MODE0136_out(DRP_X16X20_MODE0136_out),
        .DRP_X16X20_MODE090_out(DRP_X16X20_MODE090_out),
        .DRP_X16X20_MODE096_out(DRP_X16X20_MODE096_out),
        .RST_CPLLRESET(p_0_in__0),
        .RST_DCLK_RESET(rst_dclk_reset),
        .RST_DRP_DONE({p_37_out,p_93_out,p_149_out,p_210_out,p_266_out,p_322_out,p_378_out,p_439_out}),
        .RST_PHYSTATUS({p_18_out,p_74_out,p_130_out,p_186_out,p_247_out,p_303_out,p_359_out,p_415_out}),
        .RST_RESETDONE({p_55_out,p_111_out,p_167_out,p_228_out,p_284_out,p_340_out,p_396_out,p_456_out}),
        .RST_RXCDRLOCK({\pipe_lane[7].pipe_user_i_n_18 ,\pipe_lane[6].pipe_user_i_n_20 ,\pipe_lane[5].pipe_user_i_n_14 ,\pipe_lane[4].pipe_user_i_n_13 ,\pipe_lane[3].pipe_user_i_n_22 ,\pipe_lane[2].pipe_user_i_n_15 ,\pipe_lane[1].pipe_user_i_n_15 ,\pipe_lane[0].pipe_user_i_n_14 }),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .RST_TXSYNC_DONE({\pipe_lane[7].pipe_sync_i_n_19 ,\pipe_lane[6].pipe_sync_i_n_19 ,\pipe_lane[5].pipe_sync_i_n_19 ,\pipe_lane[4].pipe_sync_i_n_19 ,\pipe_lane[3].pipe_sync_i_n_19 ,\pipe_lane[2].pipe_sync_i_n_19 ,\pipe_lane[1].pipe_sync_i_n_19 ,\pipe_lane[0].pipe_sync_i_n_20 }),
        .\cfg_wait_cnt_reg[5]_0 (pipe_reset_i_n_32),
        .out1({RST_IDLE,rst_txsync_start}),
        .p_0_in101_in(p_0_in101_in),
        .p_0_in103_in(p_0_in103_in),
        .p_0_in105_in(p_0_in105_in),
        .p_0_in107_in(p_0_in107_in),
        .p_0_in123_in(p_0_in123_in),
        .p_0_in125_in(p_0_in125_in),
        .p_0_in127_in(p_0_in127_in),
        .p_0_in129_in(p_0_in129_in),
        .p_0_in131_in(p_0_in131_in),
        .p_0_in133_in(p_0_in133_in),
        .p_0_in135_in(p_0_in135_in),
        .p_0_in56_in(p_0_in56_in),
        .p_0_in58_in(p_0_in58_in),
        .p_0_in5_in(p_0_in5_in),
        .p_0_in6_in(p_0_in6_in),
        .p_0_in72_in(p_0_in72_in),
        .p_0_in74_in(p_0_in74_in),
        .p_0_in76_in(p_0_in76_in),
        .p_0_in89_in(p_0_in89_in),
        .p_0_in91_in(p_0_in91_in),
        .p_0_in93_in(p_0_in93_in),
        .p_0_in95_in(p_0_in95_in),
        .p_0_in97_in(p_0_in97_in),
        .p_0_in99_in(p_0_in99_in),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rate_idle(rate_idle),
        .reset_n_reg2_reg(reset_n_reg2),
        .rst_cpllpd(rst_cpllpd),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .userrdy_reg_rep_0(pipe_reset_i_n_38),
        .userrdy_reg_rep__0_0(pipe_reset_i_n_39),
        .userrdy_reg_rep__1_0(pipe_reset_i_n_40),
        .userrdy_reg_rep__2_0(pipe_reset_i_n_41),
        .userrdy_reg_rep__3_0(pipe_reset_i_n_42),
        .userrdy_reg_rep__4_0(pipe_reset_i_n_43),
        .userrdy_reg_rep__5_0(pipe_reset_i_n_44));
  vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_reset \qpll_reset.qpll_reset_i 
       (.PIPETXRATE(PIPETXRATE),
        .QRST_CPLLLOCK(D),
        .QRST_DRP_DONE({p_199_out,p_428_out}),
        .QRST_FSM(Q),
        .QRST_QPLLPD_IN({p_47_out,p_103_out,p_159_out,p_220_out,p_276_out,p_332_out,p_388_out,p_448_out}),
        .QRST_QPLLRESET_IN({p_46_out,p_102_out,p_158_out,p_219_out,p_275_out,p_331_out,p_387_out,p_447_out}),
        .SR(pipe_reset_i_n_32),
        .\di_reg[15] (qplllock_reg1_reg),
        .\di_reg[15]_0 (QPLL_QPLLLOCK),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_idle(pipe_qrst_idle),
        .powerdown(powerdown),
        .qpllpd(qpllpd),
        .qrst_drp_start(qrst_drp_start),
        .qrst_ovrd(qrst_ovrd),
        .qrst_qpllreset(qrst_qpllreset),
        .rdy_reg1_reg(\qpll_reset.qpll_reset_i_n_0 ),
        .rdy_reg1_reg_0(\qpll_reset.qpll_reset_i_n_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE reset_n_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(1'b1),
        .Q(reset_n_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE reset_n_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_drp
   (QPLL_DRP_DONE,
    QPLL_QPLLRESET0,
    Q,
    rdy_reg1_reg_0,
    qpll_drp_en,
    qpll_drp_we,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    pipe_dclk_in,
    qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_DRP_GEN3,
    QPLL_DRP_OVRD,
    qrst_qpllreset,
    D);
  output QPLL_DRP_DONE;
  output QPLL_QPLLRESET0;
  output [7:0]Q;
  output [15:0]rdy_reg1_reg_0;
  output qpll_drp_en;
  output qpll_drp_we;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input pipe_dclk_in;
  input qpll_drp_rdy;
  input QPLL_QPLLLOCK;
  input QPLL_DRP_GEN3;
  input QPLL_DRP_OVRD;
  input qrst_qpllreset;
  input [15:0]D;

  wire [15:0]D;
  wire [7:0]Q;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLRESET0;
  wire RST_DCLK_RESET;
  wire \crscode[0]_i_1__0_n_0 ;
  wire \crscode[1]_i_1__0_n_0 ;
  wire \crscode[2]_i_1__0_n_0 ;
  wire \crscode[3]_i_1__0_n_0 ;
  wire \crscode[4]_i_1__0_n_0 ;
  wire \crscode[5]_i_1__0_n_0 ;
  wire \crscode[5]_i_2__0_n_0 ;
  wire \crscode_reg_n_0_[0] ;
  wire \crscode_reg_n_0_[1] ;
  wire \crscode_reg_n_0_[2] ;
  wire \crscode_reg_n_0_[3] ;
  wire \crscode_reg_n_0_[4] ;
  wire \crscode_reg_n_0_[5] ;
  wire [15:0]di;
  wire \di[11]_i_2__0_n_0 ;
  wire \di[12]_i_2__0_n_0 ;
  wire \di[13]_i_2__0_n_0 ;
  wire \di[14]_i_2__0_n_0 ;
  wire \di[15]_i_2__0_n_0 ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__8_n_0;
  wire done_i_3__0_n_0;
  wire [8:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_2__10_n_0 ;
  wire \fsm[1]_i_2__10_n_0 ;
  wire \fsm[8]_i_2__0_n_0 ;
  wire \fsm[8]_i_3__0_n_0 ;
  wire \fsm[8]_i_4__0_n_0 ;
  wire \fsm[8]_i_5__0_n_0 ;
  wire \fsm[8]_i_6__0_n_0 ;
  wire \fsm_reg_n_0_[0] ;
  wire \fsm_reg_n_0_[1] ;
  wire \fsm_reg_n_0_[2] ;
  wire \fsm_reg_n_0_[3] ;
  wire \fsm_reg_n_0_[4] ;
  wire \fsm_reg_n_0_[5] ;
  wire \fsm_reg_n_0_[6] ;
  wire \fsm_reg_n_0_[7] ;
  wire \fsm_reg_n_0_[8] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_common.gthe2_common_i_i_5__0_n_0 ;
  wire \gth_common.gthe2_common_i_i_6__0_n_0 ;
  wire \index[0]_i_1__0_n_0 ;
  wire \index[0]_i_2__0_n_0 ;
  wire \index[0]_i_3__0_n_0 ;
  wire \index[0]_i_4__0_n_0 ;
  wire \index[0]_i_5__0_n_0 ;
  wire \index[1]_i_1__0_n_0 ;
  wire \index[1]_i_2__0_n_0 ;
  wire \index[1]_i_3__0_n_0 ;
  wire \index[2]_i_1__0_n_0 ;
  wire \index[2]_i_2__0_n_0 ;
  wire \index[2]_i_3__0_n_0 ;
  wire \index[2]_i_4__0_n_0 ;
  wire \index[2]_i_5__0_n_0 ;
  wire \index[2]_i_6__0_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__5_n_0 ;
  wire \load_cnt[1]_i_1__0_n_0 ;
  wire mode_i_1__8_n_0;
  wire mode_i_2__8_n_0;
  wire mode_i_3__5_n_0;
  wire mode_i_4__0_n_0;
  wire mode_i_5__0_n_0;
  wire mode_i_6__0_n_0;
  wire mode_i_7__0_n_0;
  wire mode_i_8__0_n_0;
  wire mode_i_9__0_n_0;
  wire mode_reg_n_0;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire [7:0]p_1_in;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qrst_qpllreset;
  wire rdy_reg1;
  wire [15:0]rdy_reg1_reg_0;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \addr[0]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \addr[1]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \addr[2]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \addr[3]_i_1__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(p_1_in[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \addr[4]_i_1__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addr[5]_i_1__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \addr[7]_i_1__0 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(RST_DCLK_RESET));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[0]_i_1__0 
       (.I0(do_reg2[1]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[1]_i_1__0 
       (.I0(do_reg2[2]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[2]_i_1__0 
       (.I0(do_reg2[3]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[3]_i_1__0 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[4]_i_1__0 
       (.I0(do_reg2[5]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \crscode[5]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(ovrd_reg2),
        .I3(\index_reg_n_0_[1] ),
        .O(\crscode[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[5]_i_2__0 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[0]_i_1__0_n_0 ),
        .Q(\crscode_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[1]_i_1__0_n_0 ),
        .Q(\crscode_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[2]_i_1__0_n_0 ),
        .Q(\crscode_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[3]_i_1__0_n_0 ),
        .Q(\crscode_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[4]_i_1__0_n_0 ),
        .Q(\crscode_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1__0_n_0 ),
        .D(\crscode[5]_i_2__0_n_0 ),
        .Q(\crscode_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[0]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[0]),
        .O(di[0]));
  LUT5 #(
    .INIT(32'h5FBF0010)) 
    \di[10]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[10]),
        .O(di[10]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \di[11]_i_1__0 
       (.I0(\di[11]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[11]),
        .O(di[11]));
  LUT5 #(
    .INIT(32'h0000F909)) 
    \di[11]_i_2__0 
       (.I0(\crscode_reg_n_0_[1] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(ovrd_reg2),
        .I4(\index_reg_n_0_[1] ),
        .O(\di[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF9FF00000900)) 
    \di[12]_i_1__0 
       (.I0(\crscode_reg_n_0_[2] ),
        .I1(\di[12]_i_2__0_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[12]),
        .O(di[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \di[12]_i_2__0 
       (.I0(\crscode_reg_n_0_[0] ),
        .I1(\crscode_reg_n_0_[1] ),
        .O(\di[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF9F000F0090)) 
    \di[13]_i_1__0 
       (.I0(\di[13]_i_2__0_n_0 ),
        .I1(\crscode_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[13]),
        .O(di[13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \di[13]_i_2__0 
       (.I0(\crscode_reg_n_0_[1] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[2] ),
        .O(\di[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF9F000F0090)) 
    \di[14]_i_1__0 
       (.I0(\di[14]_i_2__0_n_0 ),
        .I1(\crscode_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[14]),
        .O(di[14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \di[14]_i_2__0 
       (.I0(\crscode_reg_n_0_[2] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[1] ),
        .I3(\crscode_reg_n_0_[3] ),
        .O(\di[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h5FEF0040)) 
    \di[15]_i_1__0 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\di[15]_i_2__0_n_0 ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[15]),
        .O(di[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \di[15]_i_2__0 
       (.I0(\crscode_reg_n_0_[4] ),
        .I1(\crscode_reg_n_0_[2] ),
        .I2(\crscode_reg_n_0_[0] ),
        .I3(\crscode_reg_n_0_[1] ),
        .I4(\crscode_reg_n_0_[3] ),
        .I5(\crscode_reg_n_0_[5] ),
        .O(\di[15]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[1]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[1]),
        .O(di[1]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[2]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[2]),
        .O(di[2]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[3]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[3]),
        .O(di[3]));
  LUT6 #(
    .INIT(64'h70E070E070F170E0)) 
    \di[4]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[0] ),
        .I4(mode_reg_n_0),
        .I5(gen3_reg2),
        .O(di[4]));
  LUT4 #(
    .INIT(16'h70F1)) 
    \di[5]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[5]),
        .I3(\index_reg_n_0_[0] ),
        .O(di[5]));
  LUT6 #(
    .INIT(64'h4DC84DCD4DC84DC8)) 
    \di[6]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[6]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(gen3_reg2),
        .I5(mode_reg_n_0),
        .O(di[6]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[7]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[7]),
        .O(di[7]));
  LUT4 #(
    .INIT(16'h70F1)) 
    \di[8]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[8]),
        .I3(\index_reg_n_0_[0] ),
        .O(di[8]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[9]_i_1__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[9]),
        .O(di[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[0]),
        .Q(rdy_reg1_reg_0[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[10]),
        .Q(rdy_reg1_reg_0[10]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[11]),
        .Q(rdy_reg1_reg_0[11]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[12]),
        .Q(rdy_reg1_reg_0[12]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[13]),
        .Q(rdy_reg1_reg_0[13]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[14]),
        .Q(rdy_reg1_reg_0[14]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[15]),
        .Q(rdy_reg1_reg_0[15]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[1]),
        .Q(rdy_reg1_reg_0[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[2]),
        .Q(rdy_reg1_reg_0[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[3]),
        .Q(rdy_reg1_reg_0[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[4]),
        .Q(rdy_reg1_reg_0[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[5]),
        .Q(rdy_reg1_reg_0[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[6]),
        .Q(rdy_reg1_reg_0[6]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[7]),
        .Q(rdy_reg1_reg_0[7]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[8]),
        .Q(rdy_reg1_reg_0[8]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[9]),
        .Q(rdy_reg1_reg_0[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hF2000000)) 
    done_i_1__5
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(done_i_2__8_n_0),
        .I4(done_i_3__0_n_0),
        .O(done));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    done_i_2__8
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[5] ),
        .I3(start_reg2),
        .I4(\fsm_reg_n_0_[8] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(done_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    done_i_3__0
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(done_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(QPLL_DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFFFFFFF)) 
    \fsm[0]_i_1__14 
       (.I0(\fsm[0]_i_2__10_n_0 ),
        .I1(qplllock_reg2),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[0] ),
        .I4(start_reg2),
        .I5(\fsm[8]_i_2__0_n_0 ),
        .O(fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \fsm[0]_i_2__10 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .O(\fsm[0]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[1]_i_1__14 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(fsm1),
        .I3(\fsm[1]_i_2__10_n_0 ),
        .O(fsm[1]));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \fsm[1]_i_2__10 
       (.I0(start_reg2),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(\fsm_reg_n_0_[1] ),
        .O(\fsm[1]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fsm[2]_i_1__14 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(\fsm_reg_n_0_[1] ),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__11 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(rdy_reg2),
        .I3(\fsm_reg_n_0_[2] ),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__14 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(rdy_reg2),
        .I2(\fsm_reg_n_0_[3] ),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__6 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(rdy_reg2),
        .I3(\fsm_reg_n_0_[4] ),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__6 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(rdy_reg2),
        .I2(\fsm_reg_n_0_[5] ),
        .O(fsm[6]));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    \fsm[7]_i_1__1 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(qplllock_reg2),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(fsm1),
        .I5(mode_reg_n_0),
        .O(fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \fsm[7]_i_2__0 
       (.I0(\index_reg_n_0_[2] ),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h0A08)) 
    \fsm[8]_i_1__1 
       (.I0(\fsm[8]_i_2__0_n_0 ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(qplllock_reg2),
        .I3(\fsm_reg_n_0_[7] ),
        .O(fsm[8]));
  LUT4 #(
    .INIT(16'h0012)) 
    \fsm[8]_i_2__0 
       (.I0(\fsm[8]_i_3__0_n_0 ),
        .I1(\fsm[8]_i_4__0_n_0 ),
        .I2(\fsm[8]_i_5__0_n_0 ),
        .I3(\fsm[8]_i_6__0_n_0 ),
        .O(\fsm[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[8]_i_3__0 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[8]_i_4__0 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \fsm[8]_i_5__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(\fsm_reg_n_0_[8] ),
        .O(\fsm[8]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \fsm[8]_i_6__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(\fsm_reg_n_0_[8] ),
        .O(\fsm[8]_i_6__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(\fsm_reg_n_0_[0] ),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\fsm_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\fsm_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\fsm_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\fsm_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\fsm_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\fsm_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(\fsm_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(\fsm_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \gth_common.gthe2_common_i_i_1__0 
       (.I0(\gth_common.gthe2_common_i_i_5__0_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[1] ),
        .O(qpll_drp_en));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \gth_common.gthe2_common_i_i_2__0 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\gth_common.gthe2_common_i_i_5__0_n_0 ),
        .O(qpll_drp_we));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \gth_common.gthe2_common_i_i_4__0 
       (.I0(qrst_qpllreset),
        .I1(\gth_common.gthe2_common_i_i_6__0_n_0 ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[1] ),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(QPLL_QPLLRESET0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gth_common.gthe2_common_i_i_5__0 
       (.I0(\fsm_reg_n_0_[5] ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\fsm_reg_n_0_[3] ),
        .I4(\fsm_reg_n_0_[6] ),
        .I5(\fsm_reg_n_0_[7] ),
        .O(\gth_common.gthe2_common_i_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gth_common.gthe2_common_i_i_6__0 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\fsm_reg_n_0_[8] ),
        .I4(\fsm_reg_n_0_[5] ),
        .O(\gth_common.gthe2_common_i_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \index[0]_i_1__0 
       (.I0(\index[0]_i_2__0_n_0 ),
        .I1(\index[0]_i_3__0_n_0 ),
        .I2(\index[0]_i_4__0_n_0 ),
        .I3(\index[0]_i_5__0_n_0 ),
        .I4(\index[2]_i_4__0_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[0]_i_2__0 
       (.I0(\fsm_reg_n_0_[7] ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(fsm1),
        .O(\index[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \index[0]_i_3__0 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .O(\index[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \index[0]_i_4__0 
       (.I0(\fsm_reg_n_0_[5] ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[3] ),
        .O(\index[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \index[0]_i_5__0 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[0] ),
        .I4(\fsm_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(\index[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF80000000)) 
    \index[1]_i_1__0 
       (.I0(\index[1]_i_2__0_n_0 ),
        .I1(\index[1]_i_3__0_n_0 ),
        .I2(\index[2]_i_3__0_n_0 ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[2]_i_4__0_n_0 ),
        .I5(\index_reg_n_0_[1] ),
        .O(\index[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[1]_i_2__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(fsm1),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[8] ),
        .O(\index[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \index[1]_i_3__0 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .O(\index[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFF80000000)) 
    \index[2]_i_1__0 
       (.I0(\index[2]_i_2__0_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[2]_i_3__0_n_0 ),
        .I4(\index[2]_i_4__0_n_0 ),
        .I5(\index_reg_n_0_[2] ),
        .O(\index[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \index[2]_i_2__0 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\index[2]_i_5__0_n_0 ),
        .O(\index[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \index[2]_i_3__0 
       (.I0(\fsm_reg_n_0_[8] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[6] ),
        .O(\index[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \index[2]_i_4__0 
       (.I0(\index[2]_i_6__0_n_0 ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[6] ),
        .O(\index[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[2]_i_5__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(fsm1),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[8] ),
        .O(\index[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE9)) 
    \index[2]_i_6__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(\fsm_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[0] ),
        .O(\index[2]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[0]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[1]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[2]_i_1__0_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0020000000200020)) 
    \load_cnt[0]_i_1__5 
       (.I0(\gth_common.gthe2_common_i_i_5__0_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\load_cnt[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \load_cnt[1]_i_1__0 
       (.I0(\gth_common.gthe2_common_i_i_5__0_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\load_cnt[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__5_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[1]_i_1__0_n_0 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00200A2A)) 
    mode_i_1__8
       (.I0(mode_reg_n_0),
        .I1(mode_i_2__8_n_0),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(mode_i_3__5_n_0),
        .O(mode_i_1__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F2FFF2F)) 
    mode_i_2__8
       (.I0(\fsm_reg_n_0_[3] ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(mode_i_4__0_n_0),
        .O(mode_i_2__8_n_0));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    mode_i_3__5
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(mode_i_5__0_n_0),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(mode_i_6__0_n_0),
        .O(mode_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mode_i_4__0
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[5] ),
        .I3(\fsm_reg_n_0_[4] ),
        .I4(\fsm_reg_n_0_[1] ),
        .O(mode_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mode_i_5__0
       (.I0(\fsm_reg_n_0_[3] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[6] ),
        .I5(\fsm_reg_n_0_[4] ),
        .O(mode_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8B88)) 
    mode_i_6__0
       (.I0(mode_i_7__0_n_0),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(mode_i_8__0_n_0),
        .I3(mode_i_9__0_n_0),
        .O(mode_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mode_i_7__0
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[4] ),
        .I5(\fsm_reg_n_0_[3] ),
        .O(mode_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    mode_i_8__0
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[3] ),
        .I5(\fsm_reg_n_0_[4] ),
        .O(mode_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFEED)) 
    mode_i_9__0
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[4] ),
        .I4(\fsm_reg_n_0_[5] ),
        .I5(\fsm_reg_n_0_[3] ),
        .O(mode_i_9__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__8_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_OVRD),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qpll_drp_rdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_drp" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_drp_55
   (QPLL_DRP_DONE,
    QPLL_QPLLRESET0120_out,
    Q,
    rdy_reg1_reg_0,
    qpll_drp_en,
    qpll_drp_we,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    pipe_dclk_in,
    qpll_drp_rdy,
    QPLL_QPLLLOCK,
    O1447,
    QPLL_DRP_OVRD,
    qrst_qpllreset,
    D);
  output QPLL_DRP_DONE;
  output QPLL_QPLLRESET0120_out;
  output [7:0]Q;
  output [15:0]rdy_reg1_reg_0;
  output qpll_drp_en;
  output qpll_drp_we;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input pipe_dclk_in;
  input qpll_drp_rdy;
  input QPLL_QPLLLOCK;
  input O1447;
  input QPLL_DRP_OVRD;
  input qrst_qpllreset;
  input [15:0]D;

  wire [15:0]D;
  wire O1447;
  wire [7:0]Q;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_OVRD;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLRESET0120_out;
  wire RST_DCLK_RESET;
  wire \crscode[0]_i_1_n_0 ;
  wire \crscode[1]_i_1_n_0 ;
  wire \crscode[2]_i_1_n_0 ;
  wire \crscode[3]_i_1_n_0 ;
  wire \crscode[4]_i_1_n_0 ;
  wire \crscode[5]_i_1_n_0 ;
  wire \crscode[5]_i_2_n_0 ;
  wire \crscode_reg_n_0_[0] ;
  wire \crscode_reg_n_0_[1] ;
  wire \crscode_reg_n_0_[2] ;
  wire \crscode_reg_n_0_[3] ;
  wire \crscode_reg_n_0_[4] ;
  wire \crscode_reg_n_0_[5] ;
  wire [15:0]di;
  wire \di[11]_i_2_n_0 ;
  wire \di[12]_i_2_n_0 ;
  wire \di[13]_i_2_n_0 ;
  wire \di[14]_i_2_n_0 ;
  wire \di[15]_i_2_n_0 ;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire done_i_2__7_n_0;
  wire done_i_3_n_0;
  wire [8:0]fsm;
  wire fsm1;
  wire \fsm[0]_i_2__1_n_0 ;
  wire \fsm[1]_i_2__1_n_0 ;
  wire \fsm[8]_i_2_n_0 ;
  wire \fsm[8]_i_3_n_0 ;
  wire \fsm[8]_i_4_n_0 ;
  wire \fsm[8]_i_5_n_0 ;
  wire \fsm[8]_i_6_n_0 ;
  wire \fsm_reg_n_0_[0] ;
  wire \fsm_reg_n_0_[1] ;
  wire \fsm_reg_n_0_[2] ;
  wire \fsm_reg_n_0_[3] ;
  wire \fsm_reg_n_0_[4] ;
  wire \fsm_reg_n_0_[5] ;
  wire \fsm_reg_n_0_[6] ;
  wire \fsm_reg_n_0_[7] ;
  wire \fsm_reg_n_0_[8] ;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \gth_common.gthe2_common_i_i_5_n_0 ;
  wire \gth_common.gthe2_common_i_i_6_n_0 ;
  wire \index[0]_i_1_n_0 ;
  wire \index[0]_i_2_n_0 ;
  wire \index[0]_i_3_n_0 ;
  wire \index[0]_i_4_n_0 ;
  wire \index[0]_i_5_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[1]_i_2_n_0 ;
  wire \index[1]_i_3_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[2]_i_2_n_0 ;
  wire \index[2]_i_3_n_0 ;
  wire \index[2]_i_4_n_0 ;
  wire \index[2]_i_5_n_0 ;
  wire \index[2]_i_6_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1__0_n_0 ;
  wire \load_cnt[1]_i_1_n_0 ;
  wire mode_i_1__7_n_0;
  wire mode_i_2__7_n_0;
  wire mode_i_3__0_n_0;
  wire mode_i_4_n_0;
  wire mode_i_5_n_0;
  wire mode_i_6_n_0;
  wire mode_i_7_n_0;
  wire mode_i_8_n_0;
  wire mode_i_9_n_0;
  wire mode_reg_n_0;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire [7:0]p_1_in;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qrst_qpllreset;
  wire rdy_reg1;
  wire [15:0]rdy_reg1_reg_0;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \addr[0]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \addr[1]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \addr[2]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \addr[3]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(p_1_in[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \addr[4]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addr[5]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \addr[7]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[6]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(RST_DCLK_RESET));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \crscode[5]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(ovrd_reg2),
        .I3(\index_reg_n_0_[1] ),
        .O(\crscode[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .O(\crscode[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[0]_i_1_n_0 ),
        .Q(\crscode_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[1]_i_1_n_0 ),
        .Q(\crscode_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[2]_i_1_n_0 ),
        .Q(\crscode_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[3]_i_1_n_0 ),
        .Q(\crscode_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[4]_i_1_n_0 ),
        .Q(\crscode_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\crscode[5]_i_1_n_0 ),
        .D(\crscode[5]_i_2_n_0 ),
        .Q(\crscode_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[0]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[0]),
        .O(di[0]));
  LUT5 #(
    .INIT(32'h5FBF0010)) 
    \di[10]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[10]),
        .O(di[10]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \di[11]_i_1 
       (.I0(\di[11]_i_2_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[11]),
        .O(di[11]));
  LUT5 #(
    .INIT(32'h0000F909)) 
    \di[11]_i_2 
       (.I0(\crscode_reg_n_0_[1] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(ovrd_reg2),
        .I4(\index_reg_n_0_[1] ),
        .O(\di[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF9FF00000900)) 
    \di[12]_i_1 
       (.I0(\crscode_reg_n_0_[2] ),
        .I1(\di[12]_i_2_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[12]),
        .O(di[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \di[12]_i_2 
       (.I0(\crscode_reg_n_0_[0] ),
        .I1(\crscode_reg_n_0_[1] ),
        .O(\di[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF9F000F0090)) 
    \di[13]_i_1 
       (.I0(\di[13]_i_2_n_0 ),
        .I1(\crscode_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[13]),
        .O(di[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \di[13]_i_2 
       (.I0(\crscode_reg_n_0_[1] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[2] ),
        .O(\di[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF9F000F0090)) 
    \di[14]_i_1 
       (.I0(\di[14]_i_2_n_0 ),
        .I1(\crscode_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(do_reg2[14]),
        .O(di[14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \di[14]_i_2 
       (.I0(\crscode_reg_n_0_[2] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[1] ),
        .I3(\crscode_reg_n_0_[3] ),
        .O(\di[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5FEF0040)) 
    \di[15]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\di[15]_i_2_n_0 ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[15]),
        .O(di[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \di[15]_i_2 
       (.I0(\crscode_reg_n_0_[4] ),
        .I1(\crscode_reg_n_0_[2] ),
        .I2(\crscode_reg_n_0_[0] ),
        .I3(\crscode_reg_n_0_[1] ),
        .I4(\crscode_reg_n_0_[3] ),
        .I5(\crscode_reg_n_0_[5] ),
        .O(\di[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[1]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[1]),
        .O(di[1]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[2]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[2]),
        .O(di[2]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[3]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[3]),
        .O(di[3]));
  LUT6 #(
    .INIT(64'h70E070E070F170E0)) 
    \di[4]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[4]),
        .I3(\index_reg_n_0_[0] ),
        .I4(mode_reg_n_0),
        .I5(gen3_reg2),
        .O(di[4]));
  LUT4 #(
    .INIT(16'h70F1)) 
    \di[5]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[5]),
        .I3(\index_reg_n_0_[0] ),
        .O(di[5]));
  LUT6 #(
    .INIT(64'h4DC84DCD4DC84DC8)) 
    \di[6]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[6]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(gen3_reg2),
        .I5(mode_reg_n_0),
        .O(di[6]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[7]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[7]),
        .O(di[7]));
  LUT4 #(
    .INIT(16'h70F1)) 
    \di[8]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(do_reg2[8]),
        .I3(\index_reg_n_0_[0] ),
        .O(di[8]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[9]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(do_reg2[9]),
        .O(di[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[0]),
        .Q(rdy_reg1_reg_0[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[10]),
        .Q(rdy_reg1_reg_0[10]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[11]),
        .Q(rdy_reg1_reg_0[11]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[12]),
        .Q(rdy_reg1_reg_0[12]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[13]),
        .Q(rdy_reg1_reg_0[13]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[14]),
        .Q(rdy_reg1_reg_0[14]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[15]),
        .Q(rdy_reg1_reg_0[15]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[1]),
        .Q(rdy_reg1_reg_0[1]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[2]),
        .Q(rdy_reg1_reg_0[2]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[3]),
        .Q(rdy_reg1_reg_0[3]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[4]),
        .Q(rdy_reg1_reg_0[4]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[5]),
        .Q(rdy_reg1_reg_0[5]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[6]),
        .Q(rdy_reg1_reg_0[6]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[7]),
        .Q(rdy_reg1_reg_0[7]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[8]),
        .Q(rdy_reg1_reg_0[8]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[9]),
        .Q(rdy_reg1_reg_0[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF2000000)) 
    done_i_1__0
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(done_i_2__7_n_0),
        .I4(done_i_3_n_0),
        .O(done));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    done_i_2__7
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[5] ),
        .I3(start_reg2),
        .I4(\fsm_reg_n_0_[8] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(done_i_2__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    done_i_3
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(QPLL_DRP_DONE),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFFFFFFF)) 
    \fsm[0]_i_1__9 
       (.I0(\fsm[0]_i_2__1_n_0 ),
        .I1(qplllock_reg2),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[0] ),
        .I4(start_reg2),
        .I5(\fsm[8]_i_2_n_0 ),
        .O(fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \fsm[0]_i_2__1 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .O(\fsm[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[1]_i_1__9 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(fsm1),
        .I3(\fsm[1]_i_2__1_n_0 ),
        .O(fsm[1]));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \fsm[1]_i_2__1 
       (.I0(start_reg2),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(load_cnt[0]),
        .I3(load_cnt[1]),
        .I4(\fsm_reg_n_0_[1] ),
        .O(\fsm[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fsm[2]_i_1__9 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(\fsm_reg_n_0_[1] ),
        .O(fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[3]_i_1__2 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(rdy_reg2),
        .I3(\fsm_reg_n_0_[2] ),
        .O(fsm[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__9 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(rdy_reg2),
        .I2(\fsm_reg_n_0_[3] ),
        .O(fsm[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \fsm[5]_i_1__1 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(rdy_reg2),
        .I3(\fsm_reg_n_0_[4] ),
        .O(fsm[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__1 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(rdy_reg2),
        .I2(\fsm_reg_n_0_[5] ),
        .O(fsm[6]));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    \fsm[7]_i_1__0 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(qplllock_reg2),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(fsm1),
        .I5(mode_reg_n_0),
        .O(fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \fsm[7]_i_2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(mode_reg_n_0),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .O(fsm1));
  LUT4 #(
    .INIT(16'h0A08)) 
    \fsm[8]_i_1__0 
       (.I0(\fsm[8]_i_2_n_0 ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(qplllock_reg2),
        .I3(\fsm_reg_n_0_[7] ),
        .O(fsm[8]));
  LUT4 #(
    .INIT(16'h0012)) 
    \fsm[8]_i_2 
       (.I0(\fsm[8]_i_3_n_0 ),
        .I1(\fsm[8]_i_4_n_0 ),
        .I2(\fsm[8]_i_5_n_0 ),
        .I3(\fsm[8]_i_6_n_0 ),
        .O(\fsm[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm[8]_i_3 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm[8]_i_4 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \fsm[8]_i_5 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(\fsm_reg_n_0_[8] ),
        .O(\fsm[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \fsm[8]_i_6 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(\fsm_reg_n_0_[8] ),
        .O(\fsm[8]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(\fsm_reg_n_0_[0] ),
        .S(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\fsm_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\fsm_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\fsm_reg_n_0_[3] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\fsm_reg_n_0_[4] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\fsm_reg_n_0_[5] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\fsm_reg_n_0_[6] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(\fsm_reg_n_0_[7] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(\fsm_reg_n_0_[8] ),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(O1447),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \gth_common.gthe2_common_i_i_1 
       (.I0(\gth_common.gthe2_common_i_i_5_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[1] ),
        .O(qpll_drp_en));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \gth_common.gthe2_common_i_i_2 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\gth_common.gthe2_common_i_i_5_n_0 ),
        .O(qpll_drp_we));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \gth_common.gthe2_common_i_i_4 
       (.I0(qrst_qpllreset),
        .I1(\gth_common.gthe2_common_i_i_6_n_0 ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[1] ),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(QPLL_QPLLRESET0120_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gth_common.gthe2_common_i_i_5 
       (.I0(\fsm_reg_n_0_[5] ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\fsm_reg_n_0_[3] ),
        .I4(\fsm_reg_n_0_[6] ),
        .I5(\fsm_reg_n_0_[7] ),
        .O(\gth_common.gthe2_common_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gth_common.gthe2_common_i_i_6 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\fsm_reg_n_0_[8] ),
        .I4(\fsm_reg_n_0_[5] ),
        .O(\gth_common.gthe2_common_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \index[0]_i_1 
       (.I0(\index[0]_i_2_n_0 ),
        .I1(\index[0]_i_3_n_0 ),
        .I2(\index[0]_i_4_n_0 ),
        .I3(\index[0]_i_5_n_0 ),
        .I4(\index[2]_i_4_n_0 ),
        .I5(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[0]_i_2 
       (.I0(\fsm_reg_n_0_[7] ),
        .I1(\fsm_reg_n_0_[8] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(fsm1),
        .O(\index[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \index[0]_i_3 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .O(\index[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \index[0]_i_4 
       (.I0(\fsm_reg_n_0_[5] ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[3] ),
        .O(\index[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \index[0]_i_5 
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[0] ),
        .I4(\fsm_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[2] ),
        .O(\index[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF80000000)) 
    \index[1]_i_1 
       (.I0(\index[1]_i_2_n_0 ),
        .I1(\index[1]_i_3_n_0 ),
        .I2(\index[2]_i_3_n_0 ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index[2]_i_4_n_0 ),
        .I5(\index_reg_n_0_[1] ),
        .O(\index[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[1]_i_2 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(fsm1),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[8] ),
        .O(\index[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \index[1]_i_3 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .O(\index[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFF80000000)) 
    \index[2]_i_1 
       (.I0(\index[2]_i_2_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index[2]_i_3_n_0 ),
        .I4(\index[2]_i_4_n_0 ),
        .I5(\index_reg_n_0_[2] ),
        .O(\index[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \index[2]_i_2 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\index[2]_i_5_n_0 ),
        .O(\index[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \index[2]_i_3 
       (.I0(\fsm_reg_n_0_[8] ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[6] ),
        .O(\index[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \index[2]_i_4 
       (.I0(\index[2]_i_6_n_0 ),
        .I1(\fsm_reg_n_0_[7] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[6] ),
        .O(\index[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \index[2]_i_5 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(fsm1),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(\fsm_reg_n_0_[8] ),
        .O(\index[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE9)) 
    \index[2]_i_6 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(\fsm_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[0] ),
        .O(\index[2]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[0]_i_1_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[1]_i_1_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[2]_i_1_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(RST_DCLK_RESET));
  LUT6 #(
    .INIT(64'h0020000000200020)) 
    \load_cnt[0]_i_1__0 
       (.I0(\gth_common.gthe2_common_i_i_5_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\load_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \load_cnt[1]_i_1 
       (.I0(\gth_common.gthe2_common_i_i_5_n_0 ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(load_cnt[1]),
        .I5(load_cnt[0]),
        .O(\load_cnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__0_n_0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[1]_i_1_n_0 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
  LUT5 #(
    .INIT(32'h00200A2A)) 
    mode_i_1__7
       (.I0(mode_reg_n_0),
        .I1(mode_i_2__7_n_0),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(mode_i_3__0_n_0),
        .O(mode_i_1__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F2FFF2F)) 
    mode_i_2__7
       (.I0(\fsm_reg_n_0_[3] ),
        .I1(\fsm_reg_n_0_[4] ),
        .I2(\fsm_reg_n_0_[8] ),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(\fsm_reg_n_0_[7] ),
        .I5(mode_i_4_n_0),
        .O(mode_i_2__7_n_0));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    mode_i_3__0
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(mode_i_5_n_0),
        .I3(\fsm_reg_n_0_[7] ),
        .I4(mode_i_6_n_0),
        .O(mode_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mode_i_4
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[5] ),
        .I3(\fsm_reg_n_0_[4] ),
        .I4(\fsm_reg_n_0_[1] ),
        .O(mode_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mode_i_5
       (.I0(\fsm_reg_n_0_[3] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[6] ),
        .I5(\fsm_reg_n_0_[4] ),
        .O(mode_i_5_n_0));
  LUT4 #(
    .INIT(16'h8B88)) 
    mode_i_6
       (.I0(mode_i_7_n_0),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(mode_i_8_n_0),
        .I3(mode_i_9_n_0),
        .O(mode_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mode_i_7
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[2] ),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[4] ),
        .I5(\fsm_reg_n_0_[3] ),
        .O(mode_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    mode_i_8
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[5] ),
        .I4(\fsm_reg_n_0_[3] ),
        .I5(\fsm_reg_n_0_[4] ),
        .O(mode_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFEED)) 
    mode_i_9
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[4] ),
        .I4(\fsm_reg_n_0_[5] ),
        .I5(\fsm_reg_n_0_[3] ),
        .O(mode_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mode_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(mode_i_1__7_n_0),
        .Q(mode_reg_n_0),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_OVRD),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qpll_drp_rdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_reset" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_reset
   (rdy_reg1_reg,
    rdy_reg1_reg_0,
    QRST_FSM,
    pipe_qrst_idle,
    qrst_drp_start,
    qrst_ovrd,
    qrst_qpllreset,
    qpllpd,
    powerdown,
    SR,
    \di_reg[15] ,
    pipe_pclk_in,
    \di_reg[15]_0 ,
    QRST_CPLLLOCK,
    pipe_mmcm_lock_in,
    QRST_DRP_DONE,
    QRST_QPLLRESET_IN,
    PIPETXRATE,
    QRST_QPLLPD_IN);
  output rdy_reg1_reg;
  output rdy_reg1_reg_0;
  output [11:0]QRST_FSM;
  output pipe_qrst_idle;
  output qrst_drp_start;
  output qrst_ovrd;
  output qrst_qpllreset;
  input [1:0]qpllpd;
  input powerdown;
  input [0:0]SR;
  input \di_reg[15] ;
  input pipe_pclk_in;
  input \di_reg[15]_0 ;
  input [7:0]QRST_CPLLLOCK;
  input pipe_mmcm_lock_in;
  input [1:0]QRST_DRP_DONE;
  input [7:0]QRST_QPLLRESET_IN;
  input [1:0]PIPETXRATE;
  input [7:0]QRST_QPLLPD_IN;

  wire [1:0]PIPETXRATE;
  wire [7:0]QRST_CPLLLOCK;
  wire [1:0]QRST_DRP_DONE;
  wire [11:0]QRST_FSM;
  wire [7:0]QRST_QPLLPD_IN;
  wire [7:0]QRST_QPLLRESET_IN;
  wire [0:0]SR;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire \di_reg[15] ;
  wire \di_reg[15]_0 ;
  wire [1:0]drp_done_reg1;
  wire [1:0]drp_done_reg2;
  wire [11:0]fsm;
  wire \fsm[10]_i_2_n_0 ;
  wire \fsm[11]_i_3_n_0 ;
  wire \fsm[11]_i_4_n_0 ;
  wire \fsm[11]_i_5_n_0 ;
  wire \fsm[11]_i_6_n_0 ;
  wire \fsm[11]_i_7_n_0 ;
  wire \fsm[2]_i_2__7_n_0 ;
  wire \fsm[2]_i_3__7_n_0 ;
  wire \fsm[3]_i_2__7_n_0 ;
  wire \fsm[3]_i_3__7_n_0 ;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire ovrd_i_10_n_0;
  wire ovrd_i_11_n_0;
  wire ovrd_i_12_n_0;
  wire ovrd_i_13_n_0;
  wire ovrd_i_14_n_0;
  wire ovrd_i_15_n_0;
  wire ovrd_i_16_n_0;
  wire ovrd_i_17_n_0;
  wire ovrd_i_18_n_0;
  wire ovrd_i_1_n_0;
  wire ovrd_i_2_n_0;
  wire ovrd_i_3_n_0;
  wire ovrd_i_4_n_0;
  wire ovrd_i_5_n_0;
  wire ovrd_i_6_n_0;
  wire ovrd_i_7_n_0;
  wire ovrd_i_8_n_0;
  wire ovrd_i_9_n_0;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_qrst_idle;
  wire pipe_qrst_idle_INST_0_i_1_n_0;
  wire pipe_qrst_idle_INST_0_i_2_n_0;
  wire powerdown;
  wire [1:0]qplllock_reg1;
  wire [1:0]qplllock_reg2;
  wire [1:0]qpllpd;
  wire qpllpd_0;
  wire qpllpd_i_10_n_0;
  wire qpllpd_i_11_n_0;
  wire qpllpd_i_12_n_0;
  wire qpllpd_i_13_n_0;
  wire qpllpd_i_14_n_0;
  wire qpllpd_i_15_n_0;
  wire qpllpd_i_1_n_0;
  wire qpllpd_i_2_n_0;
  wire qpllpd_i_3_n_0;
  wire qpllpd_i_4_n_0;
  wire qpllpd_i_5_n_0;
  wire qpllpd_i_6_n_0;
  wire qpllpd_i_7_n_0;
  wire qpllpd_i_8_n_0;
  wire qpllpd_i_9_n_0;
  wire [7:0]qpllpd_in_reg1;
  wire [7:0]qpllpd_in_reg2;
  wire qpllreset_i_10_n_0;
  wire qpllreset_i_11_n_0;
  wire qpllreset_i_12_n_0;
  wire qpllreset_i_13_n_0;
  wire qpllreset_i_1_n_0;
  wire qpllreset_i_2_n_0;
  wire qpllreset_i_3_n_0;
  wire qpllreset_i_4_n_0;
  wire qpllreset_i_5_n_0;
  wire qpllreset_i_6_n_0;
  wire qpllreset_i_7_n_0;
  wire qpllreset_i_8_n_0;
  wire qpllreset_i_9_n_0;
  wire [7:0]qpllreset_in_reg1;
  wire [7:0]qpllreset_in_reg2;
  wire qrst_drp_start;
  wire qrst_ovrd;
  wire qrst_qpllreset;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1_reg;
  wire rdy_reg1_reg_0;
  wire start_reg1_i_2_n_0;
  wire start_reg1_i_3_n_0;
  wire start_reg1_i_4_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[0]),
        .Q(cplllock_reg1[0]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[1]),
        .Q(cplllock_reg1[1]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[2]),
        .Q(cplllock_reg1[2]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[3]),
        .Q(cplllock_reg1[3]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[4]),
        .Q(cplllock_reg1[4]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[5]),
        .Q(cplllock_reg1[5]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[6]),
        .Q(cplllock_reg1[6]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK[7]),
        .Q(cplllock_reg1[7]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \cplllock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_DRP_DONE[0]),
        .Q(drp_done_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_DRP_DONE[1]),
        .Q(drp_done_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \drp_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \fsm[0]_i_1__7 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[11]),
        .I2(QRST_FSM[0]),
        .I3(QRST_FSM[9]),
        .I4(qplllock_reg2[1]),
        .I5(qplllock_reg2[0]),
        .O(fsm[0]));
  LUT6 #(
    .INIT(64'h80008000AAAA8000)) 
    \fsm[10]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(qplllock_reg2[1]),
        .I2(qplllock_reg2[0]),
        .I3(QRST_FSM[5]),
        .I4(QRST_FSM[7]),
        .I5(\fsm[10]_i_2_n_0 ),
        .O(fsm[10]));
  LUT2 #(
    .INIT(4'h7)) 
    \fsm[10]_i_2 
       (.I0(drp_done_reg2[0]),
        .I1(drp_done_reg2[1]),
        .O(\fsm[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fsm[11]_i_2 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[10]),
        .O(fsm[11]));
  LUT4 #(
    .INIT(16'h0012)) 
    \fsm[11]_i_3 
       (.I0(\fsm[11]_i_4_n_0 ),
        .I1(\fsm[11]_i_5_n_0 ),
        .I2(\fsm[11]_i_6_n_0 ),
        .I3(\fsm[11]_i_7_n_0 ),
        .O(\fsm[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \fsm[11]_i_4 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\fsm[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \fsm[11]_i_5 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\fsm[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \fsm[11]_i_6 
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(\fsm[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \fsm[11]_i_7 
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[10]),
        .I5(QRST_FSM[11]),
        .O(\fsm[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \fsm[1]_i_1__7 
       (.I0(\fsm[2]_i_2__7_n_0 ),
        .I1(QRST_FSM[1]),
        .I2(\fsm[11]_i_3_n_0 ),
        .O(fsm[1]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \fsm[2]_i_1__7 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[1]),
        .I2(\fsm[2]_i_2__7_n_0 ),
        .I3(\fsm[3]_i_2__7_n_0 ),
        .I4(QRST_FSM[2]),
        .O(fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fsm[2]_i_2__7 
       (.I0(qplllock_reg2[1]),
        .I1(qplllock_reg2[0]),
        .I2(\fsm[2]_i_3__7_n_0 ),
        .I3(cplllock_reg2[0]),
        .I4(cplllock_reg2[2]),
        .O(\fsm[2]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fsm[2]_i_3__7 
       (.I0(cplllock_reg2[6]),
        .I1(cplllock_reg2[5]),
        .I2(cplllock_reg2[7]),
        .I3(cplllock_reg2[4]),
        .I4(cplllock_reg2[1]),
        .I5(cplllock_reg2[3]),
        .O(\fsm[2]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hAA08AA08AA080808)) 
    \fsm[3]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[2]),
        .I2(\fsm[3]_i_2__7_n_0 ),
        .I3(QRST_FSM[3]),
        .I4(drp_done_reg2[1]),
        .I5(drp_done_reg2[0]),
        .O(fsm[3]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \fsm[3]_i_2__7 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[5]),
        .I2(cplllock_reg2[2]),
        .I3(\fsm[3]_i_3__7_n_0 ),
        .O(\fsm[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \fsm[3]_i_3__7 
       (.I0(mmcm_lock_reg2),
        .I1(cplllock_reg2[6]),
        .I2(cplllock_reg2[3]),
        .I3(cplllock_reg2[7]),
        .I4(cplllock_reg2[4]),
        .I5(cplllock_reg2[1]),
        .O(\fsm[3]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'h2A2A0200)) 
    \fsm[4]_i_1__7 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(drp_done_reg2[1]),
        .I2(drp_done_reg2[0]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .O(fsm[4]));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    \fsm[5]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[4]),
        .I2(\fsm[10]_i_2_n_0 ),
        .I3(QRST_FSM[5]),
        .I4(qplllock_reg2[1]),
        .I5(qplllock_reg2[0]),
        .O(fsm[5]));
  LUT4 #(
    .INIT(16'hA800)) 
    \fsm[6]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[1]),
        .I3(QRST_FSM[6]),
        .O(fsm[6]));
  LUT5 #(
    .INIT(32'h2A2A0200)) 
    \fsm[7]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(drp_done_reg2[1]),
        .I2(drp_done_reg2[0]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[7]),
        .O(fsm[7]));
  LUT4 #(
    .INIT(16'h8880)) 
    \fsm[8]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[8]),
        .I2(qplllock_reg2[0]),
        .I3(qplllock_reg2[1]),
        .O(fsm[8]));
  LUT5 #(
    .INIT(32'h0AAA0008)) 
    \fsm[9]_i_1 
       (.I0(\fsm[11]_i_3_n_0 ),
        .I1(QRST_FSM[8]),
        .I2(qplllock_reg2[1]),
        .I3(qplllock_reg2[0]),
        .I4(QRST_FSM[9]),
        .O(fsm[9]));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(QRST_FSM[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[10]),
        .Q(QRST_FSM[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[11]),
        .Q(QRST_FSM[11]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(QRST_FSM[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(QRST_FSM[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(QRST_FSM[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(QRST_FSM[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(QRST_FSM[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(QRST_FSM[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[7]),
        .Q(QRST_FSM[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[8]),
        .Q(QRST_FSM[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fsm[9]),
        .Q(QRST_FSM[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_common.gthe2_common_i_i_3 
       (.I0(qpllpd[0]),
        .I1(powerdown),
        .I2(qpllpd_0),
        .O(rdy_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_common.gthe2_common_i_i_3__0 
       (.I0(qpllpd[1]),
        .I1(powerdown),
        .I2(qpllpd_0),
        .O(rdy_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
  LUT6 #(
    .INIT(64'hBABFBABA8A808A8A)) 
    ovrd_i_1
       (.I0(ovrd_i_2_n_0),
        .I1(ovrd_i_3_n_0),
        .I2(ovrd_i_4_n_0),
        .I3(ovrd_i_5_n_0),
        .I4(ovrd_i_6_n_0),
        .I5(qrst_ovrd),
        .O(ovrd_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ovrd_i_10
       (.I0(QRST_FSM[9]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[8]),
        .I3(ovrd_i_8_n_0),
        .I4(QRST_FSM[6]),
        .I5(ovrd_i_15_n_0),
        .O(ovrd_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    ovrd_i_11
       (.I0(ovrd_i_8_n_0),
        .I1(ovrd_i_16_n_0),
        .I2(QRST_FSM[6]),
        .I3(QRST_FSM[7]),
        .I4(QRST_FSM[8]),
        .I5(QRST_FSM[9]),
        .O(ovrd_i_11_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ovrd_i_12
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(ovrd_i_17_n_0),
        .I3(QRST_FSM[7]),
        .I4(QRST_FSM[6]),
        .I5(ovrd_i_18_n_0),
        .O(ovrd_i_12_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    ovrd_i_13
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[7]),
        .I2(ovrd_i_8_n_0),
        .I3(QRST_FSM[6]),
        .I4(ovrd_i_16_n_0),
        .I5(QRST_FSM[9]),
        .O(ovrd_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ovrd_i_14
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[2]),
        .I4(QRST_FSM[5]),
        .O(ovrd_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ovrd_i_15
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(ovrd_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ovrd_i_16
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(ovrd_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ovrd_i_17
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[3]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(ovrd_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    ovrd_i_18
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(ovrd_i_18_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ovrd_i_2
       (.I0(start_reg1_i_2_n_0),
        .I1(QRST_FSM[6]),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[0]),
        .I4(start_reg1_i_3_n_0),
        .I5(start_reg1_i_4_n_0),
        .O(ovrd_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ovrd_i_3
       (.I0(ovrd_i_7_n_0),
        .I1(ovrd_i_8_n_0),
        .I2(start_reg1_i_3_n_0),
        .I3(QRST_FSM[7]),
        .I4(QRST_FSM[8]),
        .I5(QRST_FSM[6]),
        .O(ovrd_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ovrd_i_4
       (.I0(QRST_FSM[11]),
        .I1(QRST_FSM[10]),
        .O(ovrd_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    ovrd_i_5
       (.I0(ovrd_i_9_n_0),
        .I1(QRST_FSM[10]),
        .I2(ovrd_i_10_n_0),
        .I3(ovrd_i_11_n_0),
        .I4(ovrd_i_12_n_0),
        .I5(ovrd_i_13_n_0),
        .O(ovrd_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    ovrd_i_6
       (.I0(QRST_FSM[11]),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[10]),
        .O(ovrd_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ovrd_i_7
       (.I0(pipe_qrst_idle_INST_0_i_1_n_0),
        .I1(ovrd_i_6_n_0),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(ovrd_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ovrd_i_8
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[4]),
        .O(ovrd_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ovrd_i_9
       (.I0(start_reg1_i_3_n_0),
        .I1(pipe_qrst_idle_INST_0_i_1_n_0),
        .I2(ovrd_i_14_n_0),
        .I3(qpllpd_i_9_n_0),
        .I4(ovrd_i_8_n_0),
        .I5(qpllpd_i_10_n_0),
        .O(ovrd_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ovrd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ovrd_i_1_n_0),
        .Q(qrst_ovrd),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    pipe_qrst_idle_INST_0
       (.I0(QRST_FSM[10]),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[11]),
        .I4(pipe_qrst_idle_INST_0_i_1_n_0),
        .I5(pipe_qrst_idle_INST_0_i_2_n_0),
        .O(pipe_qrst_idle));
  LUT2 #(
    .INIT(4'h2)) 
    pipe_qrst_idle_INST_0_i_1
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .O(pipe_qrst_idle_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pipe_qrst_idle_INST_0_i_2
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[2]),
        .O(pipe_qrst_idle_INST_0_i_2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\di_reg[15]_0 ),
        .Q(qplllock_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\di_reg[15] ),
        .Q(qplllock_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1[0]),
        .Q(qplllock_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1[1]),
        .Q(qplllock_reg2[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAABBBABAAA888A8)) 
    qpllpd_i_1
       (.I0(qpllpd_i_2_n_0),
        .I1(QRST_FSM[11]),
        .I2(qpllpd_i_3_n_0),
        .I3(QRST_FSM[10]),
        .I4(qpllpd_i_4_n_0),
        .I5(qpllpd_0),
        .O(qpllpd_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    qpllpd_i_10
       (.I0(QRST_FSM[7]),
        .I1(QRST_FSM[8]),
        .O(qpllpd_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    qpllpd_i_11
       (.I0(qpllpd_in_reg2[0]),
        .I1(qpllpd_in_reg2[2]),
        .I2(qpllpd_in_reg2[7]),
        .I3(qpllpd_in_reg2[5]),
        .I4(qpllpd_in_reg2[4]),
        .I5(qpllpd_in_reg2[6]),
        .O(qpllpd_i_11_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    qpllpd_i_12
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(qpllpd_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    qpllpd_i_13
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[2]),
        .I4(QRST_FSM[1]),
        .I5(QRST_FSM[3]),
        .O(qpllpd_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    qpllpd_i_14
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[1]),
        .I5(QRST_FSM[2]),
        .O(qpllpd_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEED)) 
    qpllpd_i_15
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[4]),
        .I4(QRST_FSM[3]),
        .I5(QRST_FSM[5]),
        .O(qpllpd_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    qpllpd_i_2
       (.I0(qpllpd_i_5_n_0),
        .I1(QRST_FSM[10]),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[7]),
        .I5(qpllreset_i_6_n_0),
        .O(qpllpd_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE2)) 
    qpllpd_i_3
       (.I0(qpllpd_i_6_n_0),
        .I1(QRST_FSM[7]),
        .I2(qpllpd_i_7_n_0),
        .I3(ovrd_i_8_n_0),
        .I4(QRST_FSM[9]),
        .I5(QRST_FSM[8]),
        .O(qpllpd_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    qpllpd_i_4
       (.I0(start_reg1_i_3_n_0),
        .I1(pipe_qrst_idle_INST_0_i_1_n_0),
        .I2(qpllpd_i_8_n_0),
        .I3(qpllpd_i_9_n_0),
        .I4(ovrd_i_8_n_0),
        .I5(qpllpd_i_10_n_0),
        .O(qpllpd_i_4_n_0));
  LUT6 #(
    .INIT(64'h00FF800000008000)) 
    qpllpd_i_5
       (.I0(qpllpd_in_reg2[3]),
        .I1(qpllpd_in_reg2[1]),
        .I2(qpllpd_i_11_n_0),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[11]),
        .I5(qpllpd_i_12_n_0),
        .O(qpllpd_i_5_n_0));
  LUT4 #(
    .INIT(16'h8B88)) 
    qpllpd_i_6
       (.I0(qpllpd_i_13_n_0),
        .I1(QRST_FSM[6]),
        .I2(qpllpd_i_14_n_0),
        .I3(qpllpd_i_15_n_0),
        .O(qpllpd_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    qpllpd_i_7
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[4]),
        .O(qpllpd_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    qpllpd_i_8
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[2]),
        .I4(QRST_FSM[5]),
        .O(qpllpd_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    qpllpd_i_9
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .O(qpllpd_i_9_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[0]),
        .Q(qpllpd_in_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[1]),
        .Q(qpllpd_in_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[2]),
        .Q(qpllpd_in_reg1[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[3]),
        .Q(qpllpd_in_reg1[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[4]),
        .Q(qpllpd_in_reg1[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[5]),
        .Q(qpllpd_in_reg1[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[6]),
        .Q(qpllpd_in_reg1[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN[7]),
        .Q(qpllpd_in_reg1[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[0]),
        .Q(qpllpd_in_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[1]),
        .Q(qpllpd_in_reg2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[2]),
        .Q(qpllpd_in_reg2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[3]),
        .Q(qpllpd_in_reg2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[4]),
        .Q(qpllpd_in_reg2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[5]),
        .Q(qpllpd_in_reg2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[6]),
        .Q(qpllpd_in_reg2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \qpllpd_in_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[7]),
        .Q(qpllpd_in_reg2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1_n_0),
        .Q(qpllpd_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hABA8)) 
    qpllreset_i_1
       (.I0(qpllreset_i_2_n_0),
        .I1(qpllreset_i_3_n_0),
        .I2(qpllreset_i_4_n_0),
        .I3(qrst_qpllreset),
        .O(qpllreset_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000003A)) 
    qpllreset_i_10
       (.I0(\fsm[10]_i_2_n_0 ),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[11]),
        .I3(QRST_FSM[8]),
        .I4(QRST_FSM[3]),
        .I5(qpllreset_i_13_n_0),
        .O(qpllreset_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    qpllreset_i_11
       (.I0(qpllreset_in_reg2[4]),
        .I1(qpllreset_in_reg2[5]),
        .I2(qpllreset_in_reg2[1]),
        .I3(qpllreset_in_reg2[2]),
        .I4(qpllreset_in_reg2[0]),
        .I5(qpllreset_in_reg2[3]),
        .O(qpllreset_i_11_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    qpllreset_i_12
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[6]),
        .O(qpllreset_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    qpllreset_i_13
       (.I0(QRST_FSM[9]),
        .I1(QRST_FSM[10]),
        .O(qpllreset_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    qpllreset_i_2
       (.I0(qpllreset_i_5_n_0),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[11]),
        .I3(QRST_FSM[7]),
        .I4(qpllreset_i_6_n_0),
        .I5(qpllreset_i_7_n_0),
        .O(qpllreset_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEA)) 
    qpllreset_i_3
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[6]),
        .I2(start_reg1_i_4_n_0),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .O(qpllreset_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFE0FFFFFFE0)) 
    qpllreset_i_4
       (.I0(QRST_FSM[6]),
        .I1(qpllreset_i_8_n_0),
        .I2(QRST_FSM[2]),
        .I3(qpllreset_i_9_n_0),
        .I4(start_reg1_i_4_n_0),
        .I5(qpllreset_i_10_n_0),
        .O(qpllreset_i_4_n_0));
  LUT5 #(
    .INIT(32'hBEAEBEBE)) 
    qpllreset_i_5
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[10]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(qpllreset_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    qpllreset_i_6
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[3]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[2]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[6]),
        .O(qpllreset_i_6_n_0));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    qpllreset_i_7
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[8]),
        .I2(QRST_FSM[10]),
        .I3(qpllreset_in_reg2[7]),
        .I4(qpllreset_in_reg2[6]),
        .I5(qpllreset_i_11_n_0),
        .O(qpllreset_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    qpllreset_i_8
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[4]),
        .O(qpllreset_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    qpllreset_i_9
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[3]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[11]),
        .I4(qpllreset_i_12_n_0),
        .I5(QRST_FSM[1]),
        .O(qpllreset_i_9_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[0]),
        .Q(qpllreset_in_reg1[0]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[1]),
        .Q(qpllreset_in_reg1[1]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[2]),
        .Q(qpllreset_in_reg1[2]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[3]),
        .Q(qpllreset_in_reg1[3]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[4]),
        .Q(qpllreset_in_reg1[4]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[5]),
        .Q(qpllreset_in_reg1[5]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[6]),
        .Q(qpllreset_in_reg1[6]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN[7]),
        .Q(qpllreset_in_reg1[7]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[0]),
        .Q(qpllreset_in_reg2[0]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[1]),
        .Q(qpllreset_in_reg2[1]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[2]),
        .Q(qpllreset_in_reg2[2]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[3]),
        .Q(qpllreset_in_reg2[3]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[4]),
        .Q(qpllreset_in_reg2[4]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[5]),
        .Q(qpllreset_in_reg2[5]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[6]),
        .Q(qpllreset_in_reg2[6]),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \qpllreset_in_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[7]),
        .Q(qpllreset_in_reg2[7]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1_n_0),
        .Q(qrst_qpllreset),
        .S(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000040400)) 
    start_reg1_i_1
       (.I0(start_reg1_i_2_n_0),
        .I1(start_reg1_i_3_n_0),
        .I2(QRST_FSM[0]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[6]),
        .I5(start_reg1_i_4_n_0),
        .O(qrst_drp_start));
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_2
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[5]),
        .O(start_reg1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    start_reg1_i_3
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[2]),
        .O(start_reg1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_reg1_i_4
       (.I0(QRST_FSM[9]),
        .I1(QRST_FSM[11]),
        .I2(QRST_FSM[7]),
        .I3(QRST_FSM[10]),
        .I4(QRST_FSM[8]),
        .O(start_reg1_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_wrapper
   (qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    D,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET0,
    \di_reg[15] ,
    Q);
  output qpll_drp_rdy;
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [15:0]D;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET0;
  input [15:0]\di_reg[15] ;
  input [7:0]Q;

  wire [15:0]D;
  wire [7:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET0;
  wire [15:0]\di_reg[15] ;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000001C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_VERSION("2.0")) 
    \gth_common.gthe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR(Q),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(\di_reg[15] ),
        .DRPDO(D),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(QPLL_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(QPLL_QPLLPD),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET0),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_wrapper" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_qpll_wrapper_56
   (qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    D,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET0120_out,
    \di_reg[15] ,
    Q);
  output qpll_drp_rdy;
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [15:0]D;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET0120_out;
  input [15:0]\di_reg[15] ;
  input [7:0]Q;

  wire [15:0]D;
  wire [7:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET0120_out;
  wire [15:0]\di_reg[15] ;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000001C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_VERSION("2.0")) 
    \gth_common.gthe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR(Q),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(\di_reg[15] ),
        .DRPDO(D),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(QPLL_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(QPLL_QPLLPD),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET0120_out),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__7_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__7_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__6_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__6_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__6_n_0 ;
  wire \converge_cnt[11]_i_4__6_n_0 ;
  wire \converge_cnt[11]_i_5__6_n_0 ;
  wire \converge_cnt[11]_i_6__6_n_0 ;
  wire \converge_cnt[15]_i_3__6_n_0 ;
  wire \converge_cnt[15]_i_4__6_n_0 ;
  wire \converge_cnt[15]_i_5__6_n_0 ;
  wire \converge_cnt[15]_i_6__6_n_0 ;
  wire \converge_cnt[19]_i_3__6_n_0 ;
  wire \converge_cnt[19]_i_4__6_n_0 ;
  wire \converge_cnt[19]_i_5__6_n_0 ;
  wire \converge_cnt[19]_i_6__6_n_0 ;
  wire \converge_cnt[22]_i_3__6_n_0 ;
  wire \converge_cnt[22]_i_4__6_n_0 ;
  wire \converge_cnt[22]_i_5__6_n_0 ;
  wire \converge_cnt[3]_i_3__6_n_0 ;
  wire \converge_cnt[3]_i_4__6_n_0 ;
  wire \converge_cnt[3]_i_5__6_n_0 ;
  wire \converge_cnt[3]_i_6__6_n_0 ;
  wire \converge_cnt[7]_i_3__6_n_0 ;
  wire \converge_cnt[7]_i_4__6_n_0 ;
  wire \converge_cnt[7]_i_5__6_n_0 ;
  wire \converge_cnt[7]_i_6__6_n_0 ;
  wire \converge_cnt_reg[11]_i_2__6_n_0 ;
  wire \converge_cnt_reg[11]_i_2__6_n_1 ;
  wire \converge_cnt_reg[11]_i_2__6_n_2 ;
  wire \converge_cnt_reg[11]_i_2__6_n_3 ;
  wire \converge_cnt_reg[15]_i_2__6_n_0 ;
  wire \converge_cnt_reg[15]_i_2__6_n_1 ;
  wire \converge_cnt_reg[15]_i_2__6_n_2 ;
  wire \converge_cnt_reg[15]_i_2__6_n_3 ;
  wire \converge_cnt_reg[19]_i_2__6_n_0 ;
  wire \converge_cnt_reg[19]_i_2__6_n_1 ;
  wire \converge_cnt_reg[19]_i_2__6_n_2 ;
  wire \converge_cnt_reg[19]_i_2__6_n_3 ;
  wire \converge_cnt_reg[22]_i_2__6_n_2 ;
  wire \converge_cnt_reg[22]_i_2__6_n_3 ;
  wire \converge_cnt_reg[3]_i_2__6_n_0 ;
  wire \converge_cnt_reg[3]_i_2__6_n_1 ;
  wire \converge_cnt_reg[3]_i_2__6_n_2 ;
  wire \converge_cnt_reg[3]_i_2__6_n_3 ;
  wire \converge_cnt_reg[7]_i_2__6_n_0 ;
  wire \converge_cnt_reg[7]_i_2__6_n_1 ;
  wire \converge_cnt_reg[7]_i_2__6_n_2 ;
  wire \converge_cnt_reg[7]_i_2__6_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__6_n_0;
  wire lffs_sel_i_2__6_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__6_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__7 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__7 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__7 
       (.I0(\FSM_onehot_fsm[4]_i_2__7_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__7_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__6_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__6_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__6_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__6_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__7 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__7 
       (.I0(\FSM_onehot_fsm[4]_i_8__6_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__6 
       (.I0(\FSM_onehot_fsm[4]_i_8__6_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__6_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__6 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__6 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__6 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__6 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__7 
       (.I0(\FSM_onehot_fsm[5]_i_2__6_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__6_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__6_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__6_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__6 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__6_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__6_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__6_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__6_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__6 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__6 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__6 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__6 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__6 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__7_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__7_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__7_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__7_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__6 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__6 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__6
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__6
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__6_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__6
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__14 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__6 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__6 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__6 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__6 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__6 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__6 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__6 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__6 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__6 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__6 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__6 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__6 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__6 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__6 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__6 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__6 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__6 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__6 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__6 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__6 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__6 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__6 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__6 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__6 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__6 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__6 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__6 
       (.CI(\converge_cnt_reg[7]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__6_n_0 ,\converge_cnt_reg[11]_i_2__6_n_1 ,\converge_cnt_reg[11]_i_2__6_n_2 ,\converge_cnt_reg[11]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__6_n_0 ,\converge_cnt[11]_i_4__6_n_0 ,\converge_cnt[11]_i_5__6_n_0 ,\converge_cnt[11]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__6 
       (.CI(\converge_cnt_reg[11]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__6_n_0 ,\converge_cnt_reg[15]_i_2__6_n_1 ,\converge_cnt_reg[15]_i_2__6_n_2 ,\converge_cnt_reg[15]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__6_n_0 ,\converge_cnt[15]_i_4__6_n_0 ,\converge_cnt[15]_i_5__6_n_0 ,\converge_cnt[15]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__6 
       (.CI(\converge_cnt_reg[15]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__6_n_0 ,\converge_cnt_reg[19]_i_2__6_n_1 ,\converge_cnt_reg[19]_i_2__6_n_2 ,\converge_cnt_reg[19]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__6_n_0 ,\converge_cnt[19]_i_4__6_n_0 ,\converge_cnt[19]_i_5__6_n_0 ,\converge_cnt[19]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__6 
       (.CI(\converge_cnt_reg[19]_i_2__6_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__6_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__6_n_2 ,\converge_cnt_reg[22]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__6_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__6_n_0 ,\converge_cnt[22]_i_4__6_n_0 ,\converge_cnt[22]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__6 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__6_n_0 ,\converge_cnt_reg[3]_i_2__6_n_1 ,\converge_cnt_reg[3]_i_2__6_n_2 ,\converge_cnt_reg[3]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__6_n_0 ,\converge_cnt[3]_i_4__6_n_0 ,\converge_cnt[3]_i_5__6_n_0 ,\converge_cnt[3]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__6 
       (.CI(\converge_cnt_reg[3]_i_2__6_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__6_n_0 ,\converge_cnt_reg[7]_i_2__6_n_1 ,\converge_cnt_reg[7]_i_2__6_n_2 ,\converge_cnt_reg[7]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__6_n_0 ,\converge_cnt[7]_i_4__6_n_0 ,\converge_cnt[7]_i_5__6_n_0 ,\converge_cnt[7]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__6
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__6_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__6
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__6_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__6 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__6
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__6_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__6
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__6
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__6
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__6
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__6
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__6
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__6 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__6 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__6
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_43
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__5_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__5_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__5_n_0 ;
  wire \converge_cnt[11]_i_4__5_n_0 ;
  wire \converge_cnt[11]_i_5__5_n_0 ;
  wire \converge_cnt[11]_i_6__5_n_0 ;
  wire \converge_cnt[15]_i_3__5_n_0 ;
  wire \converge_cnt[15]_i_4__5_n_0 ;
  wire \converge_cnt[15]_i_5__5_n_0 ;
  wire \converge_cnt[15]_i_6__5_n_0 ;
  wire \converge_cnt[19]_i_3__5_n_0 ;
  wire \converge_cnt[19]_i_4__5_n_0 ;
  wire \converge_cnt[19]_i_5__5_n_0 ;
  wire \converge_cnt[19]_i_6__5_n_0 ;
  wire \converge_cnt[22]_i_3__5_n_0 ;
  wire \converge_cnt[22]_i_4__5_n_0 ;
  wire \converge_cnt[22]_i_5__5_n_0 ;
  wire \converge_cnt[3]_i_3__5_n_0 ;
  wire \converge_cnt[3]_i_4__5_n_0 ;
  wire \converge_cnt[3]_i_5__5_n_0 ;
  wire \converge_cnt[3]_i_6__5_n_0 ;
  wire \converge_cnt[7]_i_3__5_n_0 ;
  wire \converge_cnt[7]_i_4__5_n_0 ;
  wire \converge_cnt[7]_i_5__5_n_0 ;
  wire \converge_cnt[7]_i_6__5_n_0 ;
  wire \converge_cnt_reg[11]_i_2__5_n_0 ;
  wire \converge_cnt_reg[11]_i_2__5_n_1 ;
  wire \converge_cnt_reg[11]_i_2__5_n_2 ;
  wire \converge_cnt_reg[11]_i_2__5_n_3 ;
  wire \converge_cnt_reg[15]_i_2__5_n_0 ;
  wire \converge_cnt_reg[15]_i_2__5_n_1 ;
  wire \converge_cnt_reg[15]_i_2__5_n_2 ;
  wire \converge_cnt_reg[15]_i_2__5_n_3 ;
  wire \converge_cnt_reg[19]_i_2__5_n_0 ;
  wire \converge_cnt_reg[19]_i_2__5_n_1 ;
  wire \converge_cnt_reg[19]_i_2__5_n_2 ;
  wire \converge_cnt_reg[19]_i_2__5_n_3 ;
  wire \converge_cnt_reg[22]_i_2__5_n_2 ;
  wire \converge_cnt_reg[22]_i_2__5_n_3 ;
  wire \converge_cnt_reg[3]_i_2__5_n_0 ;
  wire \converge_cnt_reg[3]_i_2__5_n_1 ;
  wire \converge_cnt_reg[3]_i_2__5_n_2 ;
  wire \converge_cnt_reg[3]_i_2__5_n_3 ;
  wire \converge_cnt_reg[7]_i_2__5_n_0 ;
  wire \converge_cnt_reg[7]_i_2__5_n_1 ;
  wire \converge_cnt_reg[7]_i_2__5_n_2 ;
  wire \converge_cnt_reg[7]_i_2__5_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__5_n_0;
  wire lffs_sel_i_2__5_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__5_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__6 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__6 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__6 
       (.I0(\FSM_onehot_fsm[4]_i_2__6_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__6_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__5_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__5_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__5_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__5_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__6 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__6 
       (.I0(\FSM_onehot_fsm[4]_i_8__5_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__5 
       (.I0(\FSM_onehot_fsm[4]_i_8__5_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__5_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__5 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__5 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__5 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__5 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__6 
       (.I0(\FSM_onehot_fsm[5]_i_2__5_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__5_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__5_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__5_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__5_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__5_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__5_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__5_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__5 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__5 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__5 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__5 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__6_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__5 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__5 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__5
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__5
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__5_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__5
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__13 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__5 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__5 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__5 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__5 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__5 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__5 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__5 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__5 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__5 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__5 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__5 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__5 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__5 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__5 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__5 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__5 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__5 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__5 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__5 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__5 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__5 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__5 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__5 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__5 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__5 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__5 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__5 
       (.CI(\converge_cnt_reg[7]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__5_n_0 ,\converge_cnt_reg[11]_i_2__5_n_1 ,\converge_cnt_reg[11]_i_2__5_n_2 ,\converge_cnt_reg[11]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__5_n_0 ,\converge_cnt[11]_i_4__5_n_0 ,\converge_cnt[11]_i_5__5_n_0 ,\converge_cnt[11]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__5 
       (.CI(\converge_cnt_reg[11]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__5_n_0 ,\converge_cnt_reg[15]_i_2__5_n_1 ,\converge_cnt_reg[15]_i_2__5_n_2 ,\converge_cnt_reg[15]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__5_n_0 ,\converge_cnt[15]_i_4__5_n_0 ,\converge_cnt[15]_i_5__5_n_0 ,\converge_cnt[15]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__5 
       (.CI(\converge_cnt_reg[15]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__5_n_0 ,\converge_cnt_reg[19]_i_2__5_n_1 ,\converge_cnt_reg[19]_i_2__5_n_2 ,\converge_cnt_reg[19]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__5_n_0 ,\converge_cnt[19]_i_4__5_n_0 ,\converge_cnt[19]_i_5__5_n_0 ,\converge_cnt[19]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__5 
       (.CI(\converge_cnt_reg[19]_i_2__5_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__5_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__5_n_2 ,\converge_cnt_reg[22]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__5_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__5_n_0 ,\converge_cnt[22]_i_4__5_n_0 ,\converge_cnt[22]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__5 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__5_n_0 ,\converge_cnt_reg[3]_i_2__5_n_1 ,\converge_cnt_reg[3]_i_2__5_n_2 ,\converge_cnt_reg[3]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__5_n_0 ,\converge_cnt[3]_i_4__5_n_0 ,\converge_cnt[3]_i_5__5_n_0 ,\converge_cnt[3]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__5 
       (.CI(\converge_cnt_reg[3]_i_2__5_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__5_n_0 ,\converge_cnt_reg[7]_i_2__5_n_1 ,\converge_cnt_reg[7]_i_2__5_n_2 ,\converge_cnt_reg[7]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__5_n_0 ,\converge_cnt[7]_i_4__5_n_0 ,\converge_cnt[7]_i_5__5_n_0 ,\converge_cnt[7]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__5
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__5_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__5
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__5_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__5
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__5_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__5
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__5
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__5
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__5
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__5
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__5
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__5 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__5
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_45
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__4_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__4_n_0 ;
  wire \converge_cnt[11]_i_4__4_n_0 ;
  wire \converge_cnt[11]_i_5__4_n_0 ;
  wire \converge_cnt[11]_i_6__4_n_0 ;
  wire \converge_cnt[15]_i_3__4_n_0 ;
  wire \converge_cnt[15]_i_4__4_n_0 ;
  wire \converge_cnt[15]_i_5__4_n_0 ;
  wire \converge_cnt[15]_i_6__4_n_0 ;
  wire \converge_cnt[19]_i_3__4_n_0 ;
  wire \converge_cnt[19]_i_4__4_n_0 ;
  wire \converge_cnt[19]_i_5__4_n_0 ;
  wire \converge_cnt[19]_i_6__4_n_0 ;
  wire \converge_cnt[22]_i_3__4_n_0 ;
  wire \converge_cnt[22]_i_4__4_n_0 ;
  wire \converge_cnt[22]_i_5__4_n_0 ;
  wire \converge_cnt[3]_i_3__4_n_0 ;
  wire \converge_cnt[3]_i_4__4_n_0 ;
  wire \converge_cnt[3]_i_5__4_n_0 ;
  wire \converge_cnt[3]_i_6__4_n_0 ;
  wire \converge_cnt[7]_i_3__4_n_0 ;
  wire \converge_cnt[7]_i_4__4_n_0 ;
  wire \converge_cnt[7]_i_5__4_n_0 ;
  wire \converge_cnt[7]_i_6__4_n_0 ;
  wire \converge_cnt_reg[11]_i_2__4_n_0 ;
  wire \converge_cnt_reg[11]_i_2__4_n_1 ;
  wire \converge_cnt_reg[11]_i_2__4_n_2 ;
  wire \converge_cnt_reg[11]_i_2__4_n_3 ;
  wire \converge_cnt_reg[15]_i_2__4_n_0 ;
  wire \converge_cnt_reg[15]_i_2__4_n_1 ;
  wire \converge_cnt_reg[15]_i_2__4_n_2 ;
  wire \converge_cnt_reg[15]_i_2__4_n_3 ;
  wire \converge_cnt_reg[19]_i_2__4_n_0 ;
  wire \converge_cnt_reg[19]_i_2__4_n_1 ;
  wire \converge_cnt_reg[19]_i_2__4_n_2 ;
  wire \converge_cnt_reg[19]_i_2__4_n_3 ;
  wire \converge_cnt_reg[22]_i_2__4_n_2 ;
  wire \converge_cnt_reg[22]_i_2__4_n_3 ;
  wire \converge_cnt_reg[3]_i_2__4_n_0 ;
  wire \converge_cnt_reg[3]_i_2__4_n_1 ;
  wire \converge_cnt_reg[3]_i_2__4_n_2 ;
  wire \converge_cnt_reg[3]_i_2__4_n_3 ;
  wire \converge_cnt_reg[7]_i_2__4_n_0 ;
  wire \converge_cnt_reg[7]_i_2__4_n_1 ;
  wire \converge_cnt_reg[7]_i_2__4_n_2 ;
  wire \converge_cnt_reg[7]_i_2__4_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__4_n_0;
  wire lffs_sel_i_2__4_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__4_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__5 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__5 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__5 
       (.I0(\FSM_onehot_fsm[4]_i_2__5_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__5_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__4_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__4_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__4_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__4_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__5 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__5 
       (.I0(\FSM_onehot_fsm[4]_i_8__4_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__4 
       (.I0(\FSM_onehot_fsm[4]_i_8__4_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__4_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__4 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__4 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__4 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__4 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__5 
       (.I0(\FSM_onehot_fsm[5]_i_2__4_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__4_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__4_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__4_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__4 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__4_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__4_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__4_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__4_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__4 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__4 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__4 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__4 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__4 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__5_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__4 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__4 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__4
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__4
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__4_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__4
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__12 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__4 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__4 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__4 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__4 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__4 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__4 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__4 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__4 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__4 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__4 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__4 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__4 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__4 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__4 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__4 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__4 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__4 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__4 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__4 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__4 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__4 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__4 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__4 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__4 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__4 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__4 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__4 
       (.CI(\converge_cnt_reg[7]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__4_n_0 ,\converge_cnt_reg[11]_i_2__4_n_1 ,\converge_cnt_reg[11]_i_2__4_n_2 ,\converge_cnt_reg[11]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__4_n_0 ,\converge_cnt[11]_i_4__4_n_0 ,\converge_cnt[11]_i_5__4_n_0 ,\converge_cnt[11]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__4 
       (.CI(\converge_cnt_reg[11]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__4_n_0 ,\converge_cnt_reg[15]_i_2__4_n_1 ,\converge_cnt_reg[15]_i_2__4_n_2 ,\converge_cnt_reg[15]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__4_n_0 ,\converge_cnt[15]_i_4__4_n_0 ,\converge_cnt[15]_i_5__4_n_0 ,\converge_cnt[15]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__4 
       (.CI(\converge_cnt_reg[15]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__4_n_0 ,\converge_cnt_reg[19]_i_2__4_n_1 ,\converge_cnt_reg[19]_i_2__4_n_2 ,\converge_cnt_reg[19]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__4_n_0 ,\converge_cnt[19]_i_4__4_n_0 ,\converge_cnt[19]_i_5__4_n_0 ,\converge_cnt[19]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__4 
       (.CI(\converge_cnt_reg[19]_i_2__4_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__4_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__4_n_2 ,\converge_cnt_reg[22]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__4_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__4_n_0 ,\converge_cnt[22]_i_4__4_n_0 ,\converge_cnt[22]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__4 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__4_n_0 ,\converge_cnt_reg[3]_i_2__4_n_1 ,\converge_cnt_reg[3]_i_2__4_n_2 ,\converge_cnt_reg[3]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__4_n_0 ,\converge_cnt[3]_i_4__4_n_0 ,\converge_cnt[3]_i_5__4_n_0 ,\converge_cnt[3]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__4 
       (.CI(\converge_cnt_reg[3]_i_2__4_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__4_n_0 ,\converge_cnt_reg[7]_i_2__4_n_1 ,\converge_cnt_reg[7]_i_2__4_n_2 ,\converge_cnt_reg[7]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__4_n_0 ,\converge_cnt[7]_i_4__4_n_0 ,\converge_cnt[7]_i_5__4_n_0 ,\converge_cnt[7]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__4
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__4_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__4
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__4_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__4 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__4
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__4_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__4
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__4
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__4
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__4
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__4
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__4
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__4 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__4
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_47
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__3_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__3_n_0 ;
  wire \converge_cnt[11]_i_4__3_n_0 ;
  wire \converge_cnt[11]_i_5__3_n_0 ;
  wire \converge_cnt[11]_i_6__3_n_0 ;
  wire \converge_cnt[15]_i_3__3_n_0 ;
  wire \converge_cnt[15]_i_4__3_n_0 ;
  wire \converge_cnt[15]_i_5__3_n_0 ;
  wire \converge_cnt[15]_i_6__3_n_0 ;
  wire \converge_cnt[19]_i_3__3_n_0 ;
  wire \converge_cnt[19]_i_4__3_n_0 ;
  wire \converge_cnt[19]_i_5__3_n_0 ;
  wire \converge_cnt[19]_i_6__3_n_0 ;
  wire \converge_cnt[22]_i_3__3_n_0 ;
  wire \converge_cnt[22]_i_4__3_n_0 ;
  wire \converge_cnt[22]_i_5__3_n_0 ;
  wire \converge_cnt[3]_i_3__3_n_0 ;
  wire \converge_cnt[3]_i_4__3_n_0 ;
  wire \converge_cnt[3]_i_5__3_n_0 ;
  wire \converge_cnt[3]_i_6__3_n_0 ;
  wire \converge_cnt[7]_i_3__3_n_0 ;
  wire \converge_cnt[7]_i_4__3_n_0 ;
  wire \converge_cnt[7]_i_5__3_n_0 ;
  wire \converge_cnt[7]_i_6__3_n_0 ;
  wire \converge_cnt_reg[11]_i_2__3_n_0 ;
  wire \converge_cnt_reg[11]_i_2__3_n_1 ;
  wire \converge_cnt_reg[11]_i_2__3_n_2 ;
  wire \converge_cnt_reg[11]_i_2__3_n_3 ;
  wire \converge_cnt_reg[15]_i_2__3_n_0 ;
  wire \converge_cnt_reg[15]_i_2__3_n_1 ;
  wire \converge_cnt_reg[15]_i_2__3_n_2 ;
  wire \converge_cnt_reg[15]_i_2__3_n_3 ;
  wire \converge_cnt_reg[19]_i_2__3_n_0 ;
  wire \converge_cnt_reg[19]_i_2__3_n_1 ;
  wire \converge_cnt_reg[19]_i_2__3_n_2 ;
  wire \converge_cnt_reg[19]_i_2__3_n_3 ;
  wire \converge_cnt_reg[22]_i_2__3_n_2 ;
  wire \converge_cnt_reg[22]_i_2__3_n_3 ;
  wire \converge_cnt_reg[3]_i_2__3_n_0 ;
  wire \converge_cnt_reg[3]_i_2__3_n_1 ;
  wire \converge_cnt_reg[3]_i_2__3_n_2 ;
  wire \converge_cnt_reg[3]_i_2__3_n_3 ;
  wire \converge_cnt_reg[7]_i_2__3_n_0 ;
  wire \converge_cnt_reg[7]_i_2__3_n_1 ;
  wire \converge_cnt_reg[7]_i_2__3_n_2 ;
  wire \converge_cnt_reg[7]_i_2__3_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__3_n_0;
  wire lffs_sel_i_2__3_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__3_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__4 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__4 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__4 
       (.I0(\FSM_onehot_fsm[4]_i_2__4_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__4_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__3_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__3_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__3_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__3_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__4 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__4 
       (.I0(\FSM_onehot_fsm[4]_i_8__3_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__3 
       (.I0(\FSM_onehot_fsm[4]_i_8__3_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__3_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__3 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__3 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__3 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__3 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__4 
       (.I0(\FSM_onehot_fsm[5]_i_2__3_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__3_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__3_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__3_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__3_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__3_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__3_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__3_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__3 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__3 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__3 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__3 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__4_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__3 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__3 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__3
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__3
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__3_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__3
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__11 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__3 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__3 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__3 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__3 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__3 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__3 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__3 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__3 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__3 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__3 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__3 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__3 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__3 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__3 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__3 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__3 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__3 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__3 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__3 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__3 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__3 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__3 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__3 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__3 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__3 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__3 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__3 
       (.CI(\converge_cnt_reg[7]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__3_n_0 ,\converge_cnt_reg[11]_i_2__3_n_1 ,\converge_cnt_reg[11]_i_2__3_n_2 ,\converge_cnt_reg[11]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__3_n_0 ,\converge_cnt[11]_i_4__3_n_0 ,\converge_cnt[11]_i_5__3_n_0 ,\converge_cnt[11]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__3 
       (.CI(\converge_cnt_reg[11]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__3_n_0 ,\converge_cnt_reg[15]_i_2__3_n_1 ,\converge_cnt_reg[15]_i_2__3_n_2 ,\converge_cnt_reg[15]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__3_n_0 ,\converge_cnt[15]_i_4__3_n_0 ,\converge_cnt[15]_i_5__3_n_0 ,\converge_cnt[15]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__3 
       (.CI(\converge_cnt_reg[15]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__3_n_0 ,\converge_cnt_reg[19]_i_2__3_n_1 ,\converge_cnt_reg[19]_i_2__3_n_2 ,\converge_cnt_reg[19]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__3_n_0 ,\converge_cnt[19]_i_4__3_n_0 ,\converge_cnt[19]_i_5__3_n_0 ,\converge_cnt[19]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__3 
       (.CI(\converge_cnt_reg[19]_i_2__3_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__3_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__3_n_2 ,\converge_cnt_reg[22]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__3_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__3_n_0 ,\converge_cnt[22]_i_4__3_n_0 ,\converge_cnt[22]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__3 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__3_n_0 ,\converge_cnt_reg[3]_i_2__3_n_1 ,\converge_cnt_reg[3]_i_2__3_n_2 ,\converge_cnt_reg[3]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__3_n_0 ,\converge_cnt[3]_i_4__3_n_0 ,\converge_cnt[3]_i_5__3_n_0 ,\converge_cnt[3]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__3 
       (.CI(\converge_cnt_reg[3]_i_2__3_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__3_n_0 ,\converge_cnt_reg[7]_i_2__3_n_1 ,\converge_cnt_reg[7]_i_2__3_n_2 ,\converge_cnt_reg[7]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__3_n_0 ,\converge_cnt[7]_i_4__3_n_0 ,\converge_cnt[7]_i_5__3_n_0 ,\converge_cnt[7]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__3
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__3_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__3
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__3_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__3
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__3_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__3
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__3
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__3
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__3
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__3
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__3
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__3 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__3
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_49
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__2_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__2_n_0 ;
  wire \converge_cnt[11]_i_4__2_n_0 ;
  wire \converge_cnt[11]_i_5__2_n_0 ;
  wire \converge_cnt[11]_i_6__2_n_0 ;
  wire \converge_cnt[15]_i_3__2_n_0 ;
  wire \converge_cnt[15]_i_4__2_n_0 ;
  wire \converge_cnt[15]_i_5__2_n_0 ;
  wire \converge_cnt[15]_i_6__2_n_0 ;
  wire \converge_cnt[19]_i_3__2_n_0 ;
  wire \converge_cnt[19]_i_4__2_n_0 ;
  wire \converge_cnt[19]_i_5__2_n_0 ;
  wire \converge_cnt[19]_i_6__2_n_0 ;
  wire \converge_cnt[22]_i_3__2_n_0 ;
  wire \converge_cnt[22]_i_4__2_n_0 ;
  wire \converge_cnt[22]_i_5__2_n_0 ;
  wire \converge_cnt[3]_i_3__2_n_0 ;
  wire \converge_cnt[3]_i_4__2_n_0 ;
  wire \converge_cnt[3]_i_5__2_n_0 ;
  wire \converge_cnt[3]_i_6__2_n_0 ;
  wire \converge_cnt[7]_i_3__2_n_0 ;
  wire \converge_cnt[7]_i_4__2_n_0 ;
  wire \converge_cnt[7]_i_5__2_n_0 ;
  wire \converge_cnt[7]_i_6__2_n_0 ;
  wire \converge_cnt_reg[11]_i_2__2_n_0 ;
  wire \converge_cnt_reg[11]_i_2__2_n_1 ;
  wire \converge_cnt_reg[11]_i_2__2_n_2 ;
  wire \converge_cnt_reg[11]_i_2__2_n_3 ;
  wire \converge_cnt_reg[15]_i_2__2_n_0 ;
  wire \converge_cnt_reg[15]_i_2__2_n_1 ;
  wire \converge_cnt_reg[15]_i_2__2_n_2 ;
  wire \converge_cnt_reg[15]_i_2__2_n_3 ;
  wire \converge_cnt_reg[19]_i_2__2_n_0 ;
  wire \converge_cnt_reg[19]_i_2__2_n_1 ;
  wire \converge_cnt_reg[19]_i_2__2_n_2 ;
  wire \converge_cnt_reg[19]_i_2__2_n_3 ;
  wire \converge_cnt_reg[22]_i_2__2_n_2 ;
  wire \converge_cnt_reg[22]_i_2__2_n_3 ;
  wire \converge_cnt_reg[3]_i_2__2_n_0 ;
  wire \converge_cnt_reg[3]_i_2__2_n_1 ;
  wire \converge_cnt_reg[3]_i_2__2_n_2 ;
  wire \converge_cnt_reg[3]_i_2__2_n_3 ;
  wire \converge_cnt_reg[7]_i_2__2_n_0 ;
  wire \converge_cnt_reg[7]_i_2__2_n_1 ;
  wire \converge_cnt_reg[7]_i_2__2_n_2 ;
  wire \converge_cnt_reg[7]_i_2__2_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__2_n_0;
  wire lffs_sel_i_2__2_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__2_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__3 
       (.I0(\FSM_onehot_fsm[4]_i_2__3_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__3_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__2_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__2_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__2_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__2_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__3 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__3 
       (.I0(\FSM_onehot_fsm[4]_i_8__2_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__2 
       (.I0(\FSM_onehot_fsm[4]_i_8__2_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__2_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__2 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__2 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__2 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__2 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__3 
       (.I0(\FSM_onehot_fsm[5]_i_2__2_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__2_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__2_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__2_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__2_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__2_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__2_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__2_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__2 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__2 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__2 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__2 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__3_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__2 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__2
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__2
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__2_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__2
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__10 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__2 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__2 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__2 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__2 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__2 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__2 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__2 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__2 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__2 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__2 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__2 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__2 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__2 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__2 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__2 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__2 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__2 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__2 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__2 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__2 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__2 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__2 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__2 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__2 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__2 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__2 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__2 
       (.CI(\converge_cnt_reg[7]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__2_n_0 ,\converge_cnt_reg[11]_i_2__2_n_1 ,\converge_cnt_reg[11]_i_2__2_n_2 ,\converge_cnt_reg[11]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__2_n_0 ,\converge_cnt[11]_i_4__2_n_0 ,\converge_cnt[11]_i_5__2_n_0 ,\converge_cnt[11]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__2 
       (.CI(\converge_cnt_reg[11]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__2_n_0 ,\converge_cnt_reg[15]_i_2__2_n_1 ,\converge_cnt_reg[15]_i_2__2_n_2 ,\converge_cnt_reg[15]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__2_n_0 ,\converge_cnt[15]_i_4__2_n_0 ,\converge_cnt[15]_i_5__2_n_0 ,\converge_cnt[15]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__2 
       (.CI(\converge_cnt_reg[15]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__2_n_0 ,\converge_cnt_reg[19]_i_2__2_n_1 ,\converge_cnt_reg[19]_i_2__2_n_2 ,\converge_cnt_reg[19]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__2_n_0 ,\converge_cnt[19]_i_4__2_n_0 ,\converge_cnt[19]_i_5__2_n_0 ,\converge_cnt[19]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__2 
       (.CI(\converge_cnt_reg[19]_i_2__2_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__2_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__2_n_2 ,\converge_cnt_reg[22]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__2_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__2_n_0 ,\converge_cnt[22]_i_4__2_n_0 ,\converge_cnt[22]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__2_n_0 ,\converge_cnt_reg[3]_i_2__2_n_1 ,\converge_cnt_reg[3]_i_2__2_n_2 ,\converge_cnt_reg[3]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__2_n_0 ,\converge_cnt[3]_i_4__2_n_0 ,\converge_cnt[3]_i_5__2_n_0 ,\converge_cnt[3]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__2 
       (.CI(\converge_cnt_reg[3]_i_2__2_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__2_n_0 ,\converge_cnt_reg[7]_i_2__2_n_1 ,\converge_cnt_reg[7]_i_2__2_n_2 ,\converge_cnt_reg[7]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__2_n_0 ,\converge_cnt[7]_i_4__2_n_0 ,\converge_cnt[7]_i_5__2_n_0 ,\converge_cnt[7]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__2
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__2_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__2
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__2_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__2
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__2_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__2
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__2
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__2
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__2
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__2
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_51
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_0,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_0;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__1_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__1_n_0 ;
  wire \converge_cnt[11]_i_4__1_n_0 ;
  wire \converge_cnt[11]_i_5__1_n_0 ;
  wire \converge_cnt[11]_i_6__1_n_0 ;
  wire \converge_cnt[15]_i_3__1_n_0 ;
  wire \converge_cnt[15]_i_4__1_n_0 ;
  wire \converge_cnt[15]_i_5__1_n_0 ;
  wire \converge_cnt[15]_i_6__1_n_0 ;
  wire \converge_cnt[19]_i_3__1_n_0 ;
  wire \converge_cnt[19]_i_4__1_n_0 ;
  wire \converge_cnt[19]_i_5__1_n_0 ;
  wire \converge_cnt[19]_i_6__1_n_0 ;
  wire \converge_cnt[22]_i_3__1_n_0 ;
  wire \converge_cnt[22]_i_4__1_n_0 ;
  wire \converge_cnt[22]_i_5__1_n_0 ;
  wire \converge_cnt[3]_i_3__1_n_0 ;
  wire \converge_cnt[3]_i_4__1_n_0 ;
  wire \converge_cnt[3]_i_5__1_n_0 ;
  wire \converge_cnt[3]_i_6__1_n_0 ;
  wire \converge_cnt[7]_i_3__1_n_0 ;
  wire \converge_cnt[7]_i_4__1_n_0 ;
  wire \converge_cnt[7]_i_5__1_n_0 ;
  wire \converge_cnt[7]_i_6__1_n_0 ;
  wire \converge_cnt_reg[11]_i_2__1_n_0 ;
  wire \converge_cnt_reg[11]_i_2__1_n_1 ;
  wire \converge_cnt_reg[11]_i_2__1_n_2 ;
  wire \converge_cnt_reg[11]_i_2__1_n_3 ;
  wire \converge_cnt_reg[15]_i_2__1_n_0 ;
  wire \converge_cnt_reg[15]_i_2__1_n_1 ;
  wire \converge_cnt_reg[15]_i_2__1_n_2 ;
  wire \converge_cnt_reg[15]_i_2__1_n_3 ;
  wire \converge_cnt_reg[19]_i_2__1_n_0 ;
  wire \converge_cnt_reg[19]_i_2__1_n_1 ;
  wire \converge_cnt_reg[19]_i_2__1_n_2 ;
  wire \converge_cnt_reg[19]_i_2__1_n_3 ;
  wire \converge_cnt_reg[22]_i_2__1_n_2 ;
  wire \converge_cnt_reg[22]_i_2__1_n_3 ;
  wire \converge_cnt_reg[3]_i_2__1_n_0 ;
  wire \converge_cnt_reg[3]_i_2__1_n_1 ;
  wire \converge_cnt_reg[3]_i_2__1_n_2 ;
  wire \converge_cnt_reg[3]_i_2__1_n_3 ;
  wire \converge_cnt_reg[7]_i_2__1_n_0 ;
  wire \converge_cnt_reg[7]_i_2__1_n_1 ;
  wire \converge_cnt_reg[7]_i_2__1_n_2 ;
  wire \converge_cnt_reg[7]_i_2__1_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__1_n_0;
  wire lffs_sel_i_2__1_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__1_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__2 
       (.I0(\FSM_onehot_fsm[4]_i_2__2_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__2_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__1_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__1_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__1_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__1_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__2 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__2 
       (.I0(\FSM_onehot_fsm[4]_i_8__1_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__1 
       (.I0(\FSM_onehot_fsm[4]_i_8__1_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__1_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__1 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__1 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__1 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__1 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__2 
       (.I0(\FSM_onehot_fsm[5]_i_2__1_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__1_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__1_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__1_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__1_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__1_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__1_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__1_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__1 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__1 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__1 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__1 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__2_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__1 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__1
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__1
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__1_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__1
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__9 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__1 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__1 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__1 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__1 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__1 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__1 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__1 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__1 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__1 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__1 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__1 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__1 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__1 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__1 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__1 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__1 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__1 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__1 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__1 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__1 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__1 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__1 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__1 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__1 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__1 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__1 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__1 
       (.CI(\converge_cnt_reg[7]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__1_n_0 ,\converge_cnt_reg[11]_i_2__1_n_1 ,\converge_cnt_reg[11]_i_2__1_n_2 ,\converge_cnt_reg[11]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__1_n_0 ,\converge_cnt[11]_i_4__1_n_0 ,\converge_cnt[11]_i_5__1_n_0 ,\converge_cnt[11]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__1 
       (.CI(\converge_cnt_reg[11]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__1_n_0 ,\converge_cnt_reg[15]_i_2__1_n_1 ,\converge_cnt_reg[15]_i_2__1_n_2 ,\converge_cnt_reg[15]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__1_n_0 ,\converge_cnt[15]_i_4__1_n_0 ,\converge_cnt[15]_i_5__1_n_0 ,\converge_cnt[15]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__1 
       (.CI(\converge_cnt_reg[15]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__1_n_0 ,\converge_cnt_reg[19]_i_2__1_n_1 ,\converge_cnt_reg[19]_i_2__1_n_2 ,\converge_cnt_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__1_n_0 ,\converge_cnt[19]_i_4__1_n_0 ,\converge_cnt[19]_i_5__1_n_0 ,\converge_cnt[19]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__1 
       (.CI(\converge_cnt_reg[19]_i_2__1_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__1_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__1_n_2 ,\converge_cnt_reg[22]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__1_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__1_n_0 ,\converge_cnt[22]_i_4__1_n_0 ,\converge_cnt[22]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__1_n_0 ,\converge_cnt_reg[3]_i_2__1_n_1 ,\converge_cnt_reg[3]_i_2__1_n_2 ,\converge_cnt_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__1_n_0 ,\converge_cnt[3]_i_4__1_n_0 ,\converge_cnt[3]_i_5__1_n_0 ,\converge_cnt[3]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__1 
       (.CI(\converge_cnt_reg[3]_i_2__1_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__1_n_0 ,\converge_cnt_reg[7]_i_2__1_n_1 ,\converge_cnt_reg[7]_i_2__1_n_2 ,\converge_cnt_reg[7]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__1_n_0 ,\converge_cnt[7]_i_4__1_n_0 ,\converge_cnt[7]_i_5__1_n_0 ,\converge_cnt[7]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__1
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__1_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__1
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__1_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__1
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__1
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__1
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_adapt_done_reg_0),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__1
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__1
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_53
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    USER_RXEQ_ADAPT_DONE,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input USER_RXEQ_ADAPT_DONE;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1__0_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3__0_n_0 ;
  wire \converge_cnt[11]_i_4__0_n_0 ;
  wire \converge_cnt[11]_i_5__0_n_0 ;
  wire \converge_cnt[11]_i_6__0_n_0 ;
  wire \converge_cnt[15]_i_3__0_n_0 ;
  wire \converge_cnt[15]_i_4__0_n_0 ;
  wire \converge_cnt[15]_i_5__0_n_0 ;
  wire \converge_cnt[15]_i_6__0_n_0 ;
  wire \converge_cnt[19]_i_3__0_n_0 ;
  wire \converge_cnt[19]_i_4__0_n_0 ;
  wire \converge_cnt[19]_i_5__0_n_0 ;
  wire \converge_cnt[19]_i_6__0_n_0 ;
  wire \converge_cnt[22]_i_3__0_n_0 ;
  wire \converge_cnt[22]_i_4__0_n_0 ;
  wire \converge_cnt[22]_i_5__0_n_0 ;
  wire \converge_cnt[3]_i_3__0_n_0 ;
  wire \converge_cnt[3]_i_4__0_n_0 ;
  wire \converge_cnt[3]_i_5__0_n_0 ;
  wire \converge_cnt[3]_i_6__0_n_0 ;
  wire \converge_cnt[7]_i_3__0_n_0 ;
  wire \converge_cnt[7]_i_4__0_n_0 ;
  wire \converge_cnt[7]_i_5__0_n_0 ;
  wire \converge_cnt[7]_i_6__0_n_0 ;
  wire \converge_cnt_reg[11]_i_2__0_n_0 ;
  wire \converge_cnt_reg[11]_i_2__0_n_1 ;
  wire \converge_cnt_reg[11]_i_2__0_n_2 ;
  wire \converge_cnt_reg[11]_i_2__0_n_3 ;
  wire \converge_cnt_reg[15]_i_2__0_n_0 ;
  wire \converge_cnt_reg[15]_i_2__0_n_1 ;
  wire \converge_cnt_reg[15]_i_2__0_n_2 ;
  wire \converge_cnt_reg[15]_i_2__0_n_3 ;
  wire \converge_cnt_reg[19]_i_2__0_n_0 ;
  wire \converge_cnt_reg[19]_i_2__0_n_1 ;
  wire \converge_cnt_reg[19]_i_2__0_n_2 ;
  wire \converge_cnt_reg[19]_i_2__0_n_3 ;
  wire \converge_cnt_reg[22]_i_2__0_n_2 ;
  wire \converge_cnt_reg[22]_i_2__0_n_3 ;
  wire \converge_cnt_reg[3]_i_2__0_n_0 ;
  wire \converge_cnt_reg[3]_i_2__0_n_1 ;
  wire \converge_cnt_reg[3]_i_2__0_n_2 ;
  wire \converge_cnt_reg[3]_i_2__0_n_3 ;
  wire \converge_cnt_reg[7]_i_2__0_n_0 ;
  wire \converge_cnt_reg[7]_i_2__0_n_1 ;
  wire \converge_cnt_reg[7]_i_2__0_n_2 ;
  wire \converge_cnt_reg[7]_i_2__0_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1__0_n_0;
  wire lffs_sel_i_2__0_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1__0_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__1 
       (.I0(\FSM_onehot_fsm[4]_i_2__1_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__1_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4__0_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5__0_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6__0_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7__0_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__1 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__1 
       (.I0(\FSM_onehot_fsm[4]_i_8__0_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4__0 
       (.I0(\FSM_onehot_fsm[4]_i_8__0_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9__0_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7__0 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8__0 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9__0 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10__0 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__1 
       (.I0(\FSM_onehot_fsm[5]_i_2__0_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3__0_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4__0_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5__0_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7__0_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8__0_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9__0_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10__0_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6__0 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7__0 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8__0 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9__0 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1__0 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1__0 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1__0
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2__0
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1__0_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1__0
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__8 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1__0 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1__0 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1__0 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1__0 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1__0 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1__0 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1__0 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1__0 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1__0 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1__0 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1__0 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1__0 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1__0 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1__0 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1__0 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1__0 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1__0 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1__0 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1__0 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1__0 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3__0 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4__0 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5__0 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6__0 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1__0 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1__0 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2__0 
       (.CI(\converge_cnt_reg[7]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2__0_n_0 ,\converge_cnt_reg[11]_i_2__0_n_1 ,\converge_cnt_reg[11]_i_2__0_n_2 ,\converge_cnt_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3__0_n_0 ,\converge_cnt[11]_i_4__0_n_0 ,\converge_cnt[11]_i_5__0_n_0 ,\converge_cnt[11]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2__0 
       (.CI(\converge_cnt_reg[11]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2__0_n_0 ,\converge_cnt_reg[15]_i_2__0_n_1 ,\converge_cnt_reg[15]_i_2__0_n_2 ,\converge_cnt_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3__0_n_0 ,\converge_cnt[15]_i_4__0_n_0 ,\converge_cnt[15]_i_5__0_n_0 ,\converge_cnt[15]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2__0 
       (.CI(\converge_cnt_reg[15]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2__0_n_0 ,\converge_cnt_reg[19]_i_2__0_n_1 ,\converge_cnt_reg[19]_i_2__0_n_2 ,\converge_cnt_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3__0_n_0 ,\converge_cnt[19]_i_4__0_n_0 ,\converge_cnt[19]_i_5__0_n_0 ,\converge_cnt[19]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2__0 
       (.CI(\converge_cnt_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2__0_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2__0_n_2 ,\converge_cnt_reg[22]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2__0_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3__0_n_0 ,\converge_cnt[22]_i_4__0_n_0 ,\converge_cnt[22]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2__0_n_0 ,\converge_cnt_reg[3]_i_2__0_n_1 ,\converge_cnt_reg[3]_i_2__0_n_2 ,\converge_cnt_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3__0_n_0 ,\converge_cnt[3]_i_4__0_n_0 ,\converge_cnt[3]_i_5__0_n_0 ,\converge_cnt[3]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2__0 
       (.CI(\converge_cnt_reg[3]_i_2__0_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2__0_n_0 ,\converge_cnt_reg[7]_i_2__0_n_1 ,\converge_cnt_reg[7]_i_2__0_n_2 ,\converge_cnt_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3__0_n_0 ,\converge_cnt[7]_i_4__0_n_0 ,\converge_cnt[7]_i_5__0_n_0 ,\converge_cnt[7]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1__0
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2__0_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2__0
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1__0_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1__0
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1__0_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1__0
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1__0
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2__0
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1__0
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1__0 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1__0 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1__0
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3_vc709_pcie_x8_gen3_rxeq_scan_57
   (D,
    rxeq_new_txcoeff_req_reg,
    rxeq_done,
    \rxeq_new_txcoeff_reg[17] ,
    E,
    rxeq_adapt_done_reg,
    rxeq_lffs_sel_reg,
    rxeq_adapt_done_reg_reg,
    RST_CPLLRESET,
    rxeq_new_txcoeff_req_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid_reg,
    \FSM_sequential_fsm_rx_reg[0] ,
    \rxeq_cnt_reg[1] ,
    out,
    \rxeq_control_reg2_reg[1] ,
    \rxeq_cnt_reg[1]_0 ,
    \rxeq_control_reg2_reg[0] ,
    rxeq_adapt_done_reg_reg_0,
    pipe_rx0_eq_adapt_done,
    rxeq_lffs_sel_reg_0,
    \rxeq_control_reg2_reg[0]_0 ,
    \rxeq_preset_reg[2] ,
    Q,
    \rxeq_txcoeff_reg[17] ,
    \rxeq_fs_reg[5] ,
    \rxeq_lf_reg[5] );
  output [2:0]D;
  output rxeq_new_txcoeff_req_reg;
  output rxeq_done;
  output [17:0]\rxeq_new_txcoeff_reg[17] ;
  output [0:0]E;
  output rxeq_adapt_done_reg;
  output rxeq_lffs_sel_reg;
  output rxeq_adapt_done_reg_reg;
  input RST_CPLLRESET;
  input rxeq_new_txcoeff_req_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid_reg;
  input \FSM_sequential_fsm_rx_reg[0] ;
  input \rxeq_cnt_reg[1] ;
  input [2:0]out;
  input [1:0]\rxeq_control_reg2_reg[1] ;
  input \rxeq_cnt_reg[1]_0 ;
  input \rxeq_control_reg2_reg[0] ;
  input rxeq_adapt_done_reg_reg_0;
  input pipe_rx0_eq_adapt_done;
  input rxeq_lffs_sel_reg_0;
  input \rxeq_control_reg2_reg[0]_0 ;
  input [2:0]\rxeq_preset_reg[2] ;
  input [3:0]Q;
  input [17:0]\rxeq_txcoeff_reg[17] ;
  input [5:0]\rxeq_fs_reg[5] ;
  input [5:0]\rxeq_lf_reg[5] ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_fsm[2]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9_n_0 ;
  wire \FSM_onehot_fsm[5]_i_10_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_2_n_0 ;
  wire \FSM_onehot_fsm[5]_i_3_n_0 ;
  wire \FSM_onehot_fsm[5]_i_4_n_0 ;
  wire \FSM_onehot_fsm[5]_i_5_n_0 ;
  wire \FSM_onehot_fsm[5]_i_7_n_0 ;
  wire \FSM_onehot_fsm[5]_i_8_n_0 ;
  wire \FSM_onehot_fsm[5]_i_9_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_sequential_fsm_rx_reg[0] ;
  wire [3:0]Q;
  wire RST_CPLLRESET;
  wire adapt_done;
  wire adapt_done_cnt;
  wire adapt_done_cnt_i_1_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire [22:0]converge_cnt;
  wire [22:0]converge_cnt0;
  wire \converge_cnt[11]_i_3_n_0 ;
  wire \converge_cnt[11]_i_4_n_0 ;
  wire \converge_cnt[11]_i_5_n_0 ;
  wire \converge_cnt[11]_i_6_n_0 ;
  wire \converge_cnt[15]_i_3_n_0 ;
  wire \converge_cnt[15]_i_4_n_0 ;
  wire \converge_cnt[15]_i_5_n_0 ;
  wire \converge_cnt[15]_i_6_n_0 ;
  wire \converge_cnt[19]_i_3_n_0 ;
  wire \converge_cnt[19]_i_4_n_0 ;
  wire \converge_cnt[19]_i_5_n_0 ;
  wire \converge_cnt[19]_i_6_n_0 ;
  wire \converge_cnt[22]_i_3_n_0 ;
  wire \converge_cnt[22]_i_4_n_0 ;
  wire \converge_cnt[22]_i_5_n_0 ;
  wire \converge_cnt[3]_i_3_n_0 ;
  wire \converge_cnt[3]_i_4_n_0 ;
  wire \converge_cnt[3]_i_5_n_0 ;
  wire \converge_cnt[3]_i_6_n_0 ;
  wire \converge_cnt[7]_i_3_n_0 ;
  wire \converge_cnt[7]_i_4_n_0 ;
  wire \converge_cnt[7]_i_5_n_0 ;
  wire \converge_cnt[7]_i_6_n_0 ;
  wire \converge_cnt_reg[11]_i_2_n_0 ;
  wire \converge_cnt_reg[11]_i_2_n_1 ;
  wire \converge_cnt_reg[11]_i_2_n_2 ;
  wire \converge_cnt_reg[11]_i_2_n_3 ;
  wire \converge_cnt_reg[15]_i_2_n_0 ;
  wire \converge_cnt_reg[15]_i_2_n_1 ;
  wire \converge_cnt_reg[15]_i_2_n_2 ;
  wire \converge_cnt_reg[15]_i_2_n_3 ;
  wire \converge_cnt_reg[19]_i_2_n_0 ;
  wire \converge_cnt_reg[19]_i_2_n_1 ;
  wire \converge_cnt_reg[19]_i_2_n_2 ;
  wire \converge_cnt_reg[19]_i_2_n_3 ;
  wire \converge_cnt_reg[22]_i_2_n_2 ;
  wire \converge_cnt_reg[22]_i_2_n_3 ;
  wire \converge_cnt_reg[3]_i_2_n_0 ;
  wire \converge_cnt_reg[3]_i_2_n_1 ;
  wire \converge_cnt_reg[3]_i_2_n_2 ;
  wire \converge_cnt_reg[3]_i_2_n_3 ;
  wire \converge_cnt_reg[7]_i_2_n_0 ;
  wire \converge_cnt_reg[7]_i_2_n_1 ;
  wire \converge_cnt_reg[7]_i_2_n_2 ;
  wire \converge_cnt_reg[7]_i_2_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire fsm1;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire lffs_sel_i_1_n_0;
  wire lffs_sel_i_2_n_0;
  wire [17:0]new_txcoeff;
  wire \new_txcoeff[17]_i_1_n_0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [2:0]out;
  wire pipe_pclk_in;
  wire pipe_rx0_eq_adapt_done;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg0;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire \rxeq_cnt_reg[1] ;
  wire \rxeq_cnt_reg[1]_0 ;
  wire \rxeq_control_reg2_reg[0] ;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire rxeq_done;
  wire [5:0]\rxeq_fs_reg[5] ;
  wire [5:0]\rxeq_lf_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire [17:0]\rxeq_new_txcoeff_reg[17] ;
  wire rxeq_new_txcoeff_req_reg;
  wire rxeq_new_txcoeff_req_reg_0;
  wire [2:0]\rxeq_preset_reg[2] ;
  wire rxeq_preset_valid_reg;
  wire [17:0]\rxeq_txcoeff_reg[17] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:2]\NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0505050544444777)) 
    \FSM_onehot_fsm[2]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(new_txcoeff_req_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__0 
       (.I0(\FSM_onehot_fsm[4]_i_2__0_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3__0_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_6_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00040004FF040004)) 
    \FSM_onehot_fsm[4]_i_2__0 
       (.I0(fsm1),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\FSM_onehot_fsm[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7707000000007707)) 
    \FSM_onehot_fsm[4]_i_3__0 
       (.I0(\FSM_onehot_fsm[4]_i_8_n_0 ),
        .I1(\converge_cnt_reg_n_0_[22] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h3000000380000000)) 
    \FSM_onehot_fsm[4]_i_4 
       (.I0(\FSM_onehot_fsm[4]_i_8_n_0 ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[11] ),
        .I5(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_onehot_fsm[4]_i_5 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .I1(\converge_cnt_reg_n_0_[5] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[17] ),
        .I4(\FSM_onehot_fsm[4]_i_9_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm[4]_i_6 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_fsm[4]_i_7 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_8 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .O(\FSM_onehot_fsm[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \FSM_onehot_fsm[4]_i_9 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_onehot_fsm[5]_i_10 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[12] ),
        .I4(\converge_cnt_reg_n_0_[10] ),
        .I5(\converge_cnt_reg_n_0_[15] ),
        .O(\FSM_onehot_fsm[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA808080AA80AA)) 
    \FSM_onehot_fsm[5]_i_1__0 
       (.I0(\FSM_onehot_fsm[5]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[5]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[5]_i_4_n_0 ),
        .I3(\FSM_onehot_fsm[5]_i_5_n_0 ),
        .I4(fsm1),
        .I5(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_fsm[5]_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000800)) 
    \FSM_onehot_fsm[5]_i_3 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\FSM_onehot_fsm[5]_i_7_n_0 ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .I4(\converge_cnt_reg_n_0_[7] ),
        .I5(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \FSM_onehot_fsm[5]_i_4 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[19] ),
        .I3(\FSM_onehot_fsm[5]_i_8_n_0 ),
        .I4(\FSM_onehot_fsm[5]_i_9_n_0 ),
        .I5(\FSM_onehot_fsm[5]_i_10_n_0 ),
        .O(\FSM_onehot_fsm[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[5]_i_5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_fsm[5]_i_6 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [0]),
        .O(fsm1));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF2DF)) 
    \FSM_onehot_fsm[5]_i_7 
       (.I0(\rxeq_control_reg2_reg[1] [1]),
        .I1(\rxeq_control_reg2_reg[1] [0]),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .O(\FSM_onehot_fsm[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[5]_i_8 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[9] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[5]_i_9 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[6] ),
        .I5(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[5]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .S(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \FSM_sequential_fsm_rx[0]_i_1 
       (.I0(\FSM_sequential_fsm_rx_reg[0] ),
        .I1(\rxeq_cnt_reg[1] ),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(out[0]),
        .I4(out[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0CAF0CA0FF000F00)) 
    \FSM_sequential_fsm_rx[1]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(\rxeq_cnt_reg[1]_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\rxeq_control_reg2_reg[0] ),
        .I5(out[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F083FC8330833C8)) 
    \FSM_sequential_fsm_rx[2]_i_1 
       (.I0(rxeqscan_preset_done),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\rxeq_cnt_reg[1]_0 ),
        .I5(\rxeq_control_reg2_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF7000)) 
    adapt_done_cnt_i_1
       (.I0(\rxeq_control_reg2_reg[1] [0]),
        .I1(\rxeq_control_reg2_reg[1] [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(adapt_done_cnt),
        .I4(adapt_done_cnt_reg_n_0),
        .O(adapt_done_cnt_i_1_n_0));
  LUT6 #(
    .INIT(64'hF000F101FFFFF101)) 
    adapt_done_cnt_i_2
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(fsm1),
        .I4(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I5(new_txcoeff_req_reg2),
        .O(adapt_done_cnt));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'hA8880000)) 
    adapt_done_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(\rxeq_control_reg2_reg[1] [0]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(RST_CPLLRESET));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[0]_i_1__7 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[10]_i_1 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[11]_i_1 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_3 
       (.I0(\converge_cnt_reg_n_0_[11] ),
        .O(\converge_cnt[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_4 
       (.I0(\converge_cnt_reg_n_0_[10] ),
        .O(\converge_cnt[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_5 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .O(\converge_cnt[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[11]_i_6 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .O(\converge_cnt[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[12]_i_1 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[13]_i_1 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[14]_i_1 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[15]_i_1 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_3 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .O(\converge_cnt[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_4 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .O(\converge_cnt[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_5 
       (.I0(\converge_cnt_reg_n_0_[13] ),
        .O(\converge_cnt[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[15]_i_6 
       (.I0(\converge_cnt_reg_n_0_[12] ),
        .O(\converge_cnt[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[16]_i_1 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[17]_i_1 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[18]_i_1 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[19]_i_1 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_3 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .O(\converge_cnt[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_4 
       (.I0(\converge_cnt_reg_n_0_[18] ),
        .O(\converge_cnt[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_5 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .O(\converge_cnt[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[19]_i_6 
       (.I0(\converge_cnt_reg_n_0_[16] ),
        .O(\converge_cnt[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[1]_i_1 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[20]_i_1 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[21]_i_1 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[22]_i_1 
       (.I0(converge_cnt0[22]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_3 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .O(\converge_cnt[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_4 
       (.I0(\converge_cnt_reg_n_0_[21] ),
        .O(\converge_cnt[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[22]_i_5 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .O(\converge_cnt[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[2]_i_1 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[3]_i_1 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_3 
       (.I0(\converge_cnt_reg_n_0_[3] ),
        .O(\converge_cnt[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_4 
       (.I0(\converge_cnt_reg_n_0_[2] ),
        .O(\converge_cnt[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[3]_i_5 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .O(\converge_cnt[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_6 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[4]_i_1 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[5]_i_1 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[6]_i_1 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[7]_i_1 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_3 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .O(\converge_cnt[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_4 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .O(\converge_cnt[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_5 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .O(\converge_cnt[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \converge_cnt[7]_i_6 
       (.I0(\converge_cnt_reg_n_0_[4] ),
        .O(\converge_cnt[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[8]_i_1 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \converge_cnt[9]_i_1 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\rxeq_control_reg2_reg[1] [1]),
        .I3(adapt_done_cnt_reg_n_0),
        .I4(\rxeq_control_reg2_reg[1] [0]),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\converge_cnt_reg[7]_i_2_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2_n_0 ,\converge_cnt_reg[11]_i_2_n_1 ,\converge_cnt_reg[11]_i_2_n_2 ,\converge_cnt_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt[11]_i_3_n_0 ,\converge_cnt[11]_i_4_n_0 ,\converge_cnt[11]_i_5_n_0 ,\converge_cnt[11]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\converge_cnt_reg[11]_i_2_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2_n_0 ,\converge_cnt_reg[15]_i_2_n_1 ,\converge_cnt_reg[15]_i_2_n_2 ,\converge_cnt_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt[15]_i_3_n_0 ,\converge_cnt[15]_i_4_n_0 ,\converge_cnt[15]_i_5_n_0 ,\converge_cnt[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\converge_cnt_reg[15]_i_2_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2_n_0 ,\converge_cnt_reg[19]_i_2_n_1 ,\converge_cnt_reg[19]_i_2_n_2 ,\converge_cnt_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt[19]_i_3_n_0 ,\converge_cnt[19]_i_4_n_0 ,\converge_cnt[19]_i_5_n_0 ,\converge_cnt[19]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[22]_i_2 
       (.CI(\converge_cnt_reg[19]_i_2_n_0 ),
        .CO({\NLW_converge_cnt_reg[22]_i_2_CO_UNCONNECTED [3:2],\converge_cnt_reg[22]_i_2_n_2 ,\converge_cnt_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[22]_i_2_O_UNCONNECTED [3],converge_cnt0[22:20]}),
        .S({1'b0,\converge_cnt[22]_i_3_n_0 ,\converge_cnt[22]_i_4_n_0 ,\converge_cnt[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2_n_0 ,\converge_cnt_reg[3]_i_2_n_1 ,\converge_cnt_reg[3]_i_2_n_2 ,\converge_cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt[3]_i_3_n_0 ,\converge_cnt[3]_i_4_n_0 ,\converge_cnt[3]_i_5_n_0 ,\converge_cnt[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(RST_CPLLRESET));
  CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\converge_cnt_reg[3]_i_2_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2_n_0 ,\converge_cnt_reg[7]_i_2_n_1 ,\converge_cnt_reg[7]_i_2_n_2 ,\converge_cnt_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt[7]_i_3_n_0 ,\converge_cnt[7]_i_4_n_0 ,\converge_cnt[7]_i_5_n_0 ,\converge_cnt[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [0]),
        .Q(fs_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [1]),
        .Q(fs_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [2]),
        .Q(fs_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [3]),
        .Q(fs_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [4]),
        .Q(fs_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_fs_reg[5] [5]),
        .Q(fs_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [0]),
        .Q(lf_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [1]),
        .Q(lf_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [2]),
        .Q(lf_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [3]),
        .Q(lf_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [4]),
        .Q(lf_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lf_reg[5] [5]),
        .Q(lf_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h4444000F44440000)) 
    lffs_sel_i_1
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(lffs_sel_i_2_n_0),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I5(rxeqscan_lffs_sel),
        .O(lffs_sel_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    lffs_sel_i_2
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(lffs_sel_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_i_1_n_0),
        .Q(rxeqscan_lffs_sel),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \new_txcoeff[17]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\new_txcoeff[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1
       (.I0(new_txcoeff_req_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[0]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[10]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[11]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[12]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[13]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[14]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[15]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[16]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[17]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[1]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(\FSM_onehot_fsm_reg_n_0_[2] ),
        .Q(new_txcoeff[2]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[3]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[4]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[5]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[6]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[7]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[8]),
        .R(RST_CPLLRESET));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\new_txcoeff[17]_i_1_n_0 ),
        .D(1'b0),
        .Q(new_txcoeff[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(RST_CPLLRESET));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [0]),
        .Q(preset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [1]),
        .Q(preset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg[2] [2]),
        .Q(preset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid_reg),
        .Q(preset_valid_reg1),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(RST_CPLLRESET));
  LUT6 #(
    .INIT(64'h0080F00000800000)) 
    rxeq_adapt_done_i_1
       (.I0(rxeq_adapt_done_reg0),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(pipe_rx0_eq_adapt_done),
        .O(rxeq_adapt_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rxeq_adapt_done_i_2
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg0));
  LUT6 #(
    .INIT(64'h0F00FFF30A000000)) 
    rxeq_adapt_done_reg_i_1
       (.I0(rxeqscan_adapt_done),
        .I1(\rxeq_control_reg2_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(E),
        .I5(rxeq_adapt_done_reg_reg_0),
        .O(rxeq_adapt_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    rxeq_done_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(rxeq_done));
  LUT6 #(
    .INIT(64'h0F80F0F00F8000F0)) 
    rxeq_lffs_sel_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeqscan_lffs_sel),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(rxeq_lffs_sel_reg_0),
        .O(rxeq_lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[0]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[0]),
        .O(\rxeq_new_txcoeff_reg[17] [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[10]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[10]),
        .O(\rxeq_new_txcoeff_reg[17] [10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[11]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[11]),
        .O(\rxeq_new_txcoeff_reg[17] [11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[12]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[12]),
        .O(\rxeq_new_txcoeff_reg[17] [12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[13]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[13]),
        .O(\rxeq_new_txcoeff_reg[17] [13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[14]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[14]),
        .O(\rxeq_new_txcoeff_reg[17] [14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[15]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[15]),
        .O(\rxeq_new_txcoeff_reg[17] [15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[16]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[16]),
        .O(\rxeq_new_txcoeff_reg[17] [16]));
  LUT4 #(
    .INIT(16'hC803)) 
    \rxeq_new_txcoeff[17]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[17]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[17]),
        .O(\rxeq_new_txcoeff_reg[17] [17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[1]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[1]),
        .O(\rxeq_new_txcoeff_reg[17] [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[2]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[2]),
        .O(\rxeq_new_txcoeff_reg[17] [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rxeq_new_txcoeff[3]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(new_txcoeff[3]),
        .O(\rxeq_new_txcoeff_reg[17] [3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[4]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[4]),
        .O(\rxeq_new_txcoeff_reg[17] [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[5]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[5]),
        .O(\rxeq_new_txcoeff_reg[17] [5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[6]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[6]),
        .O(\rxeq_new_txcoeff_reg[17] [6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[7]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[7]),
        .O(\rxeq_new_txcoeff_reg[17] [7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[8]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[8]),
        .O(\rxeq_new_txcoeff_reg[17] [8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rxeq_new_txcoeff[9]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(rxeqscan_lffs_sel),
        .I3(new_txcoeff[9]),
        .O(\rxeq_new_txcoeff_reg[17] [9]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    rxeq_new_txcoeff_req_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [0]),
        .Q(txcoeff_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [10]),
        .Q(txcoeff_reg1[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [11]),
        .Q(txcoeff_reg1[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [12]),
        .Q(txcoeff_reg1[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [13]),
        .Q(txcoeff_reg1[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [14]),
        .Q(txcoeff_reg1[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [15]),
        .Q(txcoeff_reg1[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [16]),
        .Q(txcoeff_reg1[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [17]),
        .Q(txcoeff_reg1[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [1]),
        .Q(txcoeff_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [2]),
        .Q(txcoeff_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [3]),
        .Q(txcoeff_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [4]),
        .Q(txcoeff_reg1[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [5]),
        .Q(txcoeff_reg1[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [6]),
        .Q(txcoeff_reg1[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [7]),
        .Q(txcoeff_reg1[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [8]),
        .Q(txcoeff_reg1[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txcoeff_reg[17] [9]),
        .Q(txcoeff_reg1[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(txpreset_reg1[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(txpreset_reg1[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(txpreset_reg1[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(txpreset_reg1[3]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(RST_CPLLRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(RST_CPLLRESET));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
