Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 26 22:27:49 2022
| Host         : Akcil running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sequence_detector_timing_summary_routed.rpt -pb sequence_detector_timing_summary_routed.pb -rpx sequence_detector_timing_summary_routed.rpx -warn_on_violation
| Design       : sequence_detector
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                   11        0.203        0.000                      0                   11        0.045        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.330        0.000                      0                   11        0.203        0.000                      0                   11        0.045        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 flag_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.704ns (38.275%)  route 1.135ns (61.725%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     4.784    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.240 r  flag_1_reg[1]/Q
                         net (fo=4, routed)           0.668     5.907    flag_1_OBUF[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.031 r  flag_2[1]_i_3/O
                         net (fo=5, routed)           0.468     6.499    flag_2[1]_i_3_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  flag_2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.623    flag_2[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)        0.031     6.953    flag_2_reg[0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 flag_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.089%)  route 1.027ns (63.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  flag_2_reg[0]/Q
                         net (fo=5, routed)           0.694     5.932    flag_2_OBUF[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.056 r  FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.333     6.390    FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.342     6.961    
                         clock uncertainty           -0.035     6.925    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.205     6.720    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 flag_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.089%)  route 1.027ns (63.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  flag_2_reg[0]/Q
                         net (fo=5, routed)           0.694     5.932    flag_2_OBUF[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.056 r  FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.333     6.390    FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.342     6.961    
                         clock uncertainty           -0.035     6.925    
    SLICE_X0Y54          FDCE (Setup_fdce_C_CE)      -0.205     6.720    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 flag_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            y_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.704ns (38.278%)  route 1.135ns (61.722%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     4.784    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.240 r  flag_1_reg[1]/Q
                         net (fo=4, routed)           0.668     5.907    flag_1_OBUF[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.031 r  flag_2[1]_i_3/O
                         net (fo=5, routed)           0.468     6.499    flag_2[1]_i_3_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  y_i_1/O
                         net (fo=1, routed)           0.000     6.623    y_i_1_n_0
    SLICE_X1Y53          FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  y_reg/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)        0.032     6.954    y_reg
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 flag_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.704ns (38.806%)  route 1.110ns (61.194%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     4.784    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.240 r  flag_1_reg[1]/Q
                         net (fo=4, routed)           0.668     5.907    flag_1_OBUF[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.031 r  flag_2[1]_i_3/O
                         net (fo=5, routed)           0.443     6.474    flag_2[1]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     6.598 r  flag_2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.598    flag_2[1]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031     6.953    flag_2_reg[1]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.535%)  route 1.115ns (63.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 6.620 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.301 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           1.115     6.416    state__0[1]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.540 r  flag_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.540    flag_1[1]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.603     6.620    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
                         clock pessimism              0.339     6.959    
                         clock uncertainty           -0.035     6.923    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.031     6.954    flag_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.642ns (37.694%)  route 1.061ns (62.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.301 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           1.061     6.362    state__0[1]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.486    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X0Y54          FDCE (Setup_fdce_C_D)        0.032     6.954    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 flag_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.580ns (39.315%)  route 0.895ns (60.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456     5.239 r  flag_2_reg[0]/Q
                         net (fo=5, routed)           0.694     5.932    flag_2_OBUF[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.056 r  FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.202     6.258    FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339     6.958    
                         clock uncertainty           -0.035     6.922    
    SLICE_X2Y54          FDCE (Setup_fdce_C_CE)      -0.169     6.753    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.753    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 flag_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.704ns (41.409%)  route 0.996ns (58.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 6.620 - 2.200 ) 
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     4.784    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.240 r  flag_1_reg[1]/Q
                         net (fo=4, routed)           0.668     5.907    flag_1_OBUF[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I0_O)        0.124     6.031 r  flag_2[1]_i_3/O
                         net (fo=5, routed)           0.329     6.360    flag_2[1]_i_3_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  flag_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.484    flag_1[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.603     6.620    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[0]/C
                         clock pessimism              0.364     6.984    
                         clock uncertainty           -0.035     6.948    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.032     6.980    flag_1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.103%)  route 0.866ns (59.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 6.619 - 2.200 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.723     4.783    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.866     6.105    state__0[0]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     6.229 r  FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     6.229    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    N15                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.602     6.619    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.364     6.983    
                         clock uncertainty           -0.035     6.947    
    SLICE_X0Y54          FDCE (Setup_fdce_C_D)        0.029     6.976    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.122     1.707    state__0[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  flag_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    flag_2[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
                         clock pessimism             -0.506     1.457    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.092     1.549    flag_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.866%)  route 0.211ns (53.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.211     1.796    state__0[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.045     1.841 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120     1.580    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 flag_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.385%)  route 0.207ns (52.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.445    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  flag_1_reg[0]/Q
                         net (fo=5, routed)           0.207     1.793    flag_1_OBUF[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  flag_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    flag_1[1]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     1.965    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[1]/C
                         clock pessimism             -0.519     1.445    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.092     1.537    flag_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.271%)  route 0.207ns (52.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.207     1.793    state__0[0]
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.838 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.092     1.536    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.208     1.793    state__0[2]
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.838    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.091     1.535    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 flag_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.075%)  route 0.227ns (54.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  flag_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  flag_2_reg[0]/Q
                         net (fo=5, routed)           0.227     1.812    flag_2_OBUF[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  flag_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    flag_2[1]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     1.552    flag_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            flag_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.507%)  route 0.213ns (50.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.213     1.822    state__0[1]
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  flag_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    flag_1[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     1.965    clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  flag_1_reg[0]/C
                         clock pessimism             -0.503     1.461    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.092     1.553    flag_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            y_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.120%)  route 0.254ns (54.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.254     1.863    state__0[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  y_i_1/O
                         net (fo=1, routed)           0.000     1.908    y_i_1_n_0
    SLICE_X1Y53          FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  y_reg/C
                         clock pessimism             -0.503     1.460    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.092     1.552    y_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 flag_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.545%)  route 0.241ns (56.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.585 f  flag_2_reg[1]/Q
                         net (fo=4, routed)           0.174     1.759    flag_2_OBUF[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.068     1.871    FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.506     1.457    
    SLICE_X2Y54          FDCE (Hold_fdce_C_CE)       -0.016     1.441    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 flag_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.574%)  route 0.284ns (60.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.602     1.444    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  flag_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.585 f  flag_2_reg[1]/Q
                         net (fo=4, routed)           0.174     1.759    flag_2_OBUF[1]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.110     1.914    FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.875     1.964    clk_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X0Y54          FDCE (Hold_fdce_C_CE)       -0.039     1.421    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.200       0.045      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.200       1.200      SLICE_X0Y54    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.200       1.200      SLICE_X2Y54    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.200       1.200      SLICE_X0Y54    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X1Y52    flag_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X1Y52    flag_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X1Y54    flag_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y54    flag_2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.200       1.200      SLICE_X1Y53    y_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X2Y54    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y54    flag_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y54    flag_2_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    y_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X2Y54    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y52    flag_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X2Y54    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y52    flag_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y52    flag_1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y54    flag_2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X3Y54    flag_2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X1Y53    y_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X0Y54    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.100       0.600      SLICE_X2Y54    FSM_sequential_state_reg[1]/C



