../vhdl/logic_unit.vhd {0 {vcom -work work -2002 -explicit D:/workspace/_EPFL/ArcOrd_I/ALU/vhdl/logic_unit.vhd
Model Technology ModelSim PE Student Edition vcom 10.1c Compiler 2012.07 Jul 28 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity logic_unit
-- Compiling architecture synth of logic_unit
** Error: D:/workspace/_EPFL/ArcOrd_I/ALU/vhdl/logic_unit.vhd(16): near "main": syntax error

} {8.0 9.0} {}}
