
*** Running vivado
    with args -log selectTOP6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source selectTOP6.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source selectTOP6.tcl -notrace
Command: synth_design -top selectTOP6 -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15864 
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:184]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 567.613 ; gain = 188.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'selectTOP6' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:2]
	Parameter i bound to: 0 - type: integer 
	Parameter j bound to: 0 - type: integer 
	Parameter init bound to: 3'b000 
	Parameter sort bound to: 3'b001 
	Parameter S0 bound to: 3'b010 
	Parameter S1 bound to: 3'b011 
	Parameter S2 bound to: 3'b100 
	Parameter S3 bound to: 3'b101 
	Parameter S4 bound to: 3'b110 
	Parameter S5 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'sort4' [D:/1111/DCCDL/VIVADO/Lab2/sort4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Max_comparator' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/max_comparator.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Max_comparator' (1#1) [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/max_comparator.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'sort4' (2#1) [D:/1111/DCCDL/VIVADO/Lab2/sort4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'parallel_comparator8' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/parallel_comparator8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'max_comparator' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/max_min_comparator.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'max_comparator' (3#1) [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/max_min_comparator.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'parallel_comparator8' (4#1) [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/parallel_comparator8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'parallel_comparator4' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/parallel_comparator4.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'parallel_comparator4' (5#1) [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/parallel_comparator4.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:58]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: RAM read is not driven by RAM register. 
	4: RAM read is not driven by RAM register. 
	5: Unable to determine number of words or word size in RAM. 
	6: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'selectTOP6' (6#1) [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:2]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[15]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[14]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[13]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[12]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[11]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[10]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[9]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[8]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[7]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[6]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[5]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[2]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[1]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[0]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[15]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[14]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[13]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[12]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[11]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[10]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[9]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[8]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[7]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[6]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[5]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 610.824 ; gain = 231.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 610.824 ; gain = 231.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 610.824 ; gain = 231.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[0]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[1]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[2]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[3]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[4]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'out_mat_6_reg[5]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[1]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'curr_state_reg' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:62]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[0]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[1]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[2]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[3]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[4]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[5]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[6]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'group_index_reg[7]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[0]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[2]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[3]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[4]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[5]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[6]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[7]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[8]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[9]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[10]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[11]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[12]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[13]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[14]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[15]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[16]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[17]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[18]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[19]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[20]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[21]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[22]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[23]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[24]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[25]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[26]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[27]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[28]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[29]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[30]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'in_mat_32_reg[31]' [D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.srcs/sources_1/new/selectTOP6.sv:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 629.137 ; gain = 250.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 88    
	   4 Input     13 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	  39 Input      1 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module selectTOP6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	  39 Input      1 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 8     
Module Max_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
Module max_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[15]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[14]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[13]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[12]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[11]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[10]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[9]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[8]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[7]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[6]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[5]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[2]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[1]
WARNING: [Synth 8-3331] design parallel_comparator4 has unconnected port compare_result_2[0]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[15]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[14]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[13]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[12]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[11]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[10]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[9]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[8]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[7]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[6]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[5]
WARNING: [Synth 8-3331] design parallel_comparator8 has unconnected port compare_result_4[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 841.008 ; gain = 462.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 845.785 ; gain = 466.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 845.785 ; gain = 466.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    47|
|3     |LUT1   |     1|
|4     |LUT2   |    25|
|5     |LUT3   |   460|
|6     |LUT4   |   226|
|7     |LUT5   |   445|
|8     |LUT6   |   463|
|9     |FDRE   |     5|
|10    |LD     |   514|
|11    |IBUF   |    14|
|12    |OBUF   |    91|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |  2292|
|2     |  main_comparator       |parallel_comparator8 |     4|
|3     |    \genblk1[0].layer1  |max_comparator       |     1|
|4     |    \genblk1[1].layer1  |max_comparator_46    |     1|
|5     |    \genblk1[2].layer1  |max_comparator_47    |     1|
|6     |    \genblk1[3].layer1  |max_comparator_48    |     1|
|7     |  layer1                |parallel_comparator4 |     2|
|8     |    \genblk1[0].layer1  |max_comparator_49    |     1|
|9     |    \genblk1[1].layer1  |max_comparator_50    |     1|
|10    |  sort_8_groups_1       |sort4                |   167|
|11    |    comp1               |Max_comparator_41    |    33|
|12    |    comp2               |Max_comparator_42    |   131|
|13    |    comp3               |Max_comparator_43    |     1|
|14    |    comp4               |Max_comparator_44    |     1|
|15    |    comp5               |Max_comparator_45    |     1|
|16    |  sort_8_groups_2       |sort4_0              |   184|
|17    |    comp1               |Max_comparator_36    |    33|
|18    |    comp2               |Max_comparator_37    |   148|
|19    |    comp3               |Max_comparator_38    |     1|
|20    |    comp4               |Max_comparator_39    |     1|
|21    |    comp5               |Max_comparator_40    |     1|
|22    |  sort_8_groups_3       |sort4_1              |   167|
|23    |    comp1               |Max_comparator_31    |    33|
|24    |    comp2               |Max_comparator_32    |   131|
|25    |    comp3               |Max_comparator_33    |     1|
|26    |    comp4               |Max_comparator_34    |     1|
|27    |    comp5               |Max_comparator_35    |     1|
|28    |  sort_8_groups_4       |sort4_2              |   196|
|29    |    comp1               |Max_comparator_26    |    33|
|30    |    comp2               |Max_comparator_27    |   160|
|31    |    comp3               |Max_comparator_28    |     1|
|32    |    comp4               |Max_comparator_29    |     1|
|33    |    comp5               |Max_comparator_30    |     1|
|34    |  sort_8_groups_5       |sort4_3              |   168|
|35    |    comp1               |Max_comparator_21    |    33|
|36    |    comp2               |Max_comparator_22    |   132|
|37    |    comp3               |Max_comparator_23    |     1|
|38    |    comp4               |Max_comparator_24    |     1|
|39    |    comp5               |Max_comparator_25    |     1|
|40    |  sort_8_groups_6       |sort4_4              |   182|
|41    |    comp1               |Max_comparator_16    |    33|
|42    |    comp2               |Max_comparator_17    |   146|
|43    |    comp3               |Max_comparator_18    |     1|
|44    |    comp4               |Max_comparator_19    |     1|
|45    |    comp5               |Max_comparator_20    |     1|
|46    |  sort_8_groups_7       |sort4_5              |   169|
|47    |    comp1               |Max_comparator_11    |    33|
|48    |    comp2               |Max_comparator_12    |   133|
|49    |    comp3               |Max_comparator_13    |     1|
|50    |    comp4               |Max_comparator_14    |     1|
|51    |    comp5               |Max_comparator_15    |     1|
|52    |  sort_8_groups_8       |sort4_6              |   228|
|53    |    comp1               |Max_comparator       |    33|
|54    |    comp2               |Max_comparator_7     |   192|
|55    |    comp3               |Max_comparator_8     |     1|
|56    |    comp4               |Max_comparator_9     |     1|
|57    |    comp5               |Max_comparator_10    |     1|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 850.777 ; gain = 471.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 561 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 514 instances were transformed.
  LD => LDCE: 514 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 950.945 ; gain = 596.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1111/DCCDL/VIVADO/Lab2/selectTOP6/selectTOP6.runs/synth_1/selectTOP6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selectTOP6_utilization_synth.rpt -pb selectTOP6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 21:07:53 2022...
