{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448137557050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448137557050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 15:25:56 2015 " "Processing started: Sat Nov 21 15:25:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448137557050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448137557050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448137557051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448137557631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ProcTest.v(69) " "Verilog HDL information at ProcTest.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "ProcTest.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ProcTest.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448137557687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proctest.v 1 1 " "Found 1 design units, including 1 entities, in source file proctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcTest " "Found entity 1: ProcTest" {  } { { "ProcTest.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ProcTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Project2.v(8) " "Verilog HDL Declaration information at Project2.v(8): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Project2.v(7) " "Verilog HDL Declaration information at Project2.v(7): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key DataMemory.v(11) " "Verilog HDL Declaration information at DataMemory.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw DataMemory.v(12) " "Verilog HDL Declaration information at DataMemory.v(12): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr DataMemory.v(9) " "Verilog HDL Declaration information at DataMemory.v(9): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg DataMemory.v(10) " "Verilog HDL Declaration information at DataMemory.v(10): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX hex DataMemory.v(8) " "Verilog HDL Declaration information at DataMemory.v(8): object \"HEX\" differs only in case from object \"hex\" in the same scope" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "PCAdder.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.v 1 1 " "Found 1 design units, including 1 entities, in source file pcincrement.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrement " "Found entity 1: PCIncrement" {  } { { "PCIncrement.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCIncrement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCProcController " "Found entity 1: SCProcController" {  } { { "SCProcController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SCProcController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137557739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448137557817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:pcMux " "Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:pcMux\"" {  } { { "Project2.v" "pcMux" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIncrement PCIncrement:pcIncrement " "Elaborating entity \"PCIncrement\" for hierarchy \"PCIncrement:pcIncrement\"" {  } { { "Project2.v" "pcIncrement" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMemory " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMemory\"" {  } { { "Project2.v" "instMemory" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557834 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1448137557835 "|Project2|InstMemory:instMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "Project2.v" "controller" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:signExtension " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:signExtension\"" {  } { { "Project2.v" "signExtension" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder PCAdder:pcAdder " "Elaborating entity \"PCAdder\" for hierarchy \"PCAdder:pcAdder\"" {  } { { "Project2.v" "pcAdder" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:dprf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:dprf\"" {  } { { "Project2.v" "dprf" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:raw " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:raw\"" {  } { { "Project2.v" "raw" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:aluMux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:aluMux\"" {  } { { "Project2.v" "aluMux" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Project2.v" "alu" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557855 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(61) " "Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ALU.v" 61 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1448137557857 "|Project2|ALU:alu"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TCNT tcnt timer.v(2) " "Verilog HDL Declaration information at timer.v(2): object \"TCNT\" differs only in case from object \"tcnt\" in the same scope" {  } { { "timer.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TLIM tlim timer.v(3) " "Verilog HDL Declaration information at timer.v(3): object \"TLIM\" differs only in case from object \"tlim\" in the same scope" {  } { { "timer.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TCTL tctl timer.v(4) " "Verilog HDL Declaration information at timer.v(4): object \"TCTL\" differs only in case from object \"tctl\" in the same scope" {  } { { "timer.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448137557877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "timer.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137557877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448137557877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Project2.v" "timer" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557880 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "timer.v(22) " "Verilog HDL Case Statement warning at timer.v(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "timer.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1448137557881 "|Project2|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "Project2.v" "dataMemory" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 DataMemory.v(49) " "Verilog HDL assignment warning at DataMemory.v(49): truncated value with size 12 to match size of target (11)" {  } { { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448137557919 "|Project2|DataMemory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:sevenSeg3 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:sevenSeg3\"" {  } { { "Project2.v" "sevenSeg3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137557922 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "DataMemory:dataMemory\|data " "Created node \"DataMemory:dataMemory\|data\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "DataMemory.v" "data" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v" 29 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1448137558745 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:dprf\|regs " "RAM logic \"RegisterFile:dprf\|regs\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "regs" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/RegisterFile.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1448137558746 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1448137558746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448137559048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE stopwatch.mif " "Parameter INIT_FILE set to stopwatch.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1448137561873 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1448137561873 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1448137561873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE stopwatch.mif " "Parameter \"INIT_FILE\" = \"stopwatch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448137561945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448137561945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gq61 " "Found entity 1: altsyncram_gq61" {  } { { "db/altsyncram_gq61.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/db/altsyncram_gq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448137562060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448137562060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.map.smsg " "Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448137570130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448137570467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448137570467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448137570826 "|Project2|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1448137570826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2982 " "Implemented 2982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448137570827 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448137570827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2887 " "Implemented 2887 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448137570827 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448137570827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448137570827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448137570887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 15:26:10 2015 " "Processing ended: Sat Nov 21 15:26:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448137570887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448137570887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448137570887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448137570887 ""}
