/*
 *
 * Automatically generated file; DO NOT EDIT.
 * Zephyr Kernel Configuration
 *
 */

/* shell */
#define CONFIG_KERNEL_SHELL 1

#define CONFIG_CONSOLE_SHELL 1
#define CONFIG_CONSOLE_SHELL_MAX_CMD_QUEUED 3
#define CONFIG_CONSOLE_SHELL_STACKSIZE 1024
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60

/* printk & sys_log */
#define CONFIG_PRINTK 1
#define CONFIG_SYS_LOG 1
#define CONFIG_SYS_LOG_SHOW_TAGS 0
#define CONFIG_SYS_LOG_DEFAULT_LEVEL SYS_LOG_LEVEL_INFO
#define CONFIG_SYS_LOG_OVERRIDE_LEVEL 0
#define CONFIG_UART_CONSOLE_ON_DEV_NAME "UART_0"

/* workqueue */
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024

/* stack */
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_IDLE_STACK_SIZE 256
#define CONFIG_ISR_STACK_SIZE 640

/* init priority level */
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50

/* async msg */
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10

/* dma */
#define CONFIG_DMA_ACTS_DEVICE_INIT_PRIORITY 40

#define CONFIG_DMA_0_NAME "DMA_0"
#define CONFIG_DMA_0_IRQ_PRI 3

/* rtc */
#define CONFIG_RTC_0_NAME "RTC_0"
#define CONFIG_RTC_0_IRQ_PRI 0

/* pwm */
#define CONFIG_PWM_ACTS_DEV_NAME "PWM_0"

/* spi */
#define CONFIG_SPI_INIT_PRIORITY 70

#define CONFIG_SPI_1_NAME "SPI_1"
#define CONFIG_SPI_1_IRQ_PRI 0
#define CONFIG_SPI_1_DEFAULT_CFG 0x80
#define CONFIG_SPI_1_DEFAULT_BAUD_RATE 500000

#define CONFIG_SPI_2_NAME "SPI_2"
#define CONFIG_SPI_2_IRQ_PRI 0
#define CONFIG_SPI_2_DEFAULT_CFG 0x80
#define CONFIG_SPI_2_DEFAULT_BAUD_RATE 500000

/* spinor */
#define CONFIG_XSPI_NOR_ACTS_DEV_NAME "xspi_nor"
#define CONFIG_XSPI_NOR_ACTS_DEV_INIT_PRIORITY 45

/* nvram */
#define CONFIG_NVRAM_CONFIG 1
#define CONFIG_NVRAM_ACTS_DRV_NAME "NVRAM"
#define CONFIG_NVRAM_STORAGE_DEV_NAME CONFIG_XSPI_NOR_ACTS_DEV_NAME
#define CONFIG_NVRAM_CONFIG_INIT_PRIORITY 48
#define CONFIG_NVRAM_FACTORY_REGION_BASE_ADDR 0x70000
#define CONFIG_NVRAM_FACTORY_REGION_SIZE 0x2000
#define CONFIG_NVRAM_WRITE_REGION_BASE_ADDR 0x72000
#define CONFIG_NVRAM_WRITE_REGION_SIZE 0x4000

/* adc */
#define CONFIG_ADC_INIT_PRIORITY 80
#define CONFIG_ADC_0_NAME "ADC_0"
#define CONFIG_ADC_0_IRQ_PRI 2

/* i2c */
#define CONFIG_I2C_INIT_PRIORITY 60

#define CONFIG_I2C_0_NAME "I2C_0"
#define CONFIG_I2C_0_DEFAULT_CFG 0x0
#define CONFIG_I2C_0_IRQ_PRI 0

#define CONFIG_I2C_1_NAME "I2C_1"
#define CONFIG_I2C_1_DEFAULT_CFG 0x0
#define CONFIG_I2C_1_IRQ_PRI 0

/* gpio */
#define CONFIG_GPIO_ACTS_DRV_NAME "GPIO"
#define CONFIG_GPIO_ACTS_INIT_PRIORITY 20

/* input */
#define CONFIG_SYS_LOG_INPUT_DEV_LEVEL 0

/* inpu-matrix key */
#define CONFIG_INPUT_DEV_ACTS_MARTRIX_KEYPAD_NAME "MXKEYPAD"
#define CONFIG_INPUT_DEV_ACTS_MARTRIX_KEYPAD_NAME_IRQ_PRI 0

/* input-adckey */
#define CONFIG_INPUT_DEV_ACTS_ADCKEY_NAME "ADCKEY"

/* input-ir */
#define CONFIG_IRC_ACTS_DEV_NAME "IRC" 

#define CONFIG_SW_IRC_ACTS_DEV_NAME "SWIRC"

/* audio_in */
#define CONFIG_AUDIO_IN_ACTS_NAME "AUDIOIN"

/* audio_out */
#define CONFIG_AUDIO_OUT_ACTS_NAME "AUDIOOUT"

/* watchdog */
#define CONFIG_WDG_ACTS_DEV_NAME "WATCHDOG"

/* bt */
/* host stack Configuration*/
#define CONFIG_BT_MAX_CONN 4
#define CONFIG_BT_MAX_PAIRED 2

/* host stack buffer config */
#define CONFIG_BT_HCI_CMD_COUNT 2
#define CONFIG_BT_RX_BUF_COUNT 4
#define CONFIG_BT_RX_BUF_LEN 76
#define CONFIG_BT_L2CAP_TX_BUF_COUNT 3
#define CONFIG_BT_L2CAP_TX_MTU 65
#define CONFIG_BT_CONN_TX_MAX 7

/* bt thread stack size*/
#define CONFIG_BT_HCI_TX_STACK_SIZE 256
#define CONFIG_BT_RX_STACK_SIZE 1024

/* att */
#define CONFIG_BT_ATT_PREPARE_COUNT 0
#define CONFIG_BT_ATT_TX_MAX 2

/* gap name */
#define CONFIG_BT_DEVICE_NAME "Zephyr"
#define CONFIG_BT_DEVICE_APPEARANCE 0

/* private addr */
#define CONFIG_BT_PRIVACY 0
#define CONFIG_BT_RPA_TIMEOUT 900

#define CONFIG_BT_DEBUG_LOG 1
#define CONFIG_CCC_STORE_MAX 10

/* deepsleep */
#define CONFIG_DEEPSLEEP 0
#define CONFIG_DEEPSLEEP_TICK_THRESH 10
#define CONFIG_DEEPSLEEP_SWITCH_32M 1

/* ota */
#define CONFIG_OTA_WITH_APP 1
