# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do testSimulation_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation {C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation/half_adder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:35:36 on Feb 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation" C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 00:35:36 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation {C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation/half_adder_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:35:36 on Feb 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation" C:/Users/ulises/Documents/GitHub/ulisesDCM/BUCKET-repos/DE10-LITE-BUCKET/testSimulation/half_adder_tb.v 
# -- Compiling module half_adder_tb
# 
# Top level modules:
# 	half_adder_tb
# End time: 00:35:36 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  half_adder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" half_adder_tb 
# Start time: 00:35:36 on Feb 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.half_adder_tb(fast)
# Loading work.half_adder(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/half_adder_tb/UUT/a \
sim:/half_adder_tb/UUT/b \
sim:/half_adder_tb/UUT/sum \
sim:/half_adder_tb/UUT/carry
run
vsim -voptargs=+acc work.half_adder_tb
# End time: 00:37:24 on Feb 21,2023, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.half_adder_tb 
# Start time: 00:37:24 on Feb 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.half_adder_tb(fast)
# Loading work.half_adder(fast)
run -all
add wave -position insertpoint  \
sim:/half_adder_tb/a \
sim:/half_adder_tb/b
run -all
add wave -position insertpoint  \
sim:/half_adder_tb/period \
sim:/half_adder_tb/a \
sim:/half_adder_tb/b \
sim:/half_adder_tb/sum \
sim:/half_adder_tb/carry
run -all
# Break key hit
run
# Break key hit
run
add wave -position insertpoint sim:/half_adder_tb/UUT/*
# Break key hit
run
# Break key hit
run
vsim -vopt work.half_adder_tb
# End time: 00:40:05 on Feb 21,2023, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -vopt work.half_adder_tb 
# Start time: 00:40:05 on Feb 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.half_adder_tb(fast)
add wave -position insertpoint sim:/half_adder_tb/*
# ** UI-Msg: (vish-4014) No objects found matching '/half_adder_tb/*'.
vsim -voptargs=+acc work.half_adder_tb
# End time: 00:40:34 on Feb 21,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.half_adder_tb 
# Start time: 00:40:34 on Feb 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.half_adder_tb(fast)
# Loading work.half_adder(fast)
# Break key hit
run
# Break key hit
run
add wave -position insertpoint sim:/half_adder_tb/UUT/*
run
# Break key hit
# Break key hit
# Break key hit
run -all
# Break key hit
run
run -all
add wave -position insertpoint sim:/half_adder_tb/*
# Break key hit
run
run -continue
run -all
vsim -voptargs=+acc work.half_adder_tb
# End time: 00:42:28 on Feb 21,2023, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.half_adder_tb 
# Start time: 00:42:28 on Feb 21,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.half_adder_tb(fast)
# Loading work.half_adder(fast)
add wave -position insertpoint sim:/half_adder_tb/UUT/*
# Break key hit
run
run -continue
run -all
# End time: 00:43:24 on Feb 21,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
