PASS:IMP-6-0-0-01:Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
Warn Occurrence: 6
1: Warn: Warning: 'test_so1' is not a primary output in module 'phy_cmn_phase_align_digtop' in Golden. In line 39, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
2: Warn: Warning: No ignored pin is added in Golden. In line 40, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
3: Warn: Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:210). In line 46, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
4: Warn: Warning: (RTL9.21) Liberty cell with interface_timing attribute set to true was not an empty cell (occurrence:2). In line 47, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
5: Warn: Warning: (LIB_LINT_068) PG_PIN direction is changed to "input", which is compatible with the defined PG_TYPE. (occurrence:1). In line 51, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
6: Warn: Warning: (LIB_LINT_121) Data pin of cell has antenna_diode_related_power_pins attribute or antenna_diode_related_ground_pins attribute, but also has related_power_pin or related_ground_pin (occurrence:6). In line 52, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
