// Seed: 266825028
module module_0 #(
    parameter id_10 = 32'd70,
    parameter id_11 = 32'd96,
    parameter id_14 = 32'd81,
    parameter id_2  = 32'd5
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output _id_2;
  input id_1;
  assign id_8 = -(1'b0);
  logic _id_10;
  logic _id_11;
  logic id_12 (
      id_10[1],
      1,
      1
  );
  assign id_5 = (id_10);
  assign id_5 = id_1;
  assign id_2 = 1;
  logic id_13;
  always @(id_4 or posedge id_3) begin
    if (1)
      if (1'b0) begin
        if (id_3) id_2 <= 1;
        else if (1'b0)
          if ((id_6)) begin
            id_5 <= id_10;
            id_10["" : id_10] = id_8[1 : id_11];
          end else if (id_10) id_3 = 1;
          else if (1) id_9 <= 1;
          else id_4 <= 1;
      end
  end
  logic _id_14;
  logic id_15 = (1);
  logic id_16;
  assign id_3 = id_9;
  logic id_17;
  logic id_18;
  logic id_19 (
      id_3,
      1,
      id_5
  );
  integer id_20 (
      .id_0 (id_19 - 1),
      .id_1 (1),
      .id_2 (id_1),
      .id_3 (id_16[1'b0]),
      .id_4 (1),
      .id_5 (""),
      .id_6 (id_3[id_2 : 1] & id_16),
      .id_7 (id_5 & 1),
      .id_8 (id_10),
      .id_9 (id_7[1 : id_14]),
      .id_10(1'b0),
      .id_11(id_9),
      .id_12(id_4)
  );
  assign id_7 = -id_18;
  logic id_21 = 1 & 1 - 1;
  logic id_22;
endmodule
