// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2055[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<254>;
	.reg .b16 	%rs<297>;
	.reg .b32 	%r<2594>;
	.reg .f32 	%f<929>;
	.reg .b64 	%rd<162>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r156, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd46, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r157, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r157, 67839;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	ld.param.u64 	%rd63, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r158, %r4, 9;
	or.b32  	%r159, %r3, %r1;
	or.b32  	%r160, %r159, %r158;
	mul.wide.u32 	%rd69, %r160, 4;
	add.s64 	%rd4, %rd63, %rd69;
	mov.u32 	%r161, 1;
	st.global.u32 	[%rd4], %r161;
	ld.global.u32 	%r5, [%rd47];
	setp.lt.s32 	%p2, %r5, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L204
	ld.param.u64 	%rd51, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd51];
	setp.lt.s32 	%p3, %r6, %r5;
	setp.gt.s32 	%p4, %r6, 16384;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L214
	ld.param.u64 	%rd55, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd55];
	sub.s32 	%r162, %r6, %r5;
	and.b32  	%r163, %r162, 255;
	setp.ne.s32 	%p6, %r163, 0;
	setp.lt.s32 	%p7, %r7, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L220
	ld.param.u64 	%rd59, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd59];
	setp.lt.s32 	%p9, %r8, %r7;
	setp.gt.s32 	%p10, %r8, 512;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L230
	sub.s32 	%r164, %r8, %r7;
	add.s32 	%r165, %r164, 3;
	and.b32  	%r166, %r165, 7;
	setp.eq.s32 	%p12, %r166, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass158
	bfe.u32 	%r111, %r1, 1, 1;
	and.b32  	%r112, %r1, 1;
	bfe.u32 	%r113, %r1, 2, 1;
	shl.b32 	%r175, %r113, 1;
	shl.b32 	%r176, %r112, 2;
	shl.b32 	%r177, %r111, 3;
	or.b32  	%r178, %r176, %r177;
	or.b32  	%r179, %r175, %r178;
	shr.u32 	%r114, %r1, 4;
	or.b32  	%r115, %r114, %r179;
	or.b32  	%r116, %r115, 16;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f42FE0000;
	div.approx.f32 	%f160, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r115;
	sub.f32 	%f187, %f186, %f160;
	mov.f32 	%f216, 0f42000000;
	div.approx.f32 	%f162, %f187, %f216;
	setp.ne.f32 	%p18, %f162, 0f00000000;
	mov.f32 	%f896, 0f3F800000;
	mov.f32 	%f889, %f896;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L549
	sin.approx.f32 	%f217, %f162;
	div.approx.f32 	%f889, %f217, %f162;
$L__BB0_10:                             // %L552
	cvt.rn.f32.s32 	%f220, %r116;
	sub.f32 	%f221, %f220, %f160;
	div.approx.f32 	%f5, %f221, %f216;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f890, %f896;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L569
	sin.approx.f32 	%f251, %f5;
	div.approx.f32 	%f890, %f251, %f5;
$L__BB0_12:                             // %L572
	or.b32  	%r197, %r115, 32;
	or.b32  	%r10, %r115, 48;
	cvt.rn.f32.s32 	%f255, %r197;
	sub.f32 	%f256, %f255, %f160;
	div.approx.f32 	%f9, %f256, %f216;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f891, %f896;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L651
	sin.approx.f32 	%f286, %f9;
	div.approx.f32 	%f891, %f286, %f9;
$L__BB0_14:                             // %L654
	cvt.rn.f32.s32 	%f289, %r10;
	sub.f32 	%f290, %f289, %f160;
	div.approx.f32 	%f14, %f290, %f216;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f892, %f896;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L671
	sin.approx.f32 	%f320, %f14;
	div.approx.f32 	%f892, %f320, %f14;
$L__BB0_16:                             // %L674
	or.b32  	%r215, %r115, 64;
	or.b32  	%r12, %r115, 80;
	cvt.rn.f32.s32 	%f324, %r215;
	sub.f32 	%f325, %f324, %f160;
	div.approx.f32 	%f18, %f325, %f216;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f893, %f896;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L753
	sin.approx.f32 	%f355, %f18;
	div.approx.f32 	%f893, %f355, %f18;
$L__BB0_18:                             // %L756
	cvt.rn.f32.s32 	%f358, %r12;
	sub.f32 	%f359, %f358, %f160;
	div.approx.f32 	%f23, %f359, %f216;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f894, %f896;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L773
	sin.approx.f32 	%f389, %f23;
	div.approx.f32 	%f894, %f389, %f23;
$L__BB0_20:                             // %L776
	or.b32  	%r233, %r115, 96;
	or.b32  	%r14, %r115, 112;
	cvt.rn.f32.s32 	%f393, %r233;
	sub.f32 	%f394, %f393, %f160;
	div.approx.f32 	%f27, %f394, %f216;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f895, %f896;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L855
	sin.approx.f32 	%f424, %f27;
	div.approx.f32 	%f895, %f424, %f27;
$L__BB0_22:                             // %L858
	cvt.rn.f32.s32 	%f427, %r14;
	sub.f32 	%f428, %f427, %f160;
	div.approx.f32 	%f32, %f428, %f216;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L875
	sin.approx.f32 	%f458, %f32;
	div.approx.f32 	%f896, %f458, %f32;
$L__BB0_24:                             // %L878
	mul.lo.s32 	%r16, %r115, 31;
	cvt.rn.f32.s32 	%f461, %r16;
	div.approx.f32 	%f35, %f461, %f216;
	abs.f32 	%f899, %f35;
	setp.lt.f32 	%p61, %f899, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f899, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r18, %f899;
	and.b32  	%r251, %r18, 8388607;
	or.b32  	%r2563, %r251, 1065353216;
	mov.b32 	%f898, %r2563;
	add.s32 	%r252, %r18, -1073741824;
	and.b32  	%r2564, %r252, -8388608;
	setp.eq.s32 	%p68, %r2564, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r253, %r2564, 192937984;
	add.s32 	%r254, %r2563, %r253;
	mov.b32 	%f473, %r254;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f898, %f473, %f479;
	sub.s32 	%r2564, %r2564, %r253;
	mov.b32 	%r2563, %f898;
	setp.ne.s32 	%p69, %r2564, 0;
	setp.ne.s32 	%p70, %r2563, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r18, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f898, 0f34000000;
	mul.f32 	%f899, %f480, %f481;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f899, %f184;
	cvt.rzi.f32.f32 	%f897, %f464;
	fma.rn.f32 	%f38, %f897, 0fC0000000, %f899;
	mov.b32 	%r17, %f38;
	setp.lt.u32 	%p63, %r17, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r17, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f469, %f897, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f897, %f470, %f469, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f897, %f897, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f897, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f897, %f468, %f465, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f899, %f897, 0fC0000000, %f899;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f899;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r255, %f35;
	and.b32  	%r256, %r255, -2147483648;
	mov.b32 	%r257, %f899;
	or.b32  	%r258, %r256, %r257;
	mov.b32 	%f899, %r258;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r267, %r16, 496;
	cvt.rn.f32.s32 	%f513, %r267;
	div.approx.f32 	%f54, %f513, %f216;
	abs.f32 	%f903, %f54;
	setp.lt.f32 	%p81, %f903, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f903, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r26, %f903;
	and.b32  	%r268, %r26, 8388607;
	or.b32  	%r2565, %r268, 1065353216;
	mov.b32 	%f902, %r2565;
	add.s32 	%r269, %r26, -1073741824;
	and.b32  	%r2566, %r269, -8388608;
	setp.eq.s32 	%p88, %r2566, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i623.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i623
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r270, %r2566, 192937984;
	add.s32 	%r271, %r2565, %r270;
	mov.b32 	%f525, %r271;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f902, %f525, %f531;
	sub.s32 	%r2566, %r2566, %r270;
	mov.b32 	%r2565, %f902;
	setp.ne.s32 	%p89, %r2566, 0;
	setp.ne.s32 	%p90, %r2565, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i625
	setp.gt.u32 	%p92, %r26, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f902, 0f34000000;
	mul.f32 	%f903, %f532, %f533;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i602
	div.approx.f32 	%f516, %f903, %f184;
	cvt.rzi.f32.f32 	%f901, %f516;
	fma.rn.f32 	%f57, %f901, 0fC0000000, %f903;
	mov.b32 	%r25, %f57;
	setp.lt.u32 	%p83, %r25, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r25, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f521, %f901, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f901, %f522, %f521, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f901, %f901, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i606
	add.f32 	%f517, %f901, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f901, %f520, %f517, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i609
	fma.rn.f32 	%f903, %f901, 0fC0000000, %f903;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i628
	shr.u32 	%r110, %r1, 1;
	abs.f32 	%f534, %f903;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r272, %f54;
	and.b32  	%r273, %r272, -2147483648;
	mov.b32 	%r274, %f903;
	or.b32  	%r275, %r273, %r274;
	mov.b32 	%f903, %r275;
$L__BB0_52:                             // %__nv_fmodf.exit629
	shr.u32 	%r35, %r1, 3;
	and.b32  	%r290, %r35, 2;
	or.b32  	%r36, %r113, %r290;
	and.b32  	%r291, %r110, 4;
	or.b32  	%r37, %r36, %r291;
	and.b32  	%r292, %r1, 3;
	mul.lo.s32 	%r293, %r292, %r37;
	shl.b32 	%r294, %r293, 1;
	neg.s32 	%r295, %r294;
	cvt.rn.f32.s32 	%f567, %r295;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f71, %f567, %f568;
	abs.f32 	%f907, %f71;
	setp.lt.f32 	%p101, %f907, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f907, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r39, %f907;
	and.b32  	%r296, %r39, 8388607;
	or.b32  	%r2567, %r296, 1065353216;
	mov.b32 	%f906, %r2567;
	add.s32 	%r297, %r39, -1073741824;
	and.b32  	%r2568, %r297, -8388608;
	setp.eq.s32 	%p108, %r2568, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i654.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i654
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r298, %r2568, 192937984;
	add.s32 	%r299, %r2567, %r298;
	mov.b32 	%f579, %r299;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f906, %f579, %f585;
	sub.s32 	%r2568, %r2568, %r298;
	mov.b32 	%r2567, %f906;
	setp.ne.s32 	%p109, %r2568, 0;
	setp.ne.s32 	%p110, %r2567, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i656
	setp.gt.u32 	%p112, %r39, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f906, 0f34000000;
	mul.f32 	%f907, %f586, %f587;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i633
	div.approx.f32 	%f570, %f907, %f184;
	cvt.rzi.f32.f32 	%f905, %f570;
	fma.rn.f32 	%f74, %f905, 0fC0000000, %f907;
	mov.b32 	%r38, %f74;
	setp.lt.u32 	%p103, %r38, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r38, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f575, %f905, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f905, %f576, %f575, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f905, %f905, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i637
	add.f32 	%f571, %f905, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f905, %f574, %f571, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i640
	fma.rn.f32 	%f907, %f905, 0fC0000000, %f907;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i659
	shl.b32 	%r105, %r1, 1;
	abs.f32 	%f588, %f907;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r300, %f71;
	and.b32  	%r301, %r300, -2147483648;
	mov.b32 	%r302, %f907;
	or.b32  	%r303, %r301, %r302;
	mov.b32 	%f907, %r303;
$L__BB0_66:                             // %__nv_fmodf.exit660
	and.b32  	%r312, %r105, 6;
	mov.u32 	%r313, -8;
	sub.s32 	%r314, %r313, %r312;
	mul.lo.s32 	%r315, %r37, %r314;
	cvt.rn.f32.s32 	%f619, %r315;
	div.approx.f32 	%f90, %f619, %f568;
	abs.f32 	%f911, %f90;
	setp.lt.f32 	%p121, %f911, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f911, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r47, %f911;
	and.b32  	%r316, %r47, 8388607;
	or.b32  	%r2569, %r316, 1065353216;
	mov.b32 	%f910, %r2569;
	add.s32 	%r317, %r47, -1073741824;
	and.b32  	%r2570, %r317, -8388608;
	setp.eq.s32 	%p128, %r2570, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i685.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i685
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r318, %r2570, 192937984;
	add.s32 	%r319, %r2569, %r318;
	mov.b32 	%f631, %r319;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f910, %f631, %f637;
	sub.s32 	%r2570, %r2570, %r318;
	mov.b32 	%r2569, %f910;
	setp.ne.s32 	%p129, %r2570, 0;
	setp.ne.s32 	%p130, %r2569, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i687
	setp.gt.u32 	%p132, %r47, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f910, 0f34000000;
	mul.f32 	%f911, %f638, %f639;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i664
	div.approx.f32 	%f622, %f911, %f184;
	cvt.rzi.f32.f32 	%f909, %f622;
	fma.rn.f32 	%f93, %f909, 0fC0000000, %f911;
	mov.b32 	%r46, %f93;
	setp.lt.u32 	%p123, %r46, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r46, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f627, %f909, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f909, %f628, %f627, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f909, %f909, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i668
	add.f32 	%f623, %f909, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f909, %f626, %f623, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i671
	fma.rn.f32 	%f911, %f909, 0fC0000000, %f911;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i690
	abs.f32 	%f640, %f911;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r320, %f90;
	and.b32  	%r321, %r320, -2147483648;
	mov.b32 	%r322, %f911;
	or.b32  	%r323, %r321, %r322;
	mov.b32 	%f911, %r323;
$L__BB0_80:                             // %__nv_fmodf.exit691
	shl.b32 	%r344, %r111, 1;
	neg.s32 	%r58, %r344;
	mul.lo.s32 	%r59, %r58, %r37;
	cvt.rn.f32.s32 	%f673, %r59;
	div.approx.f32 	%f107, %f673, %f216;
	abs.f32 	%f915, %f107;
	setp.lt.f32 	%p141, %f915, 0f40000000;
	@%p141 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f915, 0f4B800000;
	@%p142 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r61, %f915;
	and.b32  	%r345, %r61, 8388607;
	or.b32  	%r2571, %r345, 1065353216;
	mov.b32 	%f914, %r2571;
	add.s32 	%r346, %r61, -1073741824;
	and.b32  	%r2572, %r346, -8388608;
	setp.eq.s32 	%p148, %r2572, 0;
	@%p148 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i716.preheader
	mov.f32 	%f684, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f683,%f684;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i716
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r347, %r2572, 192937984;
	add.s32 	%r348, %r2571, %r347;
	mov.b32 	%f685, %r348;
	mul.f32 	%f686, %f683, %f685;
	sub.f32 	%f687, %f685, %f686;
	fma.rn.f32 	%f688, %f687, %f683, %f686;
	sub.f32 	%f689, %f685, %f688;
	fma.rz.f32 	%f690, %f689, %f683, %f688;
	cvt.rzi.f32.f32 	%f691, %f690;
	sub.f32 	%f914, %f685, %f691;
	sub.s32 	%r2572, %r2572, %r347;
	mov.b32 	%r2571, %f914;
	setp.ne.s32 	%p149, %r2572, 0;
	setp.ne.s32 	%p150, %r2571, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i718
	setp.gt.u32 	%p152, %r61, 2139095039;
	selp.f32 	%f692, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f693, %f914, 0f34000000;
	mul.f32 	%f915, %f692, %f693;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i695
	div.approx.f32 	%f676, %f915, %f184;
	cvt.rzi.f32.f32 	%f913, %f676;
	fma.rn.f32 	%f110, %f913, 0fC0000000, %f915;
	mov.b32 	%r60, %f110;
	setp.lt.u32 	%p143, %r60, 1073741824;
	@%p143 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r60, -2147483647;
	@%p144 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f681, %f913, 0fBF800000;
	setp.lt.f32 	%p147, %f110, 0fC0000000;
	add.f32 	%f682, %f681, 0fBF800000;
	selp.f32 	%f913, %f682, %f681, %p147;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f913, %f913, 0f3F800000;
	setp.ltu.f32 	%p145, %f110, 0f40800000;
	@%p145 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i699
	add.f32 	%f677, %f913, 0f3F800000;
	fma.rn.f32 	%f679, %f184, 0fC0400000, %f110;
	setp.ge.f32 	%p146, %f679, 0f00000000;
	add.f32 	%f680, %f677, 0f3F800000;
	selp.f32 	%f913, %f680, %f677, %p146;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i702
	fma.rn.f32 	%f915, %f913, 0fC0000000, %f915;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i721
	abs.f32 	%f694, %f915;
	setp.gtu.f32 	%p153, %f694, 0f7F800000;
	@%p153 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r349, %f107;
	and.b32  	%r350, %r349, -2147483648;
	mov.b32 	%r351, %f915;
	or.b32  	%r352, %r350, %r351;
	mov.b32 	%f915, %r352;
$L__BB0_94:                             // %__nv_fmodf.exit722
	shl.b32 	%r361, %r37, 2;
	sub.s32 	%r362, %r59, %r361;
	cvt.rn.f32.s32 	%f725, %r362;
	div.approx.f32 	%f126, %f725, %f216;
	abs.f32 	%f919, %f126;
	setp.lt.f32 	%p161, %f919, 0f40000000;
	@%p161 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f919, 0f4B800000;
	@%p162 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r69, %f919;
	and.b32  	%r363, %r69, 8388607;
	or.b32  	%r2573, %r363, 1065353216;
	mov.b32 	%f918, %r2573;
	add.s32 	%r364, %r69, -1073741824;
	and.b32  	%r2574, %r364, -8388608;
	setp.eq.s32 	%p168, %r2574, 0;
	@%p168 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i747.preheader
	mov.f32 	%f736, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f735,%f736;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i747
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r365, %r2574, 192937984;
	add.s32 	%r366, %r2573, %r365;
	mov.b32 	%f737, %r366;
	mul.f32 	%f738, %f735, %f737;
	sub.f32 	%f739, %f737, %f738;
	fma.rn.f32 	%f740, %f739, %f735, %f738;
	sub.f32 	%f741, %f737, %f740;
	fma.rz.f32 	%f742, %f741, %f735, %f740;
	cvt.rzi.f32.f32 	%f743, %f742;
	sub.f32 	%f918, %f737, %f743;
	sub.s32 	%r2574, %r2574, %r365;
	mov.b32 	%r2573, %f918;
	setp.ne.s32 	%p169, %r2574, 0;
	setp.ne.s32 	%p170, %r2573, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i749
	setp.gt.u32 	%p172, %r69, 2139095039;
	selp.f32 	%f744, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f745, %f918, 0f34000000;
	mul.f32 	%f919, %f744, %f745;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i726
	div.approx.f32 	%f728, %f919, %f184;
	cvt.rzi.f32.f32 	%f917, %f728;
	fma.rn.f32 	%f129, %f917, 0fC0000000, %f919;
	mov.b32 	%r68, %f129;
	setp.lt.u32 	%p163, %r68, 1073741824;
	@%p163 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r68, -2147483647;
	@%p164 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f733, %f917, 0fBF800000;
	setp.lt.f32 	%p167, %f129, 0fC0000000;
	add.f32 	%f734, %f733, 0fBF800000;
	selp.f32 	%f917, %f734, %f733, %p167;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f917, %f917, 0f3F800000;
	setp.ltu.f32 	%p165, %f129, 0f40800000;
	@%p165 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i730
	add.f32 	%f729, %f917, 0f3F800000;
	fma.rn.f32 	%f731, %f184, 0fC0400000, %f129;
	setp.ge.f32 	%p166, %f731, 0f00000000;
	add.f32 	%f732, %f729, 0f3F800000;
	selp.f32 	%f917, %f732, %f729, %p166;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i733
	fma.rn.f32 	%f919, %f917, 0fC0000000, %f919;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i752
	abs.f32 	%f746, %f919;
	setp.gtu.f32 	%p173, %f746, 0f7F800000;
	@%p173 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r367, %f126;
	and.b32  	%r368, %r367, -2147483648;
	mov.b32 	%r369, %f919;
	or.b32  	%r370, %r368, %r369;
	mov.b32 	%f919, %r370;
$L__BB0_108:                            // %__nv_fmodf.exit753
	mul.lo.s32 	%r79, %r58, %r36;
	cvt.rn.f32.s32 	%f779, %r79;
	mov.f32 	%f780, 0f40800000;
	div.approx.f32 	%f143, %f779, %f780;
	abs.f32 	%f927, %f143;
	setp.lt.f32 	%p181, %f927, 0f40000000;
	@%p181 bra 	$L__BB0_141;
// %bb.109:
	setp.gtu.f32 	%p182, %f927, 0f4B800000;
	@%p182 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_110;
$L__BB0_137:
	mov.b32 	%r118, %f927;
	and.b32  	%r385, %r118, 8388607;
	or.b32  	%r2584, %r385, 1065353216;
	mov.b32 	%f926, %r2584;
	add.s32 	%r386, %r118, -1073741824;
	and.b32  	%r2585, %r386, -8388608;
	setp.eq.s32 	%p188, %r2585, 0;
	@%p188 bra 	$L__BB0_140;
// %bb.138:                             // %__nv_fmaf_rn.exit4.i.i.i809.preheader
	mov.f32 	%f790, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f789,%f790;
	// end inline asm
$L__BB0_139:                            // %__nv_fmaf_rn.exit4.i.i.i809
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r387, %r2585, 192937984;
	add.s32 	%r388, %r2584, %r387;
	mov.b32 	%f791, %r388;
	mul.f32 	%f792, %f789, %f791;
	sub.f32 	%f793, %f791, %f792;
	fma.rn.f32 	%f794, %f793, %f789, %f792;
	sub.f32 	%f795, %f791, %f794;
	fma.rz.f32 	%f796, %f795, %f789, %f794;
	cvt.rzi.f32.f32 	%f797, %f796;
	sub.f32 	%f926, %f791, %f797;
	sub.s32 	%r2585, %r2585, %r387;
	mov.b32 	%r2584, %f926;
	setp.ne.s32 	%p189, %r2585, 0;
	setp.ne.s32 	%p190, %r2584, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	$L__BB0_139;
$L__BB0_140:                            // %__internal_fmodf_slowpath_mod.exit.i.i811
	setp.gt.u32 	%p192, %r118, 2139095039;
	selp.f32 	%f798, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f799, %f926, 0f34000000;
	mul.f32 	%f927, %f798, %f799;
	bra.uni 	$L__BB0_141;
$L__BB0_110:                            // %__nv_fast_fdividef.exit.i.i.i788
	div.approx.f32 	%f782, %f927, %f184;
	cvt.rzi.f32.f32 	%f925, %f782;
	fma.rn.f32 	%f164, %f925, 0fC0000000, %f927;
	mov.b32 	%r117, %f164;
	setp.lt.u32 	%p183, %r117, 1073741824;
	@%p183 bra 	$L__BB0_136;
// %bb.111:
	setp.lt.u32 	%p184, %r117, -2147483647;
	@%p184 bra 	$L__BB0_134;
// %bb.112:
	add.f32 	%f787, %f925, 0fBF800000;
	setp.lt.f32 	%p187, %f164, 0fC0000000;
	add.f32 	%f788, %f787, 0fBF800000;
	selp.f32 	%f925, %f788, %f787, %p187;
	bra.uni 	$L__BB0_136;
$L__BB0_134:
	add.f32 	%f925, %f925, 0f3F800000;
	setp.ltu.f32 	%p185, %f164, 0f40800000;
	@%p185 bra 	$L__BB0_136;
// %bb.135:                             // %__nv_fmaf_rn.exit.i.i.i792
	add.f32 	%f783, %f925, 0f3F800000;
	fma.rn.f32 	%f785, %f184, 0fC0400000, %f164;
	setp.ge.f32 	%p186, %f785, 0f00000000;
	add.f32 	%f786, %f783, 0f3F800000;
	selp.f32 	%f925, %f786, %f783, %p186;
$L__BB0_136:                            // %__internal_fmodf_fastpath_quot.exit.i.i795
	fma.rn.f32 	%f927, %f925, 0fC0000000, %f927;
$L__BB0_141:                            // %__internal_fmodf_kernel.exit.i814
	abs.f32 	%f800, %f927;
	setp.gtu.f32 	%p193, %f800, 0f7F800000;
	@%p193 bra 	$L__BB0_143;
// %bb.142:
	mov.b32 	%r389, %f143;
	and.b32  	%r390, %r389, -2147483648;
	mov.b32 	%r391, %f927;
	or.b32  	%r392, %r390, %r391;
	mov.b32 	%f927, %r392;
$L__BB0_143:                            // %__nv_fmodf.exit815
	shl.b32 	%r401, %r36, 2;
	sub.s32 	%r402, %r79, %r401;
	cvt.rn.f32.s32 	%f833, %r402;
	div.approx.f32 	%f181, %f833, %f780;
	abs.f32 	%f923, %f181;
	setp.lt.f32 	%p202, %f923, 0f40000000;
	@%p202 bra 	$L__BB0_124;
// %bb.113:
	setp.gtu.f32 	%p203, %f923, 0f4B800000;
	@%p203 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_114;
$L__BB0_120:
	mov.b32 	%r81, %f923;
	and.b32  	%r403, %r81, 8388607;
	or.b32  	%r2575, %r403, 1065353216;
	mov.b32 	%f922, %r2575;
	add.s32 	%r404, %r81, -1073741824;
	and.b32  	%r2576, %r404, -8388608;
	setp.eq.s32 	%p209, %r2576, 0;
	@%p209 bra 	$L__BB0_123;
// %bb.121:                             // %__nv_fmaf_rn.exit4.i.i.i778.preheader
	mov.f32 	%f844, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f843,%f844;
	// end inline asm
$L__BB0_122:                            // %__nv_fmaf_rn.exit4.i.i.i778
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r405, %r2576, 192937984;
	add.s32 	%r406, %r2575, %r405;
	mov.b32 	%f845, %r406;
	mul.f32 	%f846, %f843, %f845;
	sub.f32 	%f847, %f845, %f846;
	fma.rn.f32 	%f848, %f847, %f843, %f846;
	sub.f32 	%f849, %f845, %f848;
	fma.rz.f32 	%f850, %f849, %f843, %f848;
	cvt.rzi.f32.f32 	%f851, %f850;
	sub.f32 	%f922, %f845, %f851;
	sub.s32 	%r2576, %r2576, %r405;
	mov.b32 	%r2575, %f922;
	setp.ne.s32 	%p210, %r2576, 0;
	setp.ne.s32 	%p211, %r2575, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	$L__BB0_122;
$L__BB0_123:                            // %__internal_fmodf_slowpath_mod.exit.i.i780
	setp.gt.u32 	%p213, %r81, 2139095039;
	selp.f32 	%f852, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f853, %f922, 0f34000000;
	mul.f32 	%f923, %f852, %f853;
	bra.uni 	$L__BB0_124;
$L__BB0_114:                            // %__nv_fast_fdividef.exit.i.i.i757
	div.approx.f32 	%f836, %f923, %f184;
	cvt.rzi.f32.f32 	%f921, %f836;
	fma.rn.f32 	%f146, %f921, 0fC0000000, %f923;
	mov.b32 	%r80, %f146;
	setp.lt.u32 	%p204, %r80, 1073741824;
	@%p204 bra 	$L__BB0_119;
// %bb.115:
	setp.lt.u32 	%p205, %r80, -2147483647;
	@%p205 bra 	$L__BB0_117;
// %bb.116:
	add.f32 	%f841, %f921, 0fBF800000;
	setp.lt.f32 	%p208, %f146, 0fC0000000;
	add.f32 	%f842, %f841, 0fBF800000;
	selp.f32 	%f921, %f842, %f841, %p208;
	bra.uni 	$L__BB0_119;
$L__BB0_117:
	add.f32 	%f921, %f921, 0f3F800000;
	setp.ltu.f32 	%p206, %f146, 0f40800000;
	@%p206 bra 	$L__BB0_119;
// %bb.118:                             // %__nv_fmaf_rn.exit.i.i.i761
	add.f32 	%f837, %f921, 0f3F800000;
	fma.rn.f32 	%f839, %f184, 0fC0400000, %f146;
	setp.ge.f32 	%p207, %f839, 0f00000000;
	add.f32 	%f840, %f837, 0f3F800000;
	selp.f32 	%f921, %f840, %f837, %p207;
$L__BB0_119:                            // %__internal_fmodf_fastpath_quot.exit.i.i764
	fma.rn.f32 	%f923, %f921, 0fC0000000, %f923;
$L__BB0_124:                            // %__internal_fmodf_kernel.exit.i783
	abs.f32 	%f854, %f923;
	setp.gtu.f32 	%p214, %f854, 0f7F800000;
	@%p214 bra 	$L__BB0_126;
// %bb.125:
	mov.b32 	%r407, %f181;
	and.b32  	%r408, %r407, -2147483648;
	mov.b32 	%r409, %f923;
	or.b32  	%r410, %r408, %r409;
	mov.b32 	%f923, %r410;
$L__BB0_126:                            // %__nv_fmodf.exit784
	setp.le.s32 	%p222, %r6, %r5;
	mov.u32 	%r2561, 0;
	@%p222 bra 	$L__BB0_133;
// %bb.127:                             // %L1595.lr.ph
	mov.f32 	%f188, 0f43010000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f907, %f907;
	add.f32 	%f641, %f911, %f911;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f899, %f899;
	add.f32 	%f535, %f903, %f903;
	mov.b32 	%r304, %f589;
	mov.b32 	%r336, %f641;
	add.f32 	%f695, %f915, %f915;
	add.f32 	%f747, %f919, %f919;
	mov.b32 	%r180, %f193;
	mov.b32 	%r187, %f227;
	mov.b32 	%r198, %f262;
	mov.b32 	%r205, %f296;
	mov.b32 	%r216, %f331;
	mov.b32 	%r223, %f365;
	mov.b32 	%r234, %f400;
	mov.b32 	%r241, %f434;
	mov.b32 	%r259, %f483;
	mov.b32 	%r282, %f535;
	and.b32  	%r305, %r304, -2147483648;
	and.b32  	%r337, %r336, -2147483648;
	mov.b32 	%r353, %f695;
	mov.b32 	%r377, %f747;
	add.f32 	%f801, %f927, %f927;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r188, %r187, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	and.b32  	%r206, %r205, -2147483648;
	and.b32  	%r217, %r216, -2147483648;
	and.b32  	%r224, %r223, -2147483648;
	and.b32  	%r235, %r234, -2147483648;
	and.b32  	%r242, %r241, -2147483648;
	and.b32  	%r260, %r259, -2147483648;
	and.b32  	%r283, %r282, -2147483648;
	or.b32  	%r306, %r305, 1056964608;
	or.b32  	%r338, %r337, 1056964608;
	and.b32  	%r354, %r353, -2147483648;
	and.b32  	%r378, %r377, -2147483648;
	mov.b32 	%r393, %f801;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r189, %r188, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	or.b32  	%r207, %r206, 1056964608;
	or.b32  	%r218, %r217, 1056964608;
	or.b32  	%r225, %r224, 1056964608;
	or.b32  	%r236, %r235, 1056964608;
	or.b32  	%r243, %r242, 1056964608;
	or.b32  	%r261, %r260, 1056964608;
	or.b32  	%r284, %r283, 1056964608;
	mov.b32 	%f590, %r306;
	mov.b32 	%f642, %r338;
	or.b32  	%r355, %r354, 1056964608;
	or.b32  	%r379, %r378, 1056964608;
	and.b32  	%r394, %r393, -2147483648;
	mov.b32 	%f194, %r182;
	mov.b32 	%f228, %r189;
	mov.b32 	%f263, %r200;
	mov.b32 	%f297, %r207;
	mov.b32 	%f332, %r218;
	mov.b32 	%f366, %r225;
	mov.b32 	%f401, %r236;
	mov.b32 	%f435, %r243;
	mov.b32 	%f484, %r261;
	mov.b32 	%f536, %r284;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f696, %r355;
	mov.b32 	%f748, %r379;
	or.b32  	%r395, %r394, 1056964608;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f697, %f695, %f696;
	abs.f32 	%f699, %f695;
	add.f32 	%f749, %f747, %f748;
	abs.f32 	%f751, %f747;
	mov.b32 	%f802, %r395;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f698, %f697;
	setp.gt.f32 	%p154, %f699, 0f4B000000;
	cvt.rzi.f32.f32 	%f750, %f749;
	setp.gt.f32 	%p174, %f751, 0f4B000000;
	add.f32 	%f803, %f801, %f802;
	abs.f32 	%f805, %f801;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f700, %f695, %f698, %p154;
	cvt.rzi.f32.f32 	%f701, %f695;
	setp.lt.f32 	%p155, %f699, 0f3F000000;
	selp.f32 	%f752, %f747, %f750, %p174;
	cvt.rzi.f32.f32 	%f753, %f747;
	setp.lt.f32 	%p175, %f751, 0f3F000000;
	cvt.rzi.f32.f32 	%f804, %f803;
	setp.gt.f32 	%p195, %f805, 0f4B000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f907;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f911;
	selp.f32 	%f702, %f701, %f700, %p155;
	selp.f32 	%f754, %f753, %f752, %p175;
	selp.f32 	%f806, %f801, %f804, %p195;
	cvt.rzi.f32.f32 	%f807, %f801;
	setp.lt.f32 	%p196, %f805, 0f3F000000;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f899;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f903;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f703, %f702, 0fBF000000, %f915;
	fma.rn.f32 	%f755, %f754, 0fBF000000, %f919;
	selp.f32 	%f808, %f807, %f806, %p196;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f704, %f703, %f703;
	mul.f32 	%f756, %f755, %f755;
	fma.rn.f32 	%f809, %f808, 0fBF000000, %f927;
	cvt.rzi.s32.f32 	%r183, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r190, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r208, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r219, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r226, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r237, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r244, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r307, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r339, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f705, %f704, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f706, %f704, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f757, %f756, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f758, %f756, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f810, %f809, %f809;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r191, %r190, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r209, %r208, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r220, %r219, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r227, %r226, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r238, %r237, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r245, %r244, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r262, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r285, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r308, %r307, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r340, %r339, 1;
	cvt.rzi.s32.f32 	%r356, %f702;
	fma.rn.f32 	%f707, %f705, %f704, 0fC0A55DF6;
	fma.rn.f32 	%f708, %f706, %f704, 0f4081E0CF;
	fma.rn.f32 	%f709, %f704, %f703, 0f00000000;
	cvt.rzi.s32.f32 	%r380, %f754;
	fma.rn.f32 	%f759, %f757, %f756, 0fC0A55DF6;
	fma.rn.f32 	%f760, %f758, %f756, 0f4081E0CF;
	fma.rn.f32 	%f761, %f756, %f755, 0f00000000;
	fma.rn.f32 	%f811, %f810, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f812, %f810, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r167, %r1, 16;
	and.b32  	%r106, %r105, 8;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r192, %r191, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r203, %r202, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r210, %r209, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r221, %r220, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r228, %r227, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r239, %r238, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r246, %r245, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r263, %r262, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r286, %r285, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r308, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r340, 1;
	fma.rn.f32 	%f710, %f708, %f704, 0fC09DE9E6;
	fma.rn.f32 	%f711, %f707, %f709, 0f00000000;
	and.b32  	%r357, %r356, 1;
	fma.rn.f32 	%f762, %f760, %f756, 0fC09DE9E6;
	fma.rn.f32 	%f763, %f759, %f761, 0f00000000;
	and.b32  	%r381, %r380, 1;
	cvt.rzi.s32.f32 	%r396, %f808;
	fma.rn.f32 	%f813, %f811, %f810, 0fC0A55DF6;
	fma.rn.f32 	%f814, %f812, %f810, 0f4081E0CF;
	fma.rn.f32 	%f815, %f810, %f809, 0f00000000;
	or.b32  	%r168, %r167, %r106;
	shl.b32 	%r169, %r4, 5;
	shl.b32 	%r107, %r1, 2;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r185, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r192, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r203, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r210, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r221, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r228, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r239, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r246, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r263, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r286, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r309, %r307, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r341, %r339, 2;
	fma.rn.f32 	%f712, %f710, %f704, 0f3F800000;
	fma.rn.f32 	%f713, %f703, 0f40490FDB, %f711;
	setp.eq.b32 	%p156, %r357, 1;
	fma.rn.f32 	%f764, %f762, %f756, 0f3F800000;
	fma.rn.f32 	%f765, %f755, 0f40490FDB, %f763;
	setp.eq.b32 	%p176, %r381, 1;
	fma.rn.f32 	%f816, %f814, %f810, 0fC09DE9E6;
	fma.rn.f32 	%f817, %f813, %f815, 0f00000000;
	and.b32  	%r397, %r396, 1;
	or.b32  	%r170, %r168, %r169;
	and.b32  	%r108, %r107, 4;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r186, %r184, 2;
	mov.f32 	%f213, 0f00000000;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r193, %r191, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r204, %r202, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r211, %r209, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r222, %r220, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r229, %r227, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r240, %r238, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r247, %r245, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r264, %r262, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r287, %r285, 2;
	setp.eq.s32 	%p117, %r309, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r310, %r307, 1;
	cvt.rzi.f32.f32 	%f615, %f907;
	setp.eq.s32 	%p137, %r341, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r342, %r339, 1;
	cvt.rzi.f32.f32 	%f667, %f911;
	selp.f32 	%f714, %f712, %f713, %p156;
	and.b32  	%r358, %r356, 2;
	selp.f32 	%f766, %f764, %f765, %p176;
	and.b32  	%r382, %r380, 2;
	fma.rn.f32 	%f818, %f816, %f810, 0f3F800000;
	fma.rn.f32 	%f819, %f809, 0f40490FDB, %f817;
	setp.eq.b32 	%p197, %r397, 1;
	or.b32  	%r171, %r170, %r108;
	and.b32  	%r172, %r1, 2;
	setp.eq.s32 	%p17, %r186, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r193, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r204, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r211, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r222, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r229, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r240, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r247, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r264, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r265, %r262, 1;
	cvt.rzi.f32.f32 	%f509, %f899;
	setp.eq.s32 	%p97, %r287, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r288, %r285, 1;
	cvt.rzi.f32.f32 	%f561, %f903;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r311, %r310, 2;
	setp.eq.f32 	%p119, %f615, %f907;
	mul.f32 	%f616, %f907, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r343, %r342, 2;
	setp.eq.f32 	%p139, %f667, %f911;
	mul.f32 	%f668, %f911, 0f00000000;
	setp.eq.s32 	%p157, %r358, 0;
	neg.f32 	%f716, %f714;
	add.s32 	%r359, %r356, 1;
	cvt.rzi.f32.f32 	%f721, %f915;
	setp.eq.s32 	%p177, %r382, 0;
	neg.f32 	%f768, %f766;
	add.s32 	%r383, %r380, 1;
	cvt.rzi.f32.f32 	%f773, %f919;
	selp.f32 	%f820, %f818, %f819, %p197;
	and.b32  	%r398, %r396, 2;
	or.b32  	%r173, %r171, %r172;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r266, %r265, 2;
	setp.eq.f32 	%p79, %f509, %f899;
	mul.f32 	%f510, %f899, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r289, %r288, 2;
	setp.eq.f32 	%p99, %f561, %f903;
	mul.f32 	%f562, %f903, 0f00000000;
	setp.eq.s32 	%p118, %r311, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f88, %f616, %f611, %p119;
	abs.f32 	%f617, %f907;
	setp.eq.s32 	%p138, %r343, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f911;
	selp.f32 	%f715, %f713, %f712, %p156;
	selp.f32 	%f717, %f714, %f716, %p157;
	and.b32  	%r360, %r359, 2;
	setp.eq.f32 	%p159, %f721, %f915;
	mul.f32 	%f722, %f915, 0f00000000;
	selp.f32 	%f767, %f765, %f764, %p176;
	selp.f32 	%f769, %f766, %f768, %p177;
	and.b32  	%r384, %r383, 2;
	setp.eq.f32 	%p179, %f773, %f919;
	mul.f32 	%f774, %f919, 0f00000000;
	setp.eq.s32 	%p198, %r398, 0;
	neg.f32 	%f822, %f820;
	add.s32 	%r399, %r396, 1;
	cvt.rzi.f32.f32 	%f827, %f927;
	shr.u32 	%r174, %r173, 1;
	mul.f32 	%f161, %f215, %f215;
	mul.f32 	%f4, %f249, %f249;
	mul.f32 	%f8, %f284, %f284;
	mul.f32 	%f13, %f318, %f318;
	mul.f32 	%f17, %f353, %f353;
	mul.f32 	%f22, %f387, %f387;
	mul.f32 	%f26, %f422, %f422;
	mul.f32 	%f31, %f456, %f456;
	setp.eq.s32 	%p78, %r266, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f52, %f510, %f505, %p79;
	abs.f32 	%f511, %f899;
	setp.eq.s32 	%p98, %r289, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f903;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f88, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r360, 0;
	sub.f32 	%f719, %f213, %f715;
	selp.f32 	%f124, %f722, %f717, %p159;
	abs.f32 	%f723, %f915;
	setp.eq.s32 	%p178, %r384, 0;
	sub.f32 	%f771, %f213, %f767;
	selp.f32 	%f775, %f774, %f769, %p179;
	abs.f32 	%f776, %f919;
	selp.f32 	%f821, %f819, %f818, %p197;
	selp.f32 	%f823, %f820, %f822, %p198;
	and.b32  	%r400, %r399, 2;
	setp.eq.f32 	%p200, %f827, %f927;
	mul.f32 	%f828, %f927, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd70, %r174, 4;
	mul.f32 	%f219, %f161, 0f3C8A83B8;
	mul.f32 	%f253, %f4, 0f3C8A83B8;
	mul.f32 	%f288, %f8, 0f3C8A83B8;
	mul.f32 	%f322, %f13, 0f3C8A83B8;
	mul.f32 	%f357, %f17, 0f3C8A83B8;
	mul.f32 	%f391, %f22, 0f3C8A83B8;
	mul.f32 	%f426, %f26, 0f3C8A83B8;
	mul.f32 	%f459, %f31, 0f3C8A83B8;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f52, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f89, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f720, %f715, %f719, %p158;
	setp.gt.f32 	%p160, %f723, 0f4B800000;
	add.f32 	%f724, %f124, 0f3F800000;
	selp.f32 	%f772, %f767, %f771, %p178;
	setp.gt.f32 	%p180, %f776, 0f4B800000;
	add.f32 	%f777, %f775, 0f3F800000;
	and.b32  	%r78, %r35, 1;
	setp.eq.s32 	%p199, %r400, 0;
	sub.f32 	%f825, %f213, %f821;
	selp.f32 	%f829, %f828, %f823, %p200;
	abs.f32 	%f830, %f927;
	add.s64 	%rd71, %rd1, %rd70;
	mul.f32 	%f3, %f219, %f889;
	mul.f32 	%f254, %f253, %f890;
	mul.f32 	%f12, %f288, %f891;
	mul.f32 	%f323, %f322, %f892;
	mul.f32 	%f21, %f357, %f893;
	mul.f32 	%f392, %f391, %f894;
	mul.f32 	%f30, %f426, %f895;
	mul.f32 	%f460, %f459, %f896;
	selp.f32 	%f53, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r326, %f672;
	mov.b32 	%r325, %f89;
	mov.b32 	%r332, %f669;
	mov.b32 	%r331, %f88;
	selp.f32 	%f125, %f724, %f720, %p160;
	selp.f32 	%f778, %f777, %f772, %p180;
	setp.eq.s32 	%p194, %r78, %r112;
	selp.f32 	%f826, %f821, %f825, %p199;
	setp.gt.f32 	%p201, %f830, 0f4B800000;
	add.f32 	%f831, %f829, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r109, [%rd71];
	mov.b32 	%r196, %f254;
	mov.b32 	%r195, %f3;
	mov.b32 	%r214, %f323;
	mov.b32 	%r213, %f12;
	mov.b32 	%r232, %f392;
	mov.b32 	%r231, %f21;
	mov.b32 	%r250, %f460;
	mov.b32 	%r249, %f30;
	mov.b32 	%r278, %f566;
	mov.b32 	%r277, %f53;
	mov.b32 	%r281, %f563;
	mov.b32 	%r280, %f52;
	xor.b32  	%r329, %r332, -2147483648;
	xor.b32  	%r328, %r331, -2147483648;
	mov.b32 	%r373, %f778;
	mov.b32 	%r372, %f125;
	mov.b32 	%r376, %f775;
	mov.b32 	%r375, %f124;
	selp.f32 	%f832, %f831, %f826, %p201;
	selp.f32 	%f178, 0f3F800000, 0f00000000, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r194, %r196, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r212, %r214, %r213;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r230, %r232, %r231;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r248, %r250, %r249;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r276, %r278, %r277;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r279, %r281, %r280;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r324, %r326, %r325;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r327, %r329, %r328;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r330, %r332, %r331;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r326, %r325;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r371, %r373, %r372;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r374, %r376, %r375;
	// end inline asm
	mul.f32 	%f179, %f832, %f178;
	mul.f32 	%f180, %f829, %f178;
	add.f32 	%f855, %f923, %f923;
	mov.b32 	%r423, %f855;
	and.b32  	%r424, %r423, -2147483648;
	or.b32  	%r425, %r424, 1056964608;
	mov.b32 	%f856, %r425;
	add.f32 	%f857, %f855, %f856;
	cvt.rzi.f32.f32 	%f858, %f857;
	abs.f32 	%f859, %f855;
	setp.gt.f32 	%p215, %f859, 0f4B000000;
	selp.f32 	%f860, %f855, %f858, %p215;
	cvt.rzi.f32.f32 	%f861, %f855;
	setp.lt.f32 	%p216, %f859, 0f3F000000;
	selp.f32 	%f862, %f861, %f860, %p216;
	cvt.rzi.s32.f32 	%r426, %f862;
	fma.rn.f32 	%f863, %f862, 0fBF000000, %f923;
	mul.f32 	%f864, %f863, %f863;
	fma.rn.f32 	%f865, %f864, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f866, %f864, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f867, %f865, %f864, 0fC0A55DF6;
	fma.rn.f32 	%f868, %f866, %f864, 0f4081E0CF;
	fma.rn.f32 	%f869, %f864, %f863, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f864, 0fC09DE9E6;
	fma.rn.f32 	%f871, %f867, %f869, 0f00000000;
	fma.rn.f32 	%f872, %f870, %f864, 0f3F800000;
	fma.rn.f32 	%f873, %f863, 0f40490FDB, %f871;
	and.b32  	%r427, %r426, 1;
	setp.eq.b32 	%p217, %r427, 1;
	selp.f32 	%f874, %f872, %f873, %p217;
	selp.f32 	%f875, %f873, %f872, %p217;
	and.b32  	%r428, %r426, 2;
	setp.eq.s32 	%p218, %r428, 0;
	neg.f32 	%f876, %f874;
	selp.f32 	%f877, %f874, %f876, %p218;
	add.s32 	%r429, %r426, 1;
	and.b32  	%r430, %r429, 2;
	setp.eq.s32 	%p219, %r430, 0;
	sub.f32 	%f879, %f213, %f875;
	selp.f32 	%f880, %f875, %f879, %p219;
	cvt.rzi.f32.f32 	%f881, %f923;
	setp.eq.f32 	%p220, %f881, %f923;
	mul.f32 	%f882, %f923, 0f00000000;
	selp.f32 	%f883, %f882, %f877, %p220;
	abs.f32 	%f884, %f923;
	setp.gt.f32 	%p221, %f884, 0f4B800000;
	add.f32 	%f885, %f883, 0f3F800000;
	selp.f32 	%f886, %f885, %f880, %p221;
	mul.f32 	%f887, %f886, %f178;
	mul.f32 	%f888, %f883, %f178;
	mov.b32 	%r413, %f887;
	mov.b32 	%r412, %f179;
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	mov.b32 	%r419, %f888;
	xor.b32  	%r416, %r419, -2147483648;
	mov.b32 	%r418, %f180;
	xor.b32  	%r415, %r418, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r417, %r419, %r418;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r420, %r413, %r412;
	// end inline asm
	shl.b32 	%r432, %r5, 12;
	shl.b32 	%r433, %r4, 10;
	and.b32  	%r434, %r433, 3072;
	and.b32  	%r435, %r2, 7;
	and.b32  	%r436, %r105, 16;
	or.b32  	%r92, %r435, %r436;
	shl.b32 	%r437, %r2, 2;
	and.b32  	%r93, %r437, 32;
	and.b32  	%r94, %r110, 8;
	and.b32  	%r438, %r107, 12;
	and.b32  	%r439, %r107, 16;
	or.b32  	%r440, %r438, %r434;
	or.b32  	%r441, %r440, %r439;
	or.b32  	%r95, %r441, %r432;
	and.b32  	%r96, %r1, 8;
	shl.b32 	%r442, %r1, 4;
	or.b32  	%r443, %r96, %r442;
	shr.u32 	%r444, %r443, 2;
	and.b32  	%r445, %r444, 14;
	or.b32  	%r446, %r445, %r439;
	and.b32  	%r447, %r3, 32;
	shr.u32 	%r448, %r2, 1;
	or.b32  	%r449, %r447, %r448;
	or.b32  	%r450, %r449, %r436;
	or.b32  	%r451, %r450, 8;
	and.b32  	%r452, %r1, 18;
	or.b32  	%r453, %r452, %r106;
	or.b32  	%r454, %r453, %r108;
	shr.u32 	%r455, %r454, 1;
	mul.lo.s32 	%r456, %r455, 65;
	add.s32 	%r457, %r450, %r456;
	add.s32 	%r458, %r451, %r456;
	shl.b32 	%r459, %r2, 1;
	and.b32  	%r460, %r459, 14;
	shl.b32 	%r461, %r7, 17;
	add.s32 	%r462, %r461, -393216;
	and.b32  	%r463, %r437, 28;
	or.b32  	%r464, %r463, %r35;
	shl.b32 	%r465, %r464, 5;
	or.b32  	%r466, %r438, %r433;
	or.b32  	%r467, %r466, %r439;
	or.b32  	%r97, %r467, %r465;
	cvt.s64.s32 	%rd5, %r462;
	setp.gt.u32 	%p223, %r1, 15;
	bfe.u32 	%r468, %r107, 3, 1;
	shr.u32 	%r469, %r2, 3;
	or.b32  	%r470, %r469, 2;
	or.b32  	%r471, %r469, 4;
	or.b32  	%r472, %r469, 6;
	bfe.s32 	%r473, %r2, 1, 1;
	and.b32  	%r474, %r473, 260;
	bfe.s32 	%r475, %r2, 2, 1;
	and.b32  	%r476, %r475, 130;
	and.b32  	%r477, %r2, 1;
	neg.s32 	%r478, %r477;
	and.b32  	%r479, %r478, 520;
	mul.lo.s32 	%r480, %r469, 1057;
	add.s32 	%r481, %r446, %r479;
	add.s32 	%r482, %r481, %r474;
	add.s32 	%r483, %r482, %r476;
	mad.lo.s32 	%r484, %r114, 65, %r483;
	add.s32 	%r485, %r484, %r480;
	mul.wide.u32 	%rd72, %r485, 4;
	mov.u64 	%rd73, shmem;
	add.s64 	%rd6, %rd73, %rd72;
	add.s32 	%r486, %r484, 32;
	add.s32 	%r487, %r486, %r480;
	mul.wide.u32 	%rd74, %r487, 4;
	add.s64 	%rd7, %rd73, %rd74;
	add.s32 	%r488, %r484, 1;
	add.s32 	%r489, %r488, %r480;
	mul.wide.u32 	%rd75, %r489, 4;
	add.s64 	%rd8, %rd73, %rd75;
	add.s32 	%r490, %r484, 33;
	add.s32 	%r491, %r490, %r480;
	mul.wide.u32 	%rd76, %r491, 4;
	add.s64 	%rd9, %rd73, %rd76;
	mul.lo.s32 	%r492, %r470, 1057;
	add.s32 	%r493, %r484, %r492;
	mul.wide.u32 	%rd77, %r493, 4;
	add.s64 	%rd10, %rd73, %rd77;
	add.s32 	%r494, %r486, %r492;
	mul.wide.u32 	%rd78, %r494, 4;
	add.s64 	%rd11, %rd73, %rd78;
	add.s32 	%r495, %r488, %r492;
	mul.wide.u32 	%rd79, %r495, 4;
	add.s64 	%rd12, %rd73, %rd79;
	add.s32 	%r496, %r490, %r492;
	mul.wide.u32 	%rd80, %r496, 4;
	add.s64 	%rd13, %rd73, %rd80;
	mul.lo.s32 	%r497, %r471, 1057;
	add.s32 	%r498, %r484, %r497;
	mul.wide.u32 	%rd81, %r498, 4;
	add.s64 	%rd14, %rd73, %rd81;
	add.s32 	%r499, %r486, %r497;
	mul.wide.u32 	%rd82, %r499, 4;
	add.s64 	%rd15, %rd73, %rd82;
	add.s32 	%r500, %r488, %r497;
	mul.wide.u32 	%rd83, %r500, 4;
	add.s64 	%rd16, %rd73, %rd83;
	add.s32 	%r501, %r490, %r497;
	mul.wide.u32 	%rd84, %r501, 4;
	add.s64 	%rd17, %rd73, %rd84;
	mul.lo.s32 	%r502, %r472, 1057;
	add.s32 	%r503, %r484, %r502;
	mul.wide.u32 	%rd85, %r503, 4;
	add.s64 	%rd18, %rd73, %rd85;
	add.s32 	%r504, %r486, %r502;
	mul.wide.u32 	%rd86, %r504, 4;
	add.s64 	%rd19, %rd73, %rd86;
	add.s32 	%r505, %r488, %r502;
	mul.wide.u32 	%rd87, %r505, 4;
	add.s64 	%rd20, %rd73, %rd87;
	add.s32 	%r506, %r490, %r502;
	mul.wide.u32 	%rd88, %r506, 4;
	add.s64 	%rd21, %rd73, %rd88;
	bfe.s32 	%r507, %r1, 2, 1;
	and.b32  	%r508, %r507, 260;
	setp.eq.s32 	%p224, %r112, 0;
	selp.b32 	%r509, 0, 130, %p224;
	selp.b32 	%r510, 520, 0, %p223;
	mul.lo.s32 	%r511, %r468, 65;
	or.b32  	%r512, %r450, %r510;
	or.b32  	%r513, %r460, %r114;
	mul.lo.s32 	%r514, %r513, 65;
	add.s32 	%r515, %r514, %r439;
	add.s32 	%r516, %r515, %r445;
	add.s32 	%r517, %r516, %r480;
	mul.wide.u32 	%rd89, %r517, 4;
	add.s64 	%rd22, %rd73, %rd89;
	cvt.u64.u32 	%rd90, %r480;
	cvt.u64.u32 	%rd91, %r514;
	cvt.u64.u32 	%rd92, %r446;
	add.s64 	%rd93, %rd92, %rd91;
	add.s64 	%rd94, %rd93, %rd90;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd23, %rd73, %rd95;
	add.s32 	%r518, %r516, %r492;
	mul.wide.u32 	%rd96, %r518, 4;
	add.s64 	%rd24, %rd73, %rd96;
	cvt.u64.u32 	%rd97, %r492;
	add.s64 	%rd98, %rd93, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd25, %rd73, %rd99;
	add.s32 	%r519, %r516, %r497;
	mul.wide.u32 	%rd100, %r519, 4;
	add.s64 	%rd26, %rd73, %rd100;
	cvt.u64.u32 	%rd101, %r497;
	add.s64 	%rd102, %rd93, %rd101;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd27, %rd73, %rd103;
	add.s32 	%r520, %r516, %r502;
	mul.wide.u32 	%rd104, %r520, 4;
	add.s64 	%rd28, %rd73, %rd104;
	cvt.u64.u32 	%rd105, %r502;
	add.s64 	%rd106, %rd93, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd29, %rd73, %rd107;
	mul.wide.u32 	%rd108, %r458, 4;
	add.s64 	%rd30, %rd73, %rd108;
	mul.wide.u32 	%rd109, %r457, 4;
	add.s64 	%rd31, %rd73, %rd109;
	or.b32  	%r521, %r508, %r509;
	or.b32  	%r522, %r521, %r510;
	add.s32 	%r523, %r522, %r451;
	add.s32 	%r524, %r523, %r511;
	mul.wide.u32 	%rd110, %r524, 4;
	add.s64 	%rd32, %rd73, %rd110;
	add.s32 	%r525, %r521, %r512;
	add.s32 	%r526, %r525, %r511;
	mul.wide.u32 	%rd111, %r526, 4;
	add.s64 	%rd33, %rd73, %rd111;
	setp.eq.s32 	%p225, %r96, 0;
	mov.u16 	%rs288, 25600;
	mov.u16 	%rs236, 21504;
	mov.u16 	%rs296, 18432;
	mov.u16 	%rs274, -14592;
	setp.gt.u32 	%p239, %r2, 7;
	mov.u32 	%r2577, %r2561;
	mov.u32 	%r2578, %r2561;
	mov.u32 	%r2579, %r2561;
	mov.u32 	%r2580, %r2561;
	mov.u32 	%r2587, %r2561;
	mov.u32 	%r2588, %r2561;
	mov.u32 	%r104, %r2561;
	bra.uni 	$L__BB0_128;
$L__BB0_132:                            // %pass10014
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r2555, %r2593, %r97;
	or.b32  	%r2556, %r2555, 524288;
	cvt.s64.s32 	%rd132, %r2556;
	add.s64 	%rd133, %rd132, %rd5;
	shr.u64 	%rd134, %rd133, 39;
	add.s64 	%rd135, %rd133, %rd134;
	shr.s64 	%rd136, %rd135, 25;
	setp.lt.s64 	%p245, %rd133, 0;
	and.b64  	%rd137, %rd135, -33554432;
	setp.ne.s64 	%p246, %rd137, %rd133;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd138, 1, 0, %p247;
	sub.s64 	%rd139, %rd138, %rd136;
	shl.b64 	%rd140, %rd139, 25;
	add.s64 	%rd141, %rd140, %rd133;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd143, %rd3, %rd142;
	st.global.v4.u32 	[%rd143], {%r147, %r149, %r148, %r150};
	or.b32  	%r2557, %r2555, 786432;
	cvt.s64.s32 	%rd144, %r2557;
	add.s64 	%rd145, %rd144, %rd5;
	shr.u64 	%rd146, %rd145, 39;
	add.s64 	%rd147, %rd145, %rd146;
	shr.s64 	%rd148, %rd147, 25;
	setp.lt.s64 	%p248, %rd145, 0;
	and.b64  	%rd149, %rd147, -33554432;
	setp.ne.s64 	%p249, %rd149, %rd145;
	and.pred  	%p250, %p248, %p249;
	selp.u64 	%rd150, 1, 0, %p250;
	sub.s64 	%rd151, %rd150, %rd148;
	shl.b64 	%rd152, %rd151, 25;
	add.s64 	%rd153, %rd152, %rd145;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd3, %rd154;
	st.global.v4.u32 	[%rd155], {%r151, %r153, %r152, %r154};
	setp.ne.s32 	%p251, %r104, 7936;
	add.s32 	%r104, %r104, 256;
	add.s32 	%r2558, %r104, %r5;
	setp.gt.s32 	%p252, %r6, %r2558;
	and.pred  	%p253, %p251, %p252;
	@%p253 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_133;
$L__BB0_128:                            // %L1595
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_129 Depth 2
	or.b32  	%r592, %r104, %r92;
	or.b32  	%r593, %r592, %r93;
	or.b32  	%r594, %r593, %r94;
	shl.b32 	%r595, %r594, 12;
	add.s32 	%r596, %r95, %r595;
	shr.s32 	%r597, %r596, 31;
	shr.u32 	%r598, %r597, 7;
	add.s32 	%r599, %r596, %r598;
	shr.s32 	%r600, %r599, 25;
	setp.lt.s32 	%p226, %r596, 0;
	and.b32  	%r601, %r599, -33554432;
	setp.ne.s32 	%p227, %r601, %r596;
	and.pred  	%p228, %p226, %p227;
	selp.u32 	%r602, 1, 0, %p228;
	sub.s32 	%r603, %r602, %r600;
	shl.b32 	%r604, %r603, 25;
	add.s32 	%r605, %r604, %r596;
	mul.wide.s32 	%rd112, %r605, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.v4.u32 	{%r606, %r607, %r608, %r609}, [%rd113];
	or.b32  	%r610, %r595, 262144;
	add.s32 	%r611, %r95, %r610;
	shr.s32 	%r612, %r611, 31;
	shr.u32 	%r613, %r612, 7;
	add.s32 	%r614, %r611, %r613;
	shr.s32 	%r615, %r614, 25;
	setp.lt.s32 	%p229, %r611, 0;
	and.b32  	%r616, %r614, -33554432;
	setp.ne.s32 	%p230, %r616, %r611;
	and.pred  	%p231, %p229, %p230;
	selp.u32 	%r617, 1, 0, %p231;
	sub.s32 	%r618, %r617, %r615;
	shl.b32 	%r619, %r618, 25;
	add.s32 	%r620, %r619, %r611;
	mul.wide.s32 	%rd114, %r620, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.global.v4.u32 	{%r621, %r622, %r623, %r624}, [%rd115];
	or.b32  	%r625, %r595, 524288;
	add.s32 	%r626, %r95, %r625;
	shr.s32 	%r627, %r626, 31;
	shr.u32 	%r628, %r627, 7;
	add.s32 	%r629, %r626, %r628;
	shr.s32 	%r630, %r629, 25;
	setp.lt.s32 	%p232, %r626, 0;
	and.b32  	%r631, %r629, -33554432;
	setp.ne.s32 	%p233, %r631, %r626;
	and.pred  	%p234, %p232, %p233;
	selp.u32 	%r632, 1, 0, %p234;
	sub.s32 	%r633, %r632, %r630;
	shl.b32 	%r634, %r633, 25;
	add.s32 	%r635, %r634, %r626;
	mul.wide.s32 	%rd116, %r635, 4;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.v4.u32 	{%r636, %r637, %r638, %r639}, [%rd117];
	or.b32  	%r640, %r595, 786432;
	add.s32 	%r641, %r95, %r640;
	shr.s32 	%r642, %r641, 31;
	shr.u32 	%r643, %r642, 7;
	add.s32 	%r644, %r641, %r643;
	shr.s32 	%r645, %r644, 25;
	setp.lt.s32 	%p235, %r641, 0;
	and.b32  	%r646, %r644, -33554432;
	setp.ne.s32 	%p236, %r646, %r641;
	and.pred  	%p237, %p235, %p236;
	selp.u32 	%r647, 1, 0, %p237;
	sub.s32 	%r648, %r647, %r645;
	shl.b32 	%r649, %r648, 25;
	add.s32 	%r650, %r649, %r641;
	mul.wide.s32 	%rd118, %r650, 4;
	add.s64 	%rd119, %rd2, %rd118;
	ld.global.v4.u32 	{%r651, %r652, %r653, %r654}, [%rd119];
	selp.b32 	%r655, %r608, %r606, %p225;
	shfl.sync.bfly.b32	%r656, %r655, 8, 31, -1;
	selp.b32 	%r528, %r606, %r656, %p225;
	selp.b32 	%r529, %r656, %r608, %p225;
	selp.b32 	%r657, %r609, %r607, %p225;
	shfl.sync.bfly.b32	%r658, %r657, 8, 31, -1;
	selp.b32 	%r536, %r607, %r658, %p225;
	selp.b32 	%r537, %r658, %r609, %p225;
	selp.b32 	%r659, %r623, %r621, %p225;
	shfl.sync.bfly.b32	%r660, %r659, 8, 31, -1;
	selp.b32 	%r544, %r621, %r660, %p225;
	selp.b32 	%r545, %r660, %r623, %p225;
	selp.b32 	%r661, %r624, %r622, %p225;
	shfl.sync.bfly.b32	%r662, %r661, 8, 31, -1;
	selp.b32 	%r552, %r622, %r662, %p225;
	selp.b32 	%r553, %r662, %r624, %p225;
	selp.b32 	%r663, %r638, %r636, %p225;
	shfl.sync.bfly.b32	%r664, %r663, 8, 31, -1;
	selp.b32 	%r560, %r636, %r664, %p225;
	selp.b32 	%r561, %r664, %r638, %p225;
	selp.b32 	%r665, %r639, %r637, %p225;
	shfl.sync.bfly.b32	%r666, %r665, 8, 31, -1;
	selp.b32 	%r568, %r637, %r666, %p225;
	selp.b32 	%r569, %r666, %r639, %p225;
	selp.b32 	%r667, %r653, %r651, %p225;
	shfl.sync.bfly.b32	%r668, %r667, 8, 31, -1;
	selp.b32 	%r576, %r651, %r668, %p225;
	selp.b32 	%r577, %r668, %r653, %p225;
	selp.b32 	%r669, %r654, %r652, %p225;
	shfl.sync.bfly.b32	%r670, %r669, 8, 31, -1;
	selp.b32 	%r584, %r652, %r670, %p225;
	selp.b32 	%r585, %r670, %r654, %p225;
	mov.u32 	%r586, 21520;
	// begin inline asm
	prmt.b32 %r527, %r528, %r529, %r586;
	// end inline asm
	mov.u32 	%r590, 30258;
	// begin inline asm
	prmt.b32 %r531, %r528, %r529, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r536, %r537, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r539, %r536, %r537, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r543, %r544, %r545, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r547, %r544, %r545, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r551, %r552, %r553, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r555, %r552, %r553, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r559, %r560, %r561, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r563, %r560, %r561, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r567, %r568, %r569, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r571, %r568, %r569, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r575, %r576, %r577, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r579, %r576, %r577, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r583, %r584, %r585, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r587, %r584, %r585, %r590;
	// end inline asm
	st.shared.u32 	[%rd6], %r527;
	st.shared.u32 	[%rd7], %r531;
	st.shared.u32 	[%rd8], %r535;
	st.shared.u32 	[%rd9], %r539;
	st.shared.u32 	[%rd10], %r543;
	st.shared.u32 	[%rd11], %r547;
	st.shared.u32 	[%rd12], %r551;
	st.shared.u32 	[%rd13], %r555;
	st.shared.u32 	[%rd14], %r559;
	st.shared.u32 	[%rd15], %r563;
	st.shared.u32 	[%rd16], %r567;
	st.shared.u32 	[%rd17], %r571;
	st.shared.u32 	[%rd18], %r575;
	st.shared.u32 	[%rd19], %r579;
	st.shared.u32 	[%rd20], %r583;
	st.shared.u32 	[%rd21], %r587;
	bar.sync 	0;
	mov.u32 	%r2586, 256;
	mov.u64 	%rd158, %rd33;
	mov.u64 	%rd159, %rd32;
	mov.u64 	%rd160, %rd31;
	mov.u64 	%rd161, %rd30;
	mov.u32 	%r2589, %r2580;
	mov.u32 	%r2590, %r2579;
	mov.u32 	%r2591, %r2578;
	mov.u32 	%r2592, %r2577;
$L__BB0_129:                            // %pass5727
                                        //   Parent Loop BB0_128 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2578, %r2588;
	mov.u32 	%r2577, %r2587;
	ld.shared.u32 	%r2579, [%rd158];
	ld.shared.u32 	%r2580, [%rd159];
	// begin inline asm
	mov.b32 %r676, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r687, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r675, %r2579, -2004318072;
	mov.u32 	%r674, 983055;
	// begin inline asm
	lop3.b32 %r673, %r674, %r675, %r676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r677, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r678, %r676, %r677;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r681, %r673, %r678;
	// end inline asm
	mov.u32 	%r685, 15728880;
	// begin inline asm
	lop3.b32 %r684, %r685, %r675, %r687, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r688, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r689, %r687, %r688;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r692, %r684, %r689;
	// end inline asm
	shr.u32 	%r697, %r675, 8;
	// begin inline asm
	lop3.b32 %r695, %r674, %r697, %r676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r699, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r700, %r676, %r699;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r703, %r695, %r700;
	// end inline asm
	// begin inline asm
	lop3.b32 %r706, %r685, %r697, %r687, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r710, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r711, %r687, %r710;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r714, %r706, %r711;
	// end inline asm
	// begin inline asm
	mov.b32 %r722, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r733, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r721, %r2580, -2004318072;
	// begin inline asm
	lop3.b32 %r719, %r674, %r721, %r722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r723, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r724, %r722, %r723;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r727, %r719, %r724;
	// end inline asm
	// begin inline asm
	lop3.b32 %r730, %r685, %r721, %r733, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r734, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r735, %r733, %r734;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r738, %r730, %r735;
	// end inline asm
	shr.u32 	%r743, %r721, 8;
	// begin inline asm
	lop3.b32 %r741, %r674, %r743, %r722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r745, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r746, %r722, %r745;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r749, %r741, %r746;
	// end inline asm
	// begin inline asm
	lop3.b32 %r752, %r685, %r743, %r733, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r756, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r757, %r733, %r756;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r760, %r752, %r757;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r763, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r765, %r763, %r681;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r768, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r770, %r768, %r692;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r773, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r775, %r773, %r703;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r778, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r780, %r778, %r714;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r783, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r785, %r783, %r727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r788, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r790, %r788, %r738;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r793, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r795, %r793, %r749;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r798, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r800, %r798, %r760;
	// end inline asm
	// begin inline asm
	mov.b32 %r808, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r819, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r807, %r2592, -2004318072;
	// begin inline asm
	lop3.b32 %r805, %r674, %r807, %r808, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r809, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r810, %r808, %r809;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r813, %r805, %r810;
	// end inline asm
	// begin inline asm
	lop3.b32 %r816, %r685, %r807, %r819, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r820, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r821, %r819, %r820;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r824, %r816, %r821;
	// end inline asm
	shr.u32 	%r829, %r807, 8;
	// begin inline asm
	lop3.b32 %r827, %r674, %r829, %r808, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r831, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r832, %r808, %r831;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r835, %r827, %r832;
	// end inline asm
	// begin inline asm
	lop3.b32 %r838, %r685, %r829, %r819, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r842, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r843, %r819, %r842;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r846, %r838, %r843;
	// end inline asm
	// begin inline asm
	mov.b32 %r854, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r865, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r853, %r2591, -2004318072;
	// begin inline asm
	lop3.b32 %r851, %r674, %r853, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r854, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	// begin inline asm
	lop3.b32 %r862, %r685, %r853, %r865, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r865, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	shr.u32 	%r875, %r853, 8;
	// begin inline asm
	lop3.b32 %r873, %r674, %r875, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r878, %r854, %r877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r881, %r873, %r878;
	// end inline asm
	// begin inline asm
	lop3.b32 %r884, %r685, %r875, %r865, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r888, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r889, %r865, %r888;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r892, %r884, %r889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r895, %r194, %r813, %r765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r899, %r194, %r824, %r770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r903, %r194, %r835, %r775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r907, %r194, %r846, %r780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r911, %r194, %r859, %r785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r915, %r194, %r870, %r790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r919, %r194, %r881, %r795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r923, %r194, %r892, %r800;
	// end inline asm
	// begin inline asm
	mov.b32 %r932, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r943, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r931, %r2590, -2004318072;
	// begin inline asm
	lop3.b32 %r929, %r674, %r931, %r932, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r933, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r934, %r932, %r933;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r937, %r929, %r934;
	// end inline asm
	// begin inline asm
	lop3.b32 %r940, %r685, %r931, %r943, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r944, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r945, %r943, %r944;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r948, %r940, %r945;
	// end inline asm
	shr.u32 	%r953, %r931, 8;
	// begin inline asm
	lop3.b32 %r951, %r674, %r953, %r932, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r955, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r956, %r932, %r955;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r959, %r951, %r956;
	// end inline asm
	// begin inline asm
	lop3.b32 %r962, %r685, %r953, %r943, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r966, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r967, %r943, %r966;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r970, %r962, %r967;
	// end inline asm
	// begin inline asm
	mov.b32 %r978, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r989, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r977, %r2589, -2004318072;
	// begin inline asm
	lop3.b32 %r975, %r674, %r977, %r978, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r979, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r980, %r978, %r979;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r983, %r975, %r980;
	// end inline asm
	// begin inline asm
	lop3.b32 %r986, %r685, %r977, %r989, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r990, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r991, %r989, %r990;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r994, %r986, %r991;
	// end inline asm
	shr.u32 	%r999, %r977, 8;
	// begin inline asm
	lop3.b32 %r997, %r674, %r999, %r978, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1001, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1002, %r978, %r1001;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1005, %r997, %r1002;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1008, %r685, %r999, %r989, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1012, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1013, %r989, %r1012;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1016, %r1008, %r1013;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1019, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1021, %r1019, %r937, %r895;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1025, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1027, %r1025, %r948, %r899;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1031, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1033, %r1031, %r959, %r903;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1037, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1039, %r1037, %r970, %r907;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1043, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1045, %r1043, %r983, %r911;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1049, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1051, %r1049, %r994, %r915;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1055, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1057, %r1055, %r1005, %r919;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1061, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1063, %r1061, %r1016, %r923;
	// end inline asm
	// begin inline asm
	mov.b32 %r1072, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1083, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1071, %r2577, -2004318072;
	// begin inline asm
	lop3.b32 %r1069, %r674, %r1071, %r1072, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1073, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1074, %r1072, %r1073;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1077, %r1069, %r1074;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1080, %r685, %r1071, %r1083, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1084, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1085, %r1083, %r1084;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1088, %r1080, %r1085;
	// end inline asm
	shr.u32 	%r1093, %r1071, 8;
	// begin inline asm
	lop3.b32 %r1091, %r674, %r1093, %r1072, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1095, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1096, %r1072, %r1095;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1099, %r1091, %r1096;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1102, %r685, %r1093, %r1083, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1106, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1107, %r1083, %r1106;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1110, %r1102, %r1107;
	// end inline asm
	// begin inline asm
	mov.b32 %r1118, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1129, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1117, %r2578, -2004318072;
	// begin inline asm
	lop3.b32 %r1115, %r674, %r1117, %r1118, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1119, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1120, %r1118, %r1119;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1123, %r1115, %r1120;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1126, %r685, %r1117, %r1129, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1130, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1131, %r1129, %r1130;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1134, %r1126, %r1131;
	// end inline asm
	shr.u32 	%r1139, %r1117, 8;
	// begin inline asm
	lop3.b32 %r1137, %r674, %r1139, %r1118, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1141, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1142, %r1118, %r1141;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1145, %r1137, %r1142;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1148, %r685, %r1139, %r1129, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1152, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1153, %r1129, %r1152;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1156, %r1148, %r1153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r230, %r1077, %r1021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r230, %r1088, %r1027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1207, %r230, %r1099, %r1033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1204, %r230, %r1110, %r1039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1216, %r230, %r1123, %r1045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1213, %r230, %r1134, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1225, %r230, %r1145, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1222, %r230, %r1156, %r1063;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1191, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1193, %r1191, %r1195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1196, %r276, %r1198, %r1193;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1200, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1202, %r1200, %r1204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1205, %r276, %r1207, %r1202;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1209, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1211, %r1209, %r1213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r276, %r1216, %r1211;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1218, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1220, %r1218, %r1222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1223, %r276, %r1225, %r1220;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1227, %r279, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1230, %r276, %r1195, %r1227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1234, %r279, %r1207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1237, %r276, %r1204, %r1234;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r279, %r1216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r276, %r1213, %r1241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1248, %r279, %r1225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1251, %r276, %r1222, %r1248;
	// end inline asm
	mov.u32 	%r1263, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1302, %r1299}, {%r324, %r330, %r327, %r333}, {%r1196, %r1230}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1311, %r1308}, {%r324, %r330, %r327, %r333}, {%r1205, %r1237}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1320, %r1317}, {%r324, %r330, %r327, %r333}, {%r1214, %r1244}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1329, %r1326}, {%r324, %r330, %r327, %r333}, {%r1223, %r1251}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1295, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1297, %r1295, %r1299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1300, %r371, %r1302, %r1297;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1304, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1306, %r1304, %r1308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1309, %r371, %r1311, %r1306;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1313, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1315, %r1313, %r1317;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r371, %r1320, %r1315;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1322, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1324, %r1322, %r1326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1327, %r371, %r1329, %r1324;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1331, %r374, %r1302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1334, %r371, %r1299, %r1331;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1338, %r374, %r1311;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1341, %r371, %r1308, %r1338;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1345, %r374, %r1320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1348, %r371, %r1317, %r1345;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1352, %r374, %r1329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1355, %r371, %r1326, %r1352;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1359, %r1360}, {%r411, %r417, %r414, %r420}, {%r1300, %r1334}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1369, %r1370}, {%r411, %r417, %r414, %r420}, {%r1309, %r1341}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1379, %r1380}, {%r411, %r417, %r414, %r420}, {%r1318, %r1348}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1389, %r1390}, {%r411, %r417, %r414, %r420}, {%r1327, %r1355}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1399, %r109, %r1359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1402, %r109, %r1360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1405, %r109, %r1369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1408, %r109, %r1370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1411, %r109, %r1379;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1414, %r109, %r1380;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1417, %r109, %r1389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1420, %r109, %r1390;
	// end inline asm
	// begin inline asm
	mov.b32 %r1423, {%rs274, %rs274};
	// end inline asm
	mov.u16 	%rs99, 18176;
	// begin inline asm
	mov.b32 %r1424, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1425, %r1399, %r1423;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1428, %r1425, %r1424;
	// end inline asm
	// begin inline asm
	mov.b32 %r1431, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1432, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1433, %r1402, %r1431;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1436, %r1433, %r1432;
	// end inline asm
	// begin inline asm
	mov.b32 %r1439, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1440, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1441, %r1405, %r1439;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1444, %r1441, %r1440;
	// end inline asm
	// begin inline asm
	mov.b32 %r1447, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1448, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1449, %r1408, %r1447;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1452, %r1449, %r1448;
	// end inline asm
	// begin inline asm
	mov.b32 %r1455, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1456, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1457, %r1411, %r1455;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1460, %r1457, %r1456;
	// end inline asm
	// begin inline asm
	mov.b32 %r1463, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1464, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1465, %r1414, %r1463;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1468, %r1465, %r1464;
	// end inline asm
	// begin inline asm
	mov.b32 %r1471, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1472, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1473, %r1417, %r1471;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1476, %r1473, %r1472;
	// end inline asm
	// begin inline asm
	mov.b32 %r1479, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1480, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1481, %r1420, %r1479;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1484, %r1481, %r1480;
	// end inline asm
	// begin inline asm
	mov.b32 %r1490, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1488, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1489, %r1490, %r1488;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1492, %r1428, %r1489;
	// end inline asm
	// begin inline asm
	mov.b32 %r1495, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1496, %r1490, %r1495;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1499, %r1436, %r1496;
	// end inline asm
	// begin inline asm
	mov.b32 %r1502, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1503, %r1490, %r1502;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1506, %r1444, %r1503;
	// end inline asm
	// begin inline asm
	mov.b32 %r1509, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1510, %r1490, %r1509;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1513, %r1452, %r1510;
	// end inline asm
	mov.u32 	%r1519, 25152;
	// begin inline asm
	prmt.b32 %r1516, %r1492, %r1506, %r1519;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1520, %r1499, %r1513, %r1519;
	// end inline asm
	shl.b32 	%r1527, %r1520, 4;
	mov.u32 	%r1525, 252645135;
	// begin inline asm
	lop3.b32 %r1524, %r1525, %r1516, %r1527, 202;
	// end inline asm
	xor.b32  	%r2467, %r1524, -2004318072;
	// begin inline asm
	mov.b32 %r1531, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1529, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1530, %r1531, %r1529;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1533, %r1460, %r1530;
	// end inline asm
	// begin inline asm
	mov.b32 %r1536, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1537, %r1531, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1540, %r1468, %r1537;
	// end inline asm
	// begin inline asm
	mov.b32 %r1543, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1544, %r1531, %r1543;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1547, %r1476, %r1544;
	// end inline asm
	// begin inline asm
	mov.b32 %r1550, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1551, %r1531, %r1550;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1554, %r1484, %r1551;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1557, %r1533, %r1547, %r1519;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1561, %r1540, %r1554, %r1519;
	// end inline asm
	shl.b32 	%r1568, %r1561, 4;
	// begin inline asm
	lop3.b32 %r1565, %r1525, %r1557, %r1568, 202;
	// end inline asm
	xor.b32  	%r2468, %r1565, -2004318072;
	st.shared.u32 	[%rd160], %r2467;
	st.shared.u32 	[%rd161], %r2468;
	ld.shared.u32 	%r2587, [%rd158];
	ld.shared.u32 	%r2588, [%rd159];
	// begin inline asm
	mov.b32 %r1574, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1585, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1573, %r2587, -2004318072;
	// begin inline asm
	lop3.b32 %r1571, %r674, %r1573, %r1574, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1575, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1576, %r1574, %r1575;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1579, %r1571, %r1576;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1582, %r685, %r1573, %r1585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1586, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1587, %r1585, %r1586;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1590, %r1582, %r1587;
	// end inline asm
	shr.u32 	%r1595, %r1573, 8;
	// begin inline asm
	lop3.b32 %r1593, %r674, %r1595, %r1574, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1597, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1598, %r1574, %r1597;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1601, %r1593, %r1598;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1604, %r685, %r1595, %r1585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1608, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1609, %r1585, %r1608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1612, %r1604, %r1609;
	// end inline asm
	// begin inline asm
	mov.b32 %r1620, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1631, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1619, %r2588, -2004318072;
	// begin inline asm
	lop3.b32 %r1617, %r674, %r1619, %r1620, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1621, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1622, %r1620, %r1621;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1625, %r1617, %r1622;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1628, %r685, %r1619, %r1631, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1632, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1633, %r1631, %r1632;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1636, %r1628, %r1633;
	// end inline asm
	shr.u32 	%r1641, %r1619, 8;
	// begin inline asm
	lop3.b32 %r1639, %r674, %r1641, %r1620, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1643, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1644, %r1620, %r1643;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1647, %r1639, %r1644;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1650, %r685, %r1641, %r1631, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1654, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1655, %r1631, %r1654;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1658, %r1650, %r1655;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1661, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1663, %r1661, %r1579;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1666, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1668, %r1666, %r1590;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1671, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1673, %r1671, %r1601;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1676, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1678, %r1676, %r1612;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1681, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1683, %r1681, %r1625;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1686, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1688, %r1686, %r1636;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1691, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1693, %r1691, %r1647;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1696, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1698, %r1696, %r1658;
	// end inline asm
	// begin inline asm
	mov.b32 %r1706, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1717, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1703, %r674, %r931, %r1706, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1707, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1708, %r1706, %r1707;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1711, %r1703, %r1708;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1714, %r685, %r931, %r1717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1718, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1719, %r1717, %r1718;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1722, %r1714, %r1719;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1725, %r674, %r953, %r1706, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1729, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1730, %r1706, %r1729;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1733, %r1725, %r1730;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1736, %r685, %r953, %r1717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1740, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1741, %r1717, %r1740;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1744, %r1736, %r1741;
	// end inline asm
	// begin inline asm
	mov.b32 %r1752, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1763, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1749, %r674, %r977, %r1752, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1753, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1754, %r1752, %r1753;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1757, %r1749, %r1754;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1760, %r685, %r977, %r1763, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1764, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1765, %r1763, %r1764;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1768, %r1760, %r1765;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1771, %r674, %r999, %r1752, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1775, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1776, %r1752, %r1775;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1779, %r1771, %r1776;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1782, %r685, %r999, %r1763, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1786, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1787, %r1763, %r1786;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1790, %r1782, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1793, %r194, %r1711, %r1663;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1797, %r194, %r1722, %r1668;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1801, %r194, %r1733, %r1673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1805, %r194, %r1744, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1809, %r194, %r1757, %r1683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r194, %r1768, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r194, %r1779, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r194, %r1790, %r1698;
	// end inline asm
	// begin inline asm
	mov.b32 %r1830, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1841, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1827, %r674, %r1071, %r1830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1831, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1832, %r1830, %r1831;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1835, %r1827, %r1832;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1838, %r685, %r1071, %r1841, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1842, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1843, %r1841, %r1842;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1846, %r1838, %r1843;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1849, %r674, %r1093, %r1830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1853, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1854, %r1830, %r1853;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1857, %r1849, %r1854;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1860, %r685, %r1093, %r1841, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1864, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1865, %r1841, %r1864;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1868, %r1860, %r1865;
	// end inline asm
	// begin inline asm
	mov.b32 %r1876, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1887, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1873, %r674, %r1117, %r1876, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1877, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1878, %r1876, %r1877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1881, %r1873, %r1878;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1884, %r685, %r1117, %r1887, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1888, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1889, %r1887, %r1888;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1892, %r1884, %r1889;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1895, %r674, %r1139, %r1876, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1899, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1900, %r1876, %r1899;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1903, %r1895, %r1900;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1906, %r685, %r1139, %r1887, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1910, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1911, %r1887, %r1910;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1914, %r1906, %r1911;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1917, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1919, %r1917, %r1835, %r1793;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1923, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1925, %r1923, %r1846, %r1797;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1929, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1931, %r1929, %r1857, %r1801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1935, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1937, %r1935, %r1868, %r1805;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1941, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1941, %r1881, %r1809;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1947, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1949, %r1947, %r1892, %r1813;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1953, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1955, %r1953, %r1903, %r1817;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1959, %r212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1961, %r1959, %r1914, %r1821;
	// end inline asm
	// begin inline asm
	mov.b32 %r1970, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1981, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1967, %r674, %r675, %r1970, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1971, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1972, %r1970, %r1971;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1975, %r1967, %r1972;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1978, %r685, %r675, %r1981, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1982, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1983, %r1981, %r1982;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1986, %r1978, %r1983;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1989, %r674, %r697, %r1970, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1993, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1994, %r1970, %r1993;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1997, %r1989, %r1994;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2000, %r685, %r697, %r1981, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2004, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2005, %r1981, %r2004;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2008, %r2000, %r2005;
	// end inline asm
	// begin inline asm
	mov.b32 %r2016, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2027, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r2013, %r674, %r721, %r2016, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2017, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2018, %r2016, %r2017;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2021, %r2013, %r2018;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2024, %r685, %r721, %r2027, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2028, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2029, %r2027, %r2028;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2032, %r2024, %r2029;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2035, %r674, %r743, %r2016, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2039, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2040, %r2016, %r2039;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2043, %r2035, %r2040;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2046, %r685, %r743, %r2027, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2050, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2051, %r2027, %r2050;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2054, %r2046, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r230, %r1975, %r1919;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2093, %r230, %r1986, %r1925;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r230, %r1997, %r1931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r230, %r2008, %r1937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r230, %r2021, %r1943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r230, %r2032, %r1949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2123, %r230, %r2043, %r1955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2120, %r230, %r2054, %r1961;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2089, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2091, %r2089, %r2093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2094, %r276, %r2096, %r2091;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2098, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2100, %r2098, %r2102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2103, %r276, %r2105, %r2100;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2107, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2109, %r2107, %r2111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r276, %r2114, %r2109;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2116, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2118, %r2116, %r2120;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2121, %r276, %r2123, %r2118;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2125, %r279, %r2096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2128, %r276, %r2093, %r2125;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2132, %r279, %r2105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2135, %r276, %r2102, %r2132;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2139, %r279, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2142, %r276, %r2111, %r2139;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2146, %r279, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r276, %r2120, %r2146;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2200, %r2197}, {%r324, %r330, %r327, %r333}, {%r2094, %r2128}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2209, %r2206}, {%r324, %r330, %r327, %r333}, {%r2103, %r2135}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2218, %r2215}, {%r324, %r330, %r327, %r333}, {%r2112, %r2142}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2227, %r2224}, {%r324, %r330, %r327, %r333}, {%r2121, %r2149}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2193, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2195, %r2193, %r2197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2198, %r371, %r2200, %r2195;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2202, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2204, %r2202, %r2206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2207, %r371, %r2209, %r2204;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2211, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2213, %r2211, %r2215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2216, %r371, %r2218, %r2213;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2220, %r374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2222, %r2220, %r2224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2225, %r371, %r2227, %r2222;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r374, %r2200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r371, %r2197, %r2229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2236, %r374, %r2209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2239, %r371, %r2206, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2243, %r374, %r2218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2246, %r371, %r2215, %r2243;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2250, %r374, %r2227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2253, %r371, %r2224, %r2250;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2257, %r2258}, {%r411, %r417, %r414, %r420}, {%r2198, %r2232}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2267, %r2268}, {%r411, %r417, %r414, %r420}, {%r2207, %r2239}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2277, %r2278}, {%r411, %r417, %r414, %r420}, {%r2216, %r2246}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2287, %r2288}, {%r411, %r417, %r414, %r420}, {%r2225, %r2253}, {%r1263, %r1263};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2297, %r109, %r2257;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2300, %r109, %r2258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2303, %r109, %r2267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2306, %r109, %r2268;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2309, %r109, %r2277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2312, %r109, %r2278;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2315, %r109, %r2287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2318, %r109, %r2288;
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2323, %r2297, %r2321;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2326, %r2323, %r2322;
	// end inline asm
	// begin inline asm
	mov.b32 %r2329, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2330, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2331, %r2300, %r2329;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2334, %r2331, %r2330;
	// end inline asm
	// begin inline asm
	mov.b32 %r2337, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2338, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2339, %r2303, %r2337;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2342, %r2339, %r2338;
	// end inline asm
	// begin inline asm
	mov.b32 %r2345, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2346, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2347, %r2306, %r2345;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2350, %r2347, %r2346;
	// end inline asm
	// begin inline asm
	mov.b32 %r2353, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2354, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2355, %r2309, %r2353;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2358, %r2355, %r2354;
	// end inline asm
	// begin inline asm
	mov.b32 %r2361, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2362, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2363, %r2312, %r2361;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2366, %r2363, %r2362;
	// end inline asm
	// begin inline asm
	mov.b32 %r2369, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2370, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2371, %r2315, %r2369;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2374, %r2371, %r2370;
	// end inline asm
	// begin inline asm
	mov.b32 %r2377, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2378, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2379, %r2318, %r2377;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2382, %r2379, %r2378;
	// end inline asm
	// begin inline asm
	mov.b32 %r2388, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2386, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2387, %r2388, %r2386;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2390, %r2326, %r2387;
	// end inline asm
	// begin inline asm
	mov.b32 %r2393, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2394, %r2388, %r2393;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2397, %r2334, %r2394;
	// end inline asm
	// begin inline asm
	mov.b32 %r2400, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2401, %r2388, %r2400;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2404, %r2342, %r2401;
	// end inline asm
	// begin inline asm
	mov.b32 %r2407, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2408, %r2388, %r2407;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2411, %r2350, %r2408;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2414, %r2390, %r2404, %r1519;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2418, %r2397, %r2411, %r1519;
	// end inline asm
	shl.b32 	%r2425, %r2418, 4;
	// begin inline asm
	lop3.b32 %r2422, %r1525, %r2414, %r2425, 202;
	// end inline asm
	xor.b32  	%r2469, %r2422, -2004318072;
	// begin inline asm
	mov.b32 %r2429, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2427, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2428, %r2429, %r2427;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2431, %r2358, %r2428;
	// end inline asm
	// begin inline asm
	mov.b32 %r2434, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2435, %r2429, %r2434;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2438, %r2366, %r2435;
	// end inline asm
	// begin inline asm
	mov.b32 %r2441, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2442, %r2429, %r2441;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2445, %r2374, %r2442;
	// end inline asm
	// begin inline asm
	mov.b32 %r2448, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2449, %r2429, %r2448;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2452, %r2382, %r2449;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r2431, %r2445, %r1519;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2459, %r2438, %r2452, %r1519;
	// end inline asm
	shl.b32 	%r2466, %r2459, 4;
	// begin inline asm
	lop3.b32 %r2463, %r1525, %r2455, %r2466, 202;
	// end inline asm
	xor.b32  	%r2470, %r2463, -2004318072;
	st.shared.u32 	[%rd160], %r2469;
	st.shared.u32 	[%rd161], %r2470;
	add.s32 	%r2586, %r2586, -32;
	add.s64 	%rd161, %rd161, 4228;
	add.s64 	%rd160, %rd160, 4228;
	add.s64 	%rd159, %rd159, 4228;
	add.s64 	%rd158, %rd158, 4228;
	setp.eq.s32 	%p238, %r2586, 0;
	mov.u32 	%r2589, %r2580;
	mov.u32 	%r2590, %r2579;
	mov.u32 	%r2591, %r2578;
	mov.u32 	%r2592, %r2577;
	@%p238 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_129;
$L__BB0_130:                            // %guard_exit10385
                                        //   in Loop: Header=BB0_128 Depth=1
	bar.sync 	0;
	or.b32  	%r140, %r104, %r93;
	ld.shared.u32 	%r2476, [%rd22];
	ld.shared.u32 	%r2477, [%rd23+128];
	ld.shared.u32 	%r2484, [%rd23+4];
	ld.shared.u32 	%r2485, [%rd23+132];
	ld.shared.u32 	%r2492, [%rd24];
	ld.shared.u32 	%r2493, [%rd25+128];
	ld.shared.u32 	%r2500, [%rd25+4];
	ld.shared.u32 	%r2501, [%rd25+132];
	ld.shared.u32 	%r2508, [%rd26];
	ld.shared.u32 	%r2509, [%rd27+128];
	ld.shared.u32 	%r2516, [%rd27+4];
	ld.shared.u32 	%r2517, [%rd27+132];
	ld.shared.u32 	%r2524, [%rd28];
	ld.shared.u32 	%r2525, [%rd29+128];
	ld.shared.u32 	%r2532, [%rd29+4];
	ld.shared.u32 	%r2533, [%rd29+132];
	// begin inline asm
	prmt.b32 %r2471, %r2476, %r2477, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2475, %r2476, %r2477, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2479, %r2484, %r2485, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2483, %r2484, %r2485, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2487, %r2492, %r2493, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2491, %r2492, %r2493, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2495, %r2500, %r2501, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2499, %r2500, %r2501, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2503, %r2508, %r2509, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2507, %r2508, %r2509, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2511, %r2516, %r2517, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2515, %r2516, %r2517, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2519, %r2524, %r2525, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2523, %r2524, %r2525, %r590;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2527, %r2532, %r2533, %r586;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2531, %r2532, %r2533, %r590;
	// end inline asm
	selp.b32 	%r2535, %r2475, %r2471, %p225;
	shfl.sync.bfly.b32	%r2536, %r2535, 8, 31, -1;
	selp.b32 	%r2537, %r2483, %r2479, %p225;
	shfl.sync.bfly.b32	%r2538, %r2537, 8, 31, -1;
	selp.b32 	%r2539, %r2491, %r2487, %p225;
	shfl.sync.bfly.b32	%r145, %r2539, 8, 31, -1;
	selp.b32 	%r2540, %r2499, %r2495, %p225;
	shfl.sync.bfly.b32	%r146, %r2540, 8, 31, -1;
	selp.b32 	%r2541, %r2507, %r2503, %p225;
	shfl.sync.bfly.b32	%r2542, %r2541, 8, 31, -1;
	selp.b32 	%r147, %r2503, %r2542, %p225;
	selp.b32 	%r148, %r2542, %r2507, %p225;
	selp.b32 	%r2543, %r2515, %r2511, %p225;
	shfl.sync.bfly.b32	%r2544, %r2543, 8, 31, -1;
	selp.b32 	%r149, %r2511, %r2544, %p225;
	selp.b32 	%r150, %r2544, %r2515, %p225;
	selp.b32 	%r2545, %r2523, %r2519, %p225;
	shfl.sync.bfly.b32	%r2546, %r2545, 8, 31, -1;
	selp.b32 	%r151, %r2519, %r2546, %p225;
	selp.b32 	%r152, %r2546, %r2523, %p225;
	selp.b32 	%r2547, %r2531, %r2527, %p225;
	shfl.sync.bfly.b32	%r2548, %r2547, 8, 31, -1;
	selp.b32 	%r153, %r2527, %r2548, %p225;
	selp.b32 	%r154, %r2548, %r2531, %p225;
	shl.b32 	%r2593, %r140, 12;
	@%p239 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_132;
$L__BB0_131:                            // %pass9912
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r2549, %r146, %r2499, %p225;
	selp.b32 	%r2550, %r2495, %r146, %p225;
	selp.b32 	%r2551, %r145, %r2491, %p225;
	selp.b32 	%r2552, %r2487, %r145, %p225;
	or.b32  	%r2553, %r2593, %r97;
	or.b32  	%r2554, %r2553, 262144;
	cvt.s64.s32 	%rd120, %r2554;
	add.s64 	%rd121, %rd120, %rd5;
	shr.u64 	%rd122, %rd121, 39;
	add.s64 	%rd123, %rd121, %rd122;
	shr.s64 	%rd124, %rd123, 25;
	setp.lt.s64 	%p242, %rd121, 0;
	and.b64  	%rd125, %rd123, -33554432;
	setp.ne.s64 	%p243, %rd125, %rd121;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd126, 1, 0, %p244;
	sub.s64 	%rd127, %rd126, %rd124;
	shl.b64 	%rd128, %rd127, 25;
	add.s64 	%rd129, %rd128, %rd121;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd131, %rd3, %rd130;
	st.global.v4.u32 	[%rd131], {%r2552, %r2550, %r2551, %r2549};
	bra.uni 	$L__BB0_132;
$L__BB0_133:                            // %L22594
	st.global.u32 	[%rd4], %r2561;
	ret;
$L__BB0_7:                              // %L246
	mov.u32 	%r2560, 2;
	st.global.u32 	[%rd4], %r2560;
	mov.u64 	%rd156, exception2055;
	cvta.global.u64 	%rd157, %rd156;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd67, exception1;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
