<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jun 27 14:54:22 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="simPipeCPU" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="pCPU_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pCPU_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/RAM_B_0" HWVERSION="1.0" INSTANCE="RAM_B_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAM_B" VLNV="xilinx.com:user:RAM_B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_RAM_B_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wea" SIGIS="undef" SIGNAME="pCPU_0_MemRW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="MemRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="addr11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="RAM_B_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="Data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/ROM" HWVERSION="8.0" INSTANCE="ROM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="simPipeCPU_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../../h.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="pc11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="ROM_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/addr11_2" HWVERSION="1.0" INSTANCE="addr11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="addr11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pCPU_0" HWVERSION="1.0" INSTANCE="pCPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pCPU" VLNV="xilinx.com:user:pCPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_pCPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_in" RIGHT="0" SIGIS="undef" SIGNAME="RAM_B_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="ROM_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc11_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_if" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="PC_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="PC_ex" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="inst_if" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="inst_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="Addr_out" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr11_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Wt_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="MemRW" SIGIS="undef" SIGNAME="pCPU_0_MemRW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRW_ex" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/pc11_2" HWVERSION="1.0" INSTANCE="pc11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pCPU_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pCPU_0" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="pc11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="simPipeCPU_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
