
---------- Begin Simulation Statistics ----------
final_tick                                 1090806800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165610                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402808                       # Number of bytes of host memory used
host_op_rate                                   286798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.57                       # Real time elapsed on the host
host_tick_rate                               86761076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082123                       # Number of instructions simulated
sim_ops                                       3605769                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001091                       # Number of seconds simulated
sim_ticks                                  1090806800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               428876                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234277                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          428876                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194599                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482215                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11218                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2441460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1921194                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24086                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339911                       # Number of branches committed
system.cpu.commit.bw_lim_events                599427                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          872032                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2082123                       # Number of instructions committed
system.cpu.commit.committedOps                3605769                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2337126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.542822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1157263     49.52%     49.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182178      7.79%     57.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168891      7.23%     64.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229367      9.81%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       599427     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2337126                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     117456                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9334                       # Number of function calls committed.
system.cpu.commit.int_insts                   3520703                       # Number of committed integer instructions.
system.cpu.commit.loads                        490779                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20067      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2815746     78.09%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36453      1.01%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7464      0.21%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6208      0.17%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14246      0.40%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12098      0.34%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13927      0.39%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1143      0.03%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         6144      0.17%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2816      0.08%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         6400      0.18%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465537     12.91%     94.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         158982      4.41%     98.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25242      0.70%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3605769                       # Class of committed instruction
system.cpu.commit.refs                         661830                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2082123                       # Number of Instructions Simulated
system.cpu.committedOps                       3605769                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.309730                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.309730                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7718                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33015                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47640                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4216                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1033521                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4692334                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   291045                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1134217                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24154                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 92522                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      573468                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2045                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190323                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      482215                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    239446                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2223473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4538                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2842206                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           733                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176829                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             326952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042240                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2575459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1230427     47.78%     47.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72996      2.83%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59647      2.32%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75725      2.94%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1136664     44.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2575459                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    191058                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   100101                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215872000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215872000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215872000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8077600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1016000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1016000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1015600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1015600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7106000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      7083600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6966400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6988800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77888400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77856800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77816400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77830800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1654989200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          151559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28447                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369567                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514185                       # Inst execution rate
system.cpu.iew.exec_refs                       765526                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190313                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  688897                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                605562                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               569                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200596                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4477746                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                575213                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34279                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4129209                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3248                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9218                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24154                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15278                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42384                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114781                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29544                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20304                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5865325                       # num instructions consuming a value
system.cpu.iew.wb_count                       4106900                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560480                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3287400                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506004                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4114018                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6374746                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3517275                       # number of integer regfile writes
system.cpu.ipc                               0.763516                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.763516                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26015      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3238084     77.77%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40339      0.97%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8930      0.21%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6795      0.16%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17930      0.43%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13677      0.33%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14471      0.35%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2106      0.05%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            6146      0.15%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2823      0.07%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           6414      0.15%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554629     13.32%     94.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179445      4.31%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30988      0.74%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13421      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4163491                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  133602                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              268469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       130261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             173178                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4003874                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10652142                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3976639                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5176613                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4476667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4163491                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1079                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          871966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            347                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1299814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2575459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166100     45.28%     45.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              175401      6.81%     52.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              303350     11.78%     63.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341042     13.24%     77.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              589566     22.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2575459                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526756                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239569                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10078                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1709                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               605562                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200596                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1542509                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2727018                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  841034                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4924443                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51024                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   343209                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15196                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5379                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12160580                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4617877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6296887                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1166428                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76926                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24154                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181326                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1372421                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            224054                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7303640                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19308                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                867                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    218480                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6215500                       # The number of ROB reads
system.cpu.rob.rob_writes                     9194854                       # The number of ROB writes
system.cpu.timesIdled                            1534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37412                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              427                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          623                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            623                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              113                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1311                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7916                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11996                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       937920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       937920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  937920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13344                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11147306                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28957894                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17265                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4060                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23308                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                907                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2081                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2081                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17265                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7780                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48977                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56757                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       171392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1242624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1414016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10210                       # Total snoops (count)
system.l2bus.snoopTraffic                       83968                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29555                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014752                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120561                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29119     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      436      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29555                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20000799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18524869                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3214800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236101                       # number of overall hits
system.cpu.icache.overall_hits::total          236101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3344                       # number of overall misses
system.cpu.icache.overall_misses::total          3344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166413200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166413200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166413200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166413200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       239445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239445                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239445                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49764.712919                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49764.712919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49764.712919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49764.712919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          665                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2679                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133656000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133656000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011188                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011188                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49890.257559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49890.257559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49890.257559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49890.257559                       # average overall mshr miss latency
system.cpu.icache.replacements                   2423                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166413200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166413200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49764.712919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49764.712919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49890.257559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49890.257559                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.481093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.820883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.481093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            481569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           481569                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666288                       # number of overall hits
system.cpu.dcache.overall_hits::total          666288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34716                       # number of overall misses
system.cpu.dcache.overall_misses::total         34716                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1702727200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1702727200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1702727200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1702727200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049523                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049523                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049523                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49047.332642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49047.332642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49047.332642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49047.332642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30084                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.098361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   110.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1644                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2749                       # number of writebacks
system.cpu.dcache.writebacks::total              2749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22182                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16667                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581180800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581180800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581180800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242417600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823598400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46368.342109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46368.342109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46368.342109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58654.149528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49414.915702                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15643                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1598192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1598192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49015.273263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49015.273263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479541200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479541200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45875.939922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45875.939922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       168947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         168947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104535200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104535200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49542.748815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49542.748815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101639600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101639600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48841.710716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48841.710716                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4133                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4133                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242417600                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242417600                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58654.149528                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58654.149528                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.980314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.288628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.264216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.716098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1418675                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1418675                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             866                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4876                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          771                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6513                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            866                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4876                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          771                       # number of overall hits
system.l2cache.overall_hits::total               6513                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1812                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7658                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3362                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12832                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1812                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7658                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3362                       # number of overall misses
system.l2cache.overall_misses::total            12832                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123145200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524902000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    233740124                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    881787324                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123145200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524902000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    233740124                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    881787324                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2678                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12534                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4133                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19345                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2678                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12534                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4133                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19345                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676624                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610978                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.813453                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.663324                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676624                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610978                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.813453                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.663324                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67960.927152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68542.961609                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69524.129685                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68717.840087                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67960.927152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68542.961609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69524.129685                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68717.840087                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1311                       # number of writebacks
system.l2cache.writebacks::total                 1311                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1812                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7647                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3348                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12807                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1812                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7647                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3348                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          537                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13344                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108649200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463433600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206300538                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    778383338                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108649200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463433600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206300538                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32186718                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    810570056                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676624                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.810065                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.662032                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676624                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.810065                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689791                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59960.927152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60603.321564                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61619.037634                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60777.960334                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59960.927152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60603.321564                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61619.037634                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59938.022346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60744.158873                       # average overall mshr miss latency
system.l2cache.replacements                      9302                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2749                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2749                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2749                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2749                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32186718                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32186718                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59938.022346                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59938.022346                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              731                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92946800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92946800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2081                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2081                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648727                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648727                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68849.481481                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68849.481481                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82128400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82128400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.647765                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.647765                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60926.112760                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60926.112760                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          866                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4145                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          771                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5782                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1812                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6308                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123145200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431955200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    233740124                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788840524                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2678                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10453                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4133                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17264                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676624                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.603463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.813453                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.665083                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67960.927152                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68477.362080                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69524.129685                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68702.362306                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1812                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6299                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3348                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108649200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381305200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206300538                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696254938                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676624                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.602602                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.810065                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.663751                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59960.927152                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60534.243531                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61619.037634                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60760.532158                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3704.268577                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25153                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9302                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.704042                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.879393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   283.739737                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2398.395005                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   872.010156                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.244287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003144                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.585546                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033507                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904362                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1162                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.283691                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.716309                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               312622                       # Number of tag accesses
system.l2cache.tags.data_accesses              312622                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1090806800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83904                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83904                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1812                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7647                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3348                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13344                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1311                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1311                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106313969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448666070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196434419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31506954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              782921412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106313969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106313969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76919212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76919212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76919212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106313969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448666070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196434419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31506954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             859840624                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1137386400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3607238                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403832                       # Number of bytes of host memory used
host_op_rate                                  6161672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.62                       # Real time elapsed on the host
host_tick_rate                               74648972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2250498                       # Number of instructions simulated
sim_ops                                       3844604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46579600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8969                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9879                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6260                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2709                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10047                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      79                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          476                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    305058                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   159341                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               898                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7818                       # Number of branches committed
system.cpu.commit.bw_lim_events                 32775                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16138                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               168375                       # Number of instructions committed
system.cpu.commit.committedOps                 238835                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       109556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.180027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.487459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17464     15.94%     15.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        27944     25.51%     41.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14328     13.08%     54.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17045     15.56%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32775     29.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       109556                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   26                       # Number of function calls committed.
system.cpu.commit.int_insts                    237324                       # Number of committed integer instructions.
system.cpu.commit.loads                         20387                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1372      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           197272     82.60%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            8192      3.43%     86.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.02%     86.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.01%     86.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     86.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.02%     86.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     86.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.01%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20271      8.49%     95.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11289      4.73%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            238835                       # Class of committed instruction
system.cpu.commit.refs                          31748                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      168375                       # Number of Instructions Simulated
system.cpu.committedOps                        238835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.691605                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.691605                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           19                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32785                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 263287                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    13224                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     51511                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    912                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 15663                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       21468                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       11844                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10047                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15225                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         96850                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   193                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         189040                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1824                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.086278                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16333                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6339                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.623372                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             114095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.370367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.848331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    39605     34.71%     34.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2701      2.37%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7693      6.74%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4024      3.53%     47.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60072     52.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               114095                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       624                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      388                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     13588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     13588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     13588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     13588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     13588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     13588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3389600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3401200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3386800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3405600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       98526800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  930                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8040                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.116849                       # Inst execution rate
system.cpu.iew.exec_refs                        33309                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      11844                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7934                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22798                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                12859                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              254973                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 21465                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1276                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                246505                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    912                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    56                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2077                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2411                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1499                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            292                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    520900                       # num instructions consuming a value
system.cpu.iew.wb_count                        245928                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.397533                       # average fanout of values written-back
system.cpu.iew.wb_producers                    207075                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.111894                       # insts written-back per cycle
system.cpu.iew.wb_sent                         246118                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   519763                       # number of integer regfile reads
system.cpu.int_regfile_writes                  232981                       # number of integer regfile writes
system.cpu.ipc                               1.445912                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.445912                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1464      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                203829     82.26%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8194      3.31%     86.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.02%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.01%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.01%     86.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.03%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   71      0.03%     86.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  26      0.01%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.01%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                21697      8.76%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11987      4.84%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             196      0.08%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 247781                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     554                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1115                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          516                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                992                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 245763                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             609174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       245412                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            270139                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     254952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    247781                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               632                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        114095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.171708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.326034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17105     14.99%     14.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               18285     16.03%     31.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               29215     25.61%     56.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26894     23.57%     80.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22596     19.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          114095                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.127807                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       15225                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9920                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7687                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22798                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               12859                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   49523                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           116449                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    8918                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                382931                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20700                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     39                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                917674                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 260372                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              411204                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     59250                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    912                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23970                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28272                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               980                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           546033                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     41191                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       331754                       # The number of ROB reads
system.cpu.rob.rob_writes                      514505                       # The number of ROB writes
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            240                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             19                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                1                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               91                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            92                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                95                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      95    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  95                       # Request fanout histogram
system.membus.reqLayer2.occupancy               81994                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             206506                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 116                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            22                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               193                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 19                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            116                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          258                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               114                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                234                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004274                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.065372                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      233     99.57%     99.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  234                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              103200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               115985                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        46579600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15178                       # number of overall hits
system.cpu.icache.overall_hits::total           15178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2372400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2372400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2372400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2372400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50476.595745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50476.595745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50476.595745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50476.595745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1795200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1795200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1795200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1795200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002233                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002233                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        52800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        52800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        52800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        52800                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2372400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2372400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50476.595745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50476.595745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1795200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1795200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        52800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        52800                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 536                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.764706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30484                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        30666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            30666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        30666                       # number of overall hits
system.cpu.dcache.overall_hits::total           30666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           84                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             84                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           84                       # number of overall misses
system.cpu.dcache.overall_misses::total            84                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4537200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4537200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4537200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4537200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        30750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        30750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        30750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        30750                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002732                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002732                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002732                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54014.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54014.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54014.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54014.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.dcache.writebacks::total                19                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3851600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3851600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3851600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       387585                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4239185                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002797                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55022.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55022.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55022.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24224.062500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49292.848837                       # average overall mshr miss latency
system.cpu.dcache.replacements                     86                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        19309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4315600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4315600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        53945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        53945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3633200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3633200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55048.484848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55048.484848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        11357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       221600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       221600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        55400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        55400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       218400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       218400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        54600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       387585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       387585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24224.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24224.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.453488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   795.717885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.282115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.777068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             61586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            61586                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  37                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 37                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            53                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                83                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           26                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           53                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               83                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1687200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3624400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       270800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5582400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1687200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3624400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       270800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5582400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           70                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           70                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           16                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.764706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.757143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.691667                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.764706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.757143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.691667                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64892.307692                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68384.905660                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67257.831325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64892.307692                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68384.905660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67257.831325                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           53                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           53                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1479200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3200400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       238800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4918400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1479200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3200400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       238800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       655983                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5574383                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.764706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.757143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.691667                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.764706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.757143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.791667                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56892.307692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60384.905660                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59700                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59257.831325                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56892.307692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60384.905660                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54665.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58677.715789                       # average overall mshr miss latency
system.l2cache.replacements                        95                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       655983                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       655983                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54665.250000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54665.250000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       205200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       205200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       181200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       181200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1687200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      3419200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       270800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5377200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.764706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.757576                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.689655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64892.307692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68384                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        67215                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           50                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1479200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3019200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       238800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4737200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.764706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.757576                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.689655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56892.307692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60384                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59700                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        59215                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    352                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   95                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.705263                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.040773                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.683741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1980.466994                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1010.850218                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.958274                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008311                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227462                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.483512                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246790                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033925                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2349                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2015                       # Number of tag accesses
system.l2cache.tags.data_accesses                2015                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     46579600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               53                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   95                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           35723793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           72821579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5495968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     16487905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              130529245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      35723793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          35723793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4121976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4121976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4121976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          35723793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          72821579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5495968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     16487905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             134651221                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1408356800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 768000                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413048                       # Number of bytes of host memory used
host_op_rate                                  1359928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.87                       # Real time elapsed on the host
host_tick_rate                               70083677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2969321                       # Number of instructions simulated
sim_ops                                       5257984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000271                       # Number of seconds simulated
sim_ticks                                   270970400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               152338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8410                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            158816                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              69815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          152338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            82523                       # Number of indirect misses.
system.cpu.branchPred.lookups                  183201                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12063                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5904                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    850997                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   456136                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8465                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     156267                       # Number of branches committed
system.cpu.commit.bw_lim_events                226413                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          114977                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               718823                       # Number of instructions committed
system.cpu.commit.committedOps                1413380                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       609643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.318373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.577058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       121434     19.92%     19.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       101259     16.61%     36.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        75142     12.33%     48.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        85395     14.01%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       226413     37.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       609643                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      51936                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11483                       # Number of function calls committed.
system.cpu.commit.int_insts                   1369707                       # Number of committed integer instructions.
system.cpu.commit.loads                        177014                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5967      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1079436     76.37%     76.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2953      0.21%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.02%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2199      0.16%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.02%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.01%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            8388      0.59%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            8472      0.60%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          18643      1.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           111      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          171030     12.10%     91.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108014      7.64%     99.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5984      0.42%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1602      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1413380                       # Class of committed instruction
system.cpu.commit.refs                         286630                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      718823                       # Number of Instructions Simulated
system.cpu.committedOps                       1413380                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.942410                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.942410                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          134                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          190                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          393                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40057                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1595999                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   151094                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    436819                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8491                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7178                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      188893                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      114940                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                      183201                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    131397                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        486296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1012                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         820028                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           345                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   16982                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.270437                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             148426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              81878                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.210506                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             643639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.512307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.807804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   189317     29.41%     29.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41592      6.46%     35.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    24568      3.82%     39.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26357      4.09%     43.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   361805     56.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               643639                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     88980                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46507                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     76141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     76141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     76141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     76141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     76141600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     76142000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      3672800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3462000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3670800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3648400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     30771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     30778000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     30798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     30791200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      596764400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           33787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10961                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   163008                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.194815                       # Inst execution rate
system.cpu.iew.exec_refs                       303236                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     114868                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   31418                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                193980                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                225                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1148                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               120575                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1528347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                188368                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12788                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1486825                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8491                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   171                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14849                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          613                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        16968                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10959                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9911                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1050                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1619475                       # num instructions consuming a value
system.cpu.iew.wb_count                       1480574                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634284                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1027207                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.185588                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1482929                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2186173                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1156317                       # number of integer regfile writes
system.cpu.ipc                               1.061109                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061109                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7702      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1142123     76.16%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2954      0.20%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   278      0.02%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2307      0.15%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.02%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  143      0.01%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 8552      0.57%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8559      0.57%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               18665      1.24%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                216      0.01%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               185065     12.34%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              114612      7.64%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6397      0.43%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1771      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1499610                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   53065                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              106191                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        52745                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              55576                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1438843                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3539458                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1427829                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1587778                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1527996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1499610                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          114977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2787                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       130610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        643639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.329893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.486758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              123378     19.17%     19.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74494     11.57%     30.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107779     16.75%     47.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              142394     22.12%     69.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              195594     30.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          643639                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.213688                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      131456                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3494                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3656                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               193980                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120575                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  638549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           677426                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   33377                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1591791                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    344                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   156990                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    382                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4007510                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1576578                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1754027                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    437964                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2668                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8491                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3899                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   162260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             91140                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2324434                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2918                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3223                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            173                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1911587                       # The number of ROB reads
system.cpu.rob.rob_writes                     3091576                       # The number of ROB writes
system.cpu.timesIdled                             349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2039                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               52                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                550                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           48                       # Transaction distribution
system.membus.trans_dist::CleanEvict              577                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           550                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 652                       # Request fanout histogram
system.membus.reqLayer2.occupancy              588034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1403366                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 912                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           190                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1491                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                107                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               107                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            913                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1741                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1317                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3058                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    74304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               667                       # Total snoops (count)
system.l2bus.snoopTraffic                        3072                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1687                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032009                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176077                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1633     96.80%     96.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                       54      3.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1687                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              527598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               945547                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              696000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       270970400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       130678                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130678                       # number of overall hits
system.cpu.icache.overall_hits::total          130678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          719                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            719                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          719                       # number of overall misses
system.cpu.icache.overall_misses::total           719                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34104399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34104399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34104399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34104399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       131397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       131397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       131397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       131397                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005472                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005472                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005472                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005472                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47433.100139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47433.100139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47433.100139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47433.100139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27190799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27190799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27190799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27190799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004422                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004422                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46799.998279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46799.998279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46799.998279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46799.998279                       # average overall mshr miss latency
system.cpu.icache.replacements                    580                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130678                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          719                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           719                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34104399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34104399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       131397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       131397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47433.100139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47433.100139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27190799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27190799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46799.998279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46799.998279                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              176770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.447368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            263374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           263374                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282967                       # number of overall hits
system.cpu.dcache.overall_hits::total          282967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          681                       # number of overall misses
system.cpu.dcache.overall_misses::total           681                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32100000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32100000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       283648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       283648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002401                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002401                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002401                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47136.563877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47136.563877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47136.563877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47136.563877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                51                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.dcache.writebacks::total               142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18217200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2764347                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20981547                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47072.868217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47072.868217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47072.868217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53160.519231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47793.956720                       # average overall mshr miss latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24778400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24778400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43243.280977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43243.280977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10992800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10992800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        39260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        39260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7321600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7321600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67792.592593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67792.592593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7224400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7224400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67517.757009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67517.757009                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2764347                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2764347                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53160.519231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53160.519231                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              365377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            249.745044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.557649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.442351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.807185                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.192815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            567735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           567735                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             211                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             143                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 369                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            211                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            143                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           15                       # number of overall hits
system.l2cache.overall_hits::total                369                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           370                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           244                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               651                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          370                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          244                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              651                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     24717600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     16540000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2607963                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43865563                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     24717600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     16540000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2607963                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43865563                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          581                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          387                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1020                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          581                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          387                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1020                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.636833                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.630491                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.711538                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.638235                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.636833                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.630491                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.711538                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.638235                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66804.324324                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67786.885246                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70485.486486                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67381.817204                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66804.324324                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67786.885246                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70485.486486                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67381.817204                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             48                       # number of writebacks
system.l2cache.writebacks::total                   48                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          370                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          370                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          243                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     21765600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     14539600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2311963                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38617163                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     21765600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     14539600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2311963                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38796359                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.636833                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.627907                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.711538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.637255                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.636833                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.627907                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.711538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.640196                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58825.945946                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59833.744856                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62485.486486                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59411.020000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58825.945946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59833.744856                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62485.486486                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59412.494640                       # average overall mshr miss latency
system.l2cache.replacements                       662                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          142                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          142                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          142                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          142                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59732                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          102                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            102                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7052800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7052800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          107                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.953271                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.953271                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69145.098039                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69145.098039                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          102                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          102                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6236800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6236800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.953271                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.953271                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61145.098039                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61145.098039                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          211                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          138                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          364                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          142                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          549                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24717600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9487200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2607963                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     36812763                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          913                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.636833                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.507143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.711538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.601314                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66804.324324                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66811.267606                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70485.486486                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67054.213115                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          141                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          548                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     21765600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8302800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2311963                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     32380363                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.636833                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.503571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.711538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.600219                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58825.945946                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58885.106383                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62485.486486                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59088.253650                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14333                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4758                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.012400                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.606602                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1099.067547                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1909.863846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.568564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.893441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268327                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033421                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          966                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          938                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2646                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.235840                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.764160                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                16958                       # Number of tag accesses
system.l2cache.tags.data_accesses               16958                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    270970400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3072                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              243                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  652                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            48                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  48                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           87153431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           57393723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      8738962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       708564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              153994680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      87153431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          87153431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11337032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11337032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11337032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          87153431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          57393723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      8738962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       708564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             165331712                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
