<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.10.0" xml:lang="en-US">
  <compounddef id="struct_f_m_c___bank5__6___type_def" kind="struct" language="C++" prot="public">
    <compoundname>FMC_Bank5_6_TypeDef</compoundname>
    <includes refid="stm32f429xx_8h" local="no">stm32f429xx.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_f_m_c___bank5__6___type_def_1a252c4ada37ac883b8e4fe0b08c781d0b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMC_Bank5_6_TypeDef::SDCR[2]</definition>
        <argsstring>[2]</argsstring>
        <name>SDCR</name>
        <qualifiedname>FMC_Bank5_6_TypeDef::SDCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDRAM Control registers , Address offset: 0x140-0x144 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="563" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_f_m_c___bank5__6___type_def_1a8438638391415aaa0dc96714f28915ae" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMC_Bank5_6_TypeDef::SDTR[2]</definition>
        <argsstring>[2]</argsstring>
        <name>SDTR</name>
        <qualifiedname>FMC_Bank5_6_TypeDef::SDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDRAM Timing registers , Address offset: 0x148-0x14C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="564" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="564" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_f_m_c___bank5__6___type_def_1ad328f49a71561cd3f159af6faf65a641" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMC_Bank5_6_TypeDef::SDCMR</definition>
        <argsstring></argsstring>
        <name>SDCMR</name>
        <qualifiedname>FMC_Bank5_6_TypeDef::SDCMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDRAM Command Mode register, Address offset: 0x150 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="565" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="565" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_f_m_c___bank5__6___type_def_1ac1887d031d16c1bf2c0a51ee9001f886" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMC_Bank5_6_TypeDef::SDRTR</definition>
        <argsstring></argsstring>
        <name>SDRTR</name>
        <qualifiedname>FMC_Bank5_6_TypeDef::SDRTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDRAM Refresh Timer register, Address offset: 0x154 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="566" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="566" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_f_m_c___bank5__6___type_def_1a9f268f86cf706c2c78d8a6a9fbe9d9a3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMC_Bank5_6_TypeDef::SDSR</definition>
        <argsstring></argsstring>
        <name>SDSR</name>
        <qualifiedname>FMC_Bank5_6_TypeDef::SDSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDRAM Status register, Address offset: 0x158 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="567" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="567" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>Flexible Memory Controller Bank5_6. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Inc/stm32f429xx.h" line="561" column="1" bodyfile="Inc/stm32f429xx.h" bodystart="562" bodyend="568"/>
    <listofallmembers>
      <member refid="struct_f_m_c___bank5__6___type_def_1ad328f49a71561cd3f159af6faf65a641" prot="public" virt="non-virtual"><scope>FMC_Bank5_6_TypeDef</scope><name>SDCMR</name></member>
      <member refid="struct_f_m_c___bank5__6___type_def_1a252c4ada37ac883b8e4fe0b08c781d0b" prot="public" virt="non-virtual"><scope>FMC_Bank5_6_TypeDef</scope><name>SDCR</name></member>
      <member refid="struct_f_m_c___bank5__6___type_def_1ac1887d031d16c1bf2c0a51ee9001f886" prot="public" virt="non-virtual"><scope>FMC_Bank5_6_TypeDef</scope><name>SDRTR</name></member>
      <member refid="struct_f_m_c___bank5__6___type_def_1a9f268f86cf706c2c78d8a6a9fbe9d9a3" prot="public" virt="non-virtual"><scope>FMC_Bank5_6_TypeDef</scope><name>SDSR</name></member>
      <member refid="struct_f_m_c___bank5__6___type_def_1a8438638391415aaa0dc96714f28915ae" prot="public" virt="non-virtual"><scope>FMC_Bank5_6_TypeDef</scope><name>SDTR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
