DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "unisim"
unitName "all"
itemName ""
)
(DmPackageRef
library "UNISIM"
unitName "VCOMPONENTS"
)
]
instances [
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 1730,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "adff"
elements [
]
mwi 1
uid 2056,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "adff"
elements [
]
mwi 1
uid 2065,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 2161,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"unisim"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not"
)
(vvPair
variable "date"
value "01/25/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "idelay_block_not"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "idelay_block_not"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/idelay_block_not/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:47:38"
)
(vvPair
variable "unit"
value "idelay_block_not"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,42000,70000,43000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,42000,63400,43000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "70000,38000,74000,39000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "70200,38000,73100,39000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,40000,70000,41000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,40000,63100,41000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,40000,53000,41000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,40000,50900,41000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "70000,39000,90000,43000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "70200,39200,79300,40200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,38000,90000,39000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,38000,75800,39000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,38000,70000,40000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "56050,38500,62950,39500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,41000,53000,42000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,41000,51200,42000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,42000,53000,43000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,42000,51900,43000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,41000,70000,42000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,41000,64200,42000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "49000,38000,90000,43000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 494,0
shape (CompositeShape
uid 495,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 496,0
sl 0
ro 270
xt "32000,18625,33500,19375"
)
(Line
uid 497,0
sl 0
ro 270
xt "33500,19000,34000,19000"
pts [
"33500,19000"
"34000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 498,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
isHidden 1
)
xt "27400,18500,31000,19500"
st "ddrdata_i"
ju 2
blo "31000,19300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 534,0
decl (Decl
n "rst"
t "std_logic"
o 6
suid 7,0
)
declText (MLText
uid 535,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,-2600,30500,-1400"
st "rst       : std_logic"
)
)
*14 (Net
uid 544,0
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
suid 9,0
)
declText (MLText
uid 545,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,-3800,32200,-2600"
st "ddrdata_i : std_logic"
)
)
*15 (Net
uid 560,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
declText (MLText
uid 561,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,-5000,30700,-3800"
st "clk       : std_logic"
)
)
*16 (PortIoIn
uid 619,0
shape (CompositeShape
uid 620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 621,0
sl 0
ro 270
xt "42000,15625,43500,16375"
)
(Line
uid 622,0
sl 0
ro 270
xt "43500,16000,44000,16000"
pts [
"43500,16000"
"44000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
isHidden 1
)
xt "40000,15500,41000,16500"
st "rst"
ju 2
blo "41000,16300"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 805,0
shape (CompositeShape
uid 806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 807,0
sl 0
ro 270
xt "42000,14625,43500,15375"
)
(Line
uid 808,0
sl 0
ro 270
xt "43500,15000,44000,15000"
pts [
"43500,15000"
"44000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 809,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
isHidden 1
)
xt "40000,14500,41000,15500"
st "clk"
ju 2
blo "41000,15300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 854,0
decl (Decl
n "HI"
t "std_logic"
o 11
suid 19,0
)
declText (MLText
uid 855,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*19 (Net
uid 856,0
decl (Decl
n "LO"
t "std_logic"
o 12
suid 20,0
)
declText (MLText
uid 857,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*20 (Net
uid 916,0
decl (Decl
n "stream0_o"
t "std_logic"
o 9
suid 28,0
)
declText (MLText
uid 917,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*21 (Net
uid 918,0
decl (Decl
n "stream1_o"
t "std_logic"
o 10
suid 29,0
)
declText (MLText
uid 919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*22 (PortIoOut
uid 920,0
shape (CompositeShape
uid 921,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 922,0
sl 0
ro 270
xt "87500,16625,89000,17375"
)
(Line
uid 923,0
sl 0
ro 270
xt "87000,17000,87500,17000"
pts [
"87000,17000"
"87500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 924,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 925,0
va (VaSet
isHidden 1
)
xt "90000,16500,93900,17500"
st "stream0_o"
blo "90000,17300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 926,0
shape (CompositeShape
uid 927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 928,0
sl 0
ro 270
xt "87500,17625,89000,18375"
)
(Line
uid 929,0
sl 0
ro 270
xt "87000,18000,87500,18000"
pts [
"87000,18000"
"87500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 930,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 931,0
va (VaSet
isHidden 1
)
xt "90000,17500,93900,18500"
st "stream1_o"
blo "90000,18300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 1519,0
decl (Decl
n "stream0"
t "std_logic"
o 15
suid 35,0
)
declText (MLText
uid 1520,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*25 (Net
uid 1521,0
decl (Decl
n "stream1"
t "std_logic"
o 16
suid 36,0
)
declText (MLText
uid 1522,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*26 (HdlText
uid 1523,0
optionalChildren [
*27 (EmbeddedText
uid 1528,0
commentText (CommentText
uid 1529,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1530,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "60000,22000,90000,25000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1531,0
va (VaSet
font "clean,8,0"
)
xt "60200,22200,89700,24600"
st "
-- eb1 1
stream0_o <= stream1 when (str_swap_i = '1') else stream0;
stream1_o <= stream0 when (str_swap_i = '1') else stream1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 1524,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,16000,76000,22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1525,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 1526,0
va (VaSet
font "charter,8,0"
)
xt "73300,17000,74700,18000"
st "eb1"
blo "73300,17800"
tm "HdlTextNameMgr"
)
*29 (Text
uid 1527,0
va (VaSet
font "charter,8,0"
)
xt "73300,18000,73800,19000"
st "1"
blo "73300,18800"
tm "HdlTextNumberMgr"
)
]
)
)
*30 (PortIoIn
uid 1536,0
shape (CompositeShape
uid 1537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1538,0
sl 0
ro 270
xt "62000,19625,63500,20375"
)
(Line
uid 1539,0
sl 0
ro 270
xt "63500,20000,64000,20000"
pts [
"63500,20000"
"64000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1540,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1541,0
va (VaSet
isHidden 1
)
xt "56400,19500,61000,20500"
st "str_swap_i"
ju 2
blo "61000,20300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 1550,0
decl (Decl
n "str_swap_i"
t "std_logic"
o 7
suid 38,0
)
declText (MLText
uid 1551,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*32 (SaComponent
uid 1730,0
optionalChildren [
*33 (CptPort
uid 1739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,38625,38750,39375"
)
tg (CPTG
uid 1741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1742,0
va (VaSet
font "courier,8,0"
)
xt "36000,38550,37000,39450"
st "hi"
ju 2
blo "37000,39250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*34 (CptPort
uid 1743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,39625,38750,40375"
)
tg (CPTG
uid 1745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1746,0
va (VaSet
font "courier,8,0"
)
xt "36000,39550,37000,40450"
st "lo"
ju 2
blo "37000,40250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 1731,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,38000,38000,41000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 1732,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 1733,0
va (VaSet
font "courier,8,1"
)
xt "33600,41000,36100,41900"
st "utils"
blo "33600,41700"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 1734,0
va (VaSet
font "courier,8,1"
)
xt "33600,41900,37100,42800"
st "m_power"
blo "33600,42600"
tm "CptNameMgr"
)
*37 (Text
uid 1735,0
va (VaSet
font "courier,8,1"
)
xt "33600,42800,37100,43700"
st "Umpower"
blo "33600,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1736,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1737,0
text (MLText
uid 1738,0
va (VaSet
font "courier,8,0"
)
xt "34500,30000,34500,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (MWC
uid 2056,0
optionalChildren [
*39 (CptPort
uid 2017,0
optionalChildren [
*40 (Line
uid 2021,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,19000,49000,19000"
pts [
"48000,19000"
"49000,19000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2018,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,18625,48000,19375"
)
tg (CPTG
uid 2019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2020,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49112,18522,49612,19422"
st "d"
blo "49112,19222"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic"
o 2
suid 1,0
)
)
)
*41 (CptPort
uid 2022,0
optionalChildren [
*42 (Line
uid 2026,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "53000,15000,54000,15000"
pts [
"54000,15000"
"53000,15000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2023,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54000,14625,54750,15375"
)
tg (CPTG
uid 2024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2025,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "52396,14539,52896,15439"
st "q"
ju 2
blo "52896,15239"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q"
t "std_logic"
o 15
suid 2,0
)
)
)
*43 (CptPort
uid 2032,0
optionalChildren [
*44 (Line
uid 2036,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,15000,49000,15000"
pts [
"48000,15000"
"49000,15000"
]
)
*45 (FFT
pts [
"49750,15000"
"49000,15375"
"49000,14625"
]
uid 2037,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "49000,14625,49750,15375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2033,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,14625,48000,15375"
)
tg (CPTG
uid 2034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2035,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49890,14125,51390,15025"
st "clk"
blo "49890,14825"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 4,0
)
)
)
*46 (CptPort
uid 2044,0
optionalChildren [
*47 (Line
uid 2048,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,16000,49000,16000"
pts [
"48000,16000"
"49000,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2045,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,15625,48000,16375"
)
tg (CPTG
uid 2046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2047,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49120,15720,50620,16620"
st "rst"
blo "49120,16420"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 6,0
)
)
)
*48 (CommentGraphic
uid 2054,0
shape (CustomPolygon
pts [
"49000,14000"
"53000,14000"
"53000,20000"
"49000,20000"
"49000,14000"
]
uid 2055,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "49000,14000,53000,20000"
)
oxt "7000,7000,11000,13000"
)
]
shape (Rectangle
uid 2057,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "48000,13000,54000,21000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,14000"
ttg (MlTextGroup
uid 2058,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 2059,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,19200,57850,20100"
st "moduleware"
blo "52350,19900"
)
*50 (Text
uid 2060,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,20100,54350,21000"
st "adff"
blo "52350,20800"
)
*51 (Text
uid 2061,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,20100,53850,21000"
st "U_0"
blo "52350,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2062,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2063,0
text (MLText
uid 2064,0
va (VaSet
font "courier,8,0"
)
xt "45000,-1700,45000,-1700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
dp [
*52 (CptPort
uid 2038,0
optionalChildren [
*53 (Line
uid 2042,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "53000,19000,54000,19000"
pts [
"54000,19000"
"53000,19000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "54000,18625,54750,19375"
)
tg (CPTG
uid 2040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2041,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "51896,18499,52896,19399"
st "qb"
ju 2
blo "52896,19199"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "qb"
t "std_logic"
o 15
suid 5,0
)
)
)
*54 (CptPort
uid 2027,0
optionalChildren [
*55 (Line
uid 2031,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "48000,17000,49000,17000"
pts [
"48000,17000"
"49000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "47250,16625,48000,17375"
)
tg (CPTG
uid 2029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2030,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49112,16493,51112,17393"
st "load"
blo "49112,17193"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 0
suid 3,0
)
)
)
*56 (CptPort
uid 2049,0
optionalChildren [
*57 (Line
uid 2053,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "51000,20000,51000,21000"
pts [
"51000,21000"
"51000,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2050,0
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "50625,21000,51375,21750"
)
tg (CPTG
uid 2051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2052,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "50450,19000,51950,19900"
st "set"
blo "50450,19700"
)
)
thePort (LogicalPort
decl (Decl
n "set"
t "std_logic"
o 0
suid 7,0
)
)
)
]
prms (Property
optionalChildren [
*58 (Property
pclass "param"
pname "load_type"
pvalue "2"
ptn "String"
)
*59 (Property
pclass "param"
pname "qb_type"
pvalue "1"
ptn "String"
)
*60 (Property
pclass "param"
pname "rst_type"
pvalue "1"
ptn "String"
)
*61 (Property
pclass "param"
pname "set_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*62 (MWC
uid 2065,0
optionalChildren [
*63 (CptPort
uid 2074,0
optionalChildren [
*64 (Line
uid 2078,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,27000,49000,27000"
pts [
"48000,27000"
"49000,27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2075,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,26625,48000,27375"
)
tg (CPTG
uid 2076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2077,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49112,26522,49612,27422"
st "d"
blo "49112,27222"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic"
o 2
)
)
)
*65 (CptPort
uid 2079,0
optionalChildren [
*66 (Line
uid 2083,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "53000,23000,54000,23000"
pts [
"54000,23000"
"53000,23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2080,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54000,22625,54750,23375"
)
tg (CPTG
uid 2081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2082,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "52396,22539,52896,23439"
st "q"
ju 2
blo "52896,23239"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q"
t "std_logic"
o 16
)
)
)
*67 (CptPort
uid 2084,0
optionalChildren [
*68 (Line
uid 2088,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,23000,48092,23000"
pts [
"48000,23000"
"48092,23000"
]
)
*69 (FFT
pts [
"49750,23000"
"49000,23375"
"49000,22625"
]
uid 2089,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "49000,22625,49750,23375"
)
*70 (Circle
uid 2097,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "48092,22546,49000,23454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2085,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,22625,48000,23375"
)
tg (CPTG
uid 2086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2087,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49890,22125,51390,23025"
st "clk"
blo "49890,22825"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*71 (CptPort
uid 2090,0
optionalChildren [
*72 (Line
uid 2094,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "48000,24000,49000,24000"
pts [
"48000,24000"
"49000,24000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2091,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,23625,48000,24375"
)
tg (CPTG
uid 2092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2093,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "49120,23720,50620,24620"
st "rst"
blo "49120,24420"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*73 (CommentGraphic
uid 2095,0
shape (CustomPolygon
pts [
"49000,22000"
"53000,22000"
"53000,28000"
"49000,28000"
"49000,22000"
]
uid 2096,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "49000,22000,53000,28000"
)
oxt "7000,7000,11000,13000"
)
]
shape (Rectangle
uid 2066,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "48000,21000,54000,29000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,14000"
ttg (MlTextGroup
uid 2067,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 2068,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,27200,57850,28100"
st "moduleware"
blo "52350,27900"
)
*75 (Text
uid 2069,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,28100,54350,29000"
st "adff"
blo "52350,28800"
)
*76 (Text
uid 2070,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52350,28100,53850,29000"
st "U_2"
blo "52350,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2071,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2072,0
text (MLText
uid 2073,0
va (VaSet
font "courier,8,0"
)
xt "45000,6300,45000,6300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
dp [
*77 (CptPort
optionalChildren [
*78 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "53000,27000,54000,27000"
pts [
"54000,27000"
"53000,27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "54000,26625,54750,27375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "51896,26499,52896,27399"
st "qb"
ju 2
blo "52896,27199"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "qb"
t "std_logic"
o 16
)
)
)
*79 (CptPort
optionalChildren [
*80 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "48000,25000,49000,25000"
pts [
"48000,25000"
"49000,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "47250,24625,48000,25375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "49112,24493,51112,25393"
st "load"
blo "49112,25193"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 0
)
)
)
*81 (CptPort
optionalChildren [
*82 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "51000,28000,51000,29000"
pts [
"51000,29000"
"51000,28000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "50625,29000,51375,29750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "50450,27000,51950,27900"
st "set"
blo "50450,27700"
)
)
thePort (LogicalPort
decl (Decl
n "set"
t "std_logic"
o 0
)
)
)
]
prms (Property
optionalChildren [
*83 (Property
pclass "param"
pname "load_type"
pvalue "2"
ptn "String"
)
*84 (Property
pclass "param"
pname "qb_type"
pvalue "1"
ptn "String"
)
*85 (Property
pclass "param"
pname "rst_type"
pvalue "1"
ptn "String"
)
*86 (Property
pclass "param"
pname "set_type"
pvalue "4"
ptn "String"
)
*87 (Property
pclass "param"
pname "clk_type"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*88 (MWC
uid 2161,0
optionalChildren [
*89 (CptPort
uid 2170,0
optionalChildren [
*90 (Line
uid 2175,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "49000,33000,50000,33000"
pts [
"49000,33000"
"50000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2171,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "48250,32625,49000,33375"
)
tg (CPTG
uid 2172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2173,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "46000,32500,47500,33400"
st "din"
blo "46000,33200"
)
s (Text
uid 2174,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "46000,33400,46000,33400"
blo "46000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 2
)
)
)
*91 (CptPort
uid 2176,0
optionalChildren [
*92 (Line
uid 2181,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "53000,33000,54000,33000"
pts [
"54000,33000"
"53000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2177,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54000,32625,54750,33375"
)
tg (CPTG
uid 2178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2179,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "55000,32500,57000,33400"
st "dout"
ju 2
blo "57000,33200"
)
s (Text
uid 2180,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "57000,33400,57000,33400"
ju 2
blo "57000,33400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 11
)
)
)
*93 (Grouping
uid 2182,0
optionalChildren [
*94 (CommentGraphic
uid 2184,0
shape (CustomPolygon
pts [
"50000,31000"
"53000,33000"
"50000,35000"
"50000,31000"
]
uid 2185,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "50000,31000,53000,35000"
)
oxt "7000,6000,10000,10000"
)
*95 (CommentText
uid 2186,0
shape (Rectangle
uid 2187,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "50000,32000,52250,34000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 2188,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "50125,32550,52125,33450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 2183,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "50000,31000,53000,35000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 2162,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "49000,31000,54000,35000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 2163,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 2164,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51350,33200,56850,34100"
st "moduleware"
blo "51350,33900"
)
*97 (Text
uid 2165,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51350,34100,53350,35000"
st "buff"
blo "51350,34800"
)
*98 (Text
uid 2166,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51350,34100,52850,35000"
st "U_1"
blo "51350,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2167,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2168,0
text (MLText
uid 2169,0
va (VaSet
font "courier,8,0"
)
xt "46000,12300,46000,12300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*99 (PortIoOut
uid 2189,0
shape (CompositeShape
uid 2190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2191,0
sl 0
ro 270
xt "68500,32625,70000,33375"
)
(Line
uid 2192,0
sl 0
ro 270
xt "68000,33000,68500,33000"
pts [
"68000,33000"
"68500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2193,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2194,0
va (VaSet
isHidden 1
)
xt "71000,32500,80900,33500"
st "dbg_ddrdata_idelayed_o"
blo "71000,33300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 2199,0
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 11
suid 39,0
)
declText (MLText
uid 2200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*101 (Wire
uid 502,0
optionalChildren [
*102 (BdJunction
uid 2102,0
ps "OnConnectorStrategy"
shape (Circle
uid 2103,0
va (VaSet
vasetType 1
)
xt "40600,18600,41400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 503,0
va (VaSet
vasetType 3
)
xt "34000,19000,48000,19000"
pts [
"48000,19000"
"34000,19000"
]
)
start &39
end &12
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "34000,18000,37600,19000"
st "ddrdata_i"
blo "34000,18800"
tm "WireNameMgr"
)
)
on &14
)
*103 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "44000,16000,48000,16000"
pts [
"44000,16000"
"48000,16000"
]
)
start &16
end &46
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "44000,15000,45000,16000"
st "rst"
blo "44000,15800"
tm "WireNameMgr"
)
)
on &13
)
*104 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
)
xt "44000,15000,48000,15000"
pts [
"44000,15000"
"48000,15000"
]
)
start &17
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 816,0
va (VaSet
)
xt "44000,14000,45000,15000"
st "clk"
blo "44000,14800"
tm "WireNameMgr"
)
)
on &15
)
*105 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "76000,17000,87000,17000"
pts [
"76000,17000"
"87000,17000"
]
)
start &26
end &22
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 907,0
va (VaSet
)
xt "77000,16000,80900,17000"
st "stream0_o"
blo "77000,16800"
tm "WireNameMgr"
)
)
on &20
)
*106 (Wire
uid 910,0
shape (OrthoPolyLine
uid 911,0
va (VaSet
vasetType 3
)
xt "76000,18000,87000,18000"
pts [
"76000,18000"
"87000,18000"
]
)
start &26
end &23
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "77000,17000,80900,18000"
st "stream1_o"
blo "77000,17800"
tm "WireNameMgr"
)
)
on &21
)
*107 (Wire
uid 1503,0
shape (OrthoPolyLine
uid 1504,0
va (VaSet
vasetType 3
)
xt "54000,18000,70000,23000"
pts [
"54000,23000"
"58000,23000"
"58000,18000"
"70000,18000"
]
)
start &65
end &26
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1510,0
va (VaSet
)
xt "59000,17000,61900,18000"
st "stream1"
blo "59000,17800"
tm "WireNameMgr"
)
)
on &25
)
*108 (Wire
uid 1511,0
shape (OrthoPolyLine
uid 1512,0
va (VaSet
vasetType 3
)
xt "54000,15000,70000,17000"
pts [
"54000,15000"
"58000,15000"
"58000,17000"
"70000,17000"
]
)
start &41
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1518,0
va (VaSet
)
xt "59000,16000,61900,17000"
st "stream0"
blo "59000,16800"
tm "WireNameMgr"
)
)
on &24
)
*109 (Wire
uid 1544,0
shape (OrthoPolyLine
uid 1545,0
va (VaSet
vasetType 3
)
xt "64000,20000,70000,20000"
pts [
"64000,20000"
"70000,20000"
]
)
start &30
end &26
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1549,0
va (VaSet
)
xt "64000,19000,68600,20000"
st "str_swap_i"
blo "64000,19800"
tm "WireNameMgr"
)
)
on &31
)
*110 (Wire
uid 1747,0
shape (OrthoPolyLine
uid 1748,0
va (VaSet
vasetType 3
)
xt "38750,39000,42000,39000"
pts [
"38750,39000"
"42000,39000"
]
)
start &33
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1752,0
va (VaSet
)
xt "40000,38000,40800,39000"
st "HI"
blo "40000,38800"
tm "WireNameMgr"
)
)
on &18
)
*111 (Wire
uid 1753,0
shape (OrthoPolyLine
uid 1754,0
va (VaSet
vasetType 3
)
xt "38750,40000,42000,40000"
pts [
"38750,40000"
"42000,40000"
]
)
start &34
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
)
xt "40000,39000,41100,40000"
st "LO"
blo "40000,39800"
tm "WireNameMgr"
)
)
on &19
)
*112 (Wire
uid 2098,0
optionalChildren [
*113 (BdJunction
uid 2205,0
ps "OnConnectorStrategy"
shape (Circle
uid 2206,0
va (VaSet
vasetType 1
)
xt "40600,26600,41400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2099,0
va (VaSet
vasetType 3
)
xt "41000,19000,48000,27000"
pts [
"41000,19000"
"41000,27000"
"48000,27000"
]
)
start &102
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2101,0
va (VaSet
)
xt "44000,26000,47600,27000"
st "ddrdata_i"
blo "44000,26800"
tm "WireNameMgr"
)
)
on &14
)
*114 (Wire
uid 2104,0
shape (OrthoPolyLine
uid 2105,0
va (VaSet
vasetType 3
)
xt "43000,24000,48000,24000"
pts [
"43000,24000"
"48000,24000"
]
)
end &71
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2111,0
va (VaSet
)
xt "44000,23000,45000,24000"
st "rst"
blo "44000,23800"
tm "WireNameMgr"
)
)
on &13
)
*115 (Wire
uid 2112,0
shape (OrthoPolyLine
uid 2113,0
va (VaSet
vasetType 3
)
xt "43000,23000,48000,23000"
pts [
"43000,23000"
"48000,23000"
]
)
end &67
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2119,0
va (VaSet
)
xt "44000,22000,45000,23000"
st "clk"
blo "44000,22800"
tm "WireNameMgr"
)
)
on &15
)
*116 (Wire
uid 2195,0
shape (OrthoPolyLine
uid 2196,0
va (VaSet
vasetType 3
)
xt "54000,33000,68000,33000"
pts [
"54000,33000"
"68000,33000"
]
)
start &91
end &99
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2198,0
va (VaSet
)
xt "57000,32000,66900,33000"
st "dbg_ddrdata_idelayed_o"
blo "57000,32800"
tm "WireNameMgr"
)
)
on &100
)
*117 (Wire
uid 2201,0
shape (OrthoPolyLine
uid 2202,0
va (VaSet
vasetType 3
)
xt "41000,27000,49000,33000"
pts [
"41000,27000"
"41000,33000"
"49000,33000"
]
)
start &113
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2204,0
va (VaSet
)
xt "44000,32000,47600,33000"
st "ddrdata_i"
blo "44000,32800"
tm "WireNameMgr"
)
)
on &14
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *118 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,-5900,6500,-5000"
st "Package List"
blo "0,-5200"
)
*120 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,-5000,12700,2000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library unisim;
use unisim.all;
use UNISIM.VCOMPONENTS.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*122 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*123 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*124 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*125 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*126 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*127 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "31055,11350,91301,56154"
cachedDiagramExtent "0,-7000,93900,43700"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-51000"
lastUid 2208,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*129 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*130 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*132 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*133 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*135 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*136 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*138 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*139 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*141 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*142 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*144 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*146 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*148 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,-7000,25500,-6000"
st "Declarations"
blo "20000,-6200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,-6000,22400,-5000"
st "Ports:"
blo "20000,-5200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,-7000,23700,-6000"
st "Pre User:"
blo "20000,-6200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,-7000,20000,-7000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,-6000,27200,-5000"
st "Diagram Signals:"
blo "20000,-5200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,-7000,24700,-6000"
st "Post User:"
blo "20000,-6200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,-7000,20000,-7000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 39,0
usingSuid 1
emptyRow *149 (LEmptyRow
)
uid 54,0
optionalChildren [
*150 (RefLabelRowHdr
)
*151 (TitleRowHdr
)
*152 (FilterRowHdr
)
*153 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*154 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*155 (GroupColHdr
tm "GroupColHdrMgr"
)
*156 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*157 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*158 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*159 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*160 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*161 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*162 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 7,0
)
)
uid 578,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
suid 9,0
)
)
uid 582,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
uid 584,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 11
suid 19,0
)
)
uid 894,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 12
suid 20,0
)
)
uid 896,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 9
suid 28,0
)
)
uid 932,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 10
suid 29,0
)
)
uid 934,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stream0"
t "std_logic"
o 15
suid 35,0
)
)
uid 1532,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stream1"
t "std_logic"
o 16
suid 36,0
)
)
uid 1534,0
)
*171 (LeafLogPort
port (LogicalPort
decl (Decl
n "str_swap_i"
t "std_logic"
o 7
suid 38,0
)
)
uid 1552,0
)
*172 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 11
suid 39,0
)
)
uid 2207,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*173 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *174 (MRCItem
litem &149
pos 11
dimension 20
)
uid 69,0
optionalChildren [
*175 (MRCItem
litem &150
pos 0
dimension 20
uid 70,0
)
*176 (MRCItem
litem &151
pos 1
dimension 23
uid 71,0
)
*177 (MRCItem
litem &152
pos 2
hidden 1
dimension 20
uid 72,0
)
*178 (MRCItem
litem &162
pos 2
dimension 20
uid 579,0
)
*179 (MRCItem
litem &163
pos 0
dimension 20
uid 583,0
)
*180 (MRCItem
litem &164
pos 1
dimension 20
uid 585,0
)
*181 (MRCItem
litem &165
pos 6
dimension 20
uid 895,0
)
*182 (MRCItem
litem &166
pos 7
dimension 20
uid 897,0
)
*183 (MRCItem
litem &167
pos 3
dimension 20
uid 933,0
)
*184 (MRCItem
litem &168
pos 4
dimension 20
uid 935,0
)
*185 (MRCItem
litem &169
pos 8
dimension 20
uid 1533,0
)
*186 (MRCItem
litem &170
pos 9
dimension 20
uid 1535,0
)
*187 (MRCItem
litem &171
pos 5
dimension 20
uid 1553,0
)
*188 (MRCItem
litem &172
pos 10
dimension 20
uid 2208,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*189 (MRCItem
litem &153
pos 0
dimension 20
uid 74,0
)
*190 (MRCItem
litem &155
pos 1
dimension 50
uid 75,0
)
*191 (MRCItem
litem &156
pos 2
dimension 100
uid 76,0
)
*192 (MRCItem
litem &157
pos 3
dimension 50
uid 77,0
)
*193 (MRCItem
litem &158
pos 4
dimension 100
uid 78,0
)
*194 (MRCItem
litem &159
pos 5
dimension 100
uid 79,0
)
*195 (MRCItem
litem &160
pos 6
dimension 50
uid 80,0
)
*196 (MRCItem
litem &161
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *197 (LEmptyRow
)
uid 83,0
optionalChildren [
*198 (RefLabelRowHdr
)
*199 (TitleRowHdr
)
*200 (FilterRowHdr
)
*201 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*202 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*203 (GroupColHdr
tm "GroupColHdrMgr"
)
*204 (NameColHdr
tm "GenericNameColHdrMgr"
)
*205 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*206 (InitColHdr
tm "GenericValueColHdrMgr"
)
*207 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*208 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*209 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *210 (MRCItem
litem &197
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*211 (MRCItem
litem &198
pos 0
dimension 20
uid 98,0
)
*212 (MRCItem
litem &199
pos 1
dimension 23
uid 99,0
)
*213 (MRCItem
litem &200
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*214 (MRCItem
litem &201
pos 0
dimension 20
uid 102,0
)
*215 (MRCItem
litem &203
pos 1
dimension 50
uid 103,0
)
*216 (MRCItem
litem &204
pos 2
dimension 100
uid 104,0
)
*217 (MRCItem
litem &205
pos 3
dimension 100
uid 105,0
)
*218 (MRCItem
litem &206
pos 4
dimension 50
uid 106,0
)
*219 (MRCItem
litem &207
pos 5
dimension 50
uid 107,0
)
*220 (MRCItem
litem &208
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
