19:06:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
19:06:00 INFO  : Registering command handlers for Vitis TCF services
19:06:08 INFO  : XSCT server has started successfully.
19:06:08 INFO  : Successfully done setting XSCT server connection channel  
19:06:08 INFO  : plnx-install-location is set to ''
19:06:10 INFO  : Platform repository initialization has completed.
19:06:17 INFO  : Successfully done setting workspace for the tool. 
19:06:17 INFO  : Successfully done query RDI_DATADIR 
19:07:35 INFO  : Result from executing command 'getProjects': uartTest
19:07:35 INFO  : Result from executing command 'getPlatforms': 
19:08:15 INFO  : Successfully done sdx_reload_mss "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:08:17 INFO  : Successfully done sdx_reload_mss "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:10:03 INFO  : Result from executing command 'getProjects': uartTest
19:10:03 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
19:11:27 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:12:05 INFO  : 'jtag frequency' command is executed.
19:12:05 INFO  : Context for 'APU' is selected.
19:12:05 INFO  : System reset is completed.
19:12:08 INFO  : 'after 3000' command is executed.
19:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:12:10 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:12:10 INFO  : Context for 'APU' is selected.
19:12:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:10 INFO  : Context for 'APU' is selected.
19:12:10 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:12:11 INFO  : 'ps7_init' command is executed.
19:12:12 INFO  : 'ps7_post_config' command is executed.
19:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:12 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:12 INFO  : 'con' command is executed.
19:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:12 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default.tcl'
19:13:46 INFO  : Disconnected from the channel tcfchan#3.
19:17:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
19:17:41 INFO  : XSCT server has started successfully.
19:17:41 INFO  : plnx-install-location is set to ''
19:17:41 INFO  : Successfully done setting XSCT server connection channel  
19:17:41 INFO  : Successfully done setting workspace for the tool. 
19:17:49 INFO  : Registering command handlers for Vitis TCF services
19:17:49 INFO  : Platform repository initialization has completed.
19:17:50 INFO  : Successfully done query RDI_DATADIR 
19:18:50 INFO  : Result from executing command 'getProjects': uartTest
19:18:50 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
19:18:50 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:19:14 INFO  : 'jtag frequency' command is executed.
19:19:14 INFO  : Context for 'APU' is selected.
19:19:14 INFO  : System reset is completed.
19:19:17 INFO  : 'after 3000' command is executed.
19:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:19:19 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:19:19 INFO  : Context for 'APU' is selected.
19:19:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:19 INFO  : Context for 'APU' is selected.
19:19:20 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:19:22 INFO  : 'ps7_init' command is executed.
19:19:22 INFO  : 'ps7_post_config' command is executed.
19:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:22 INFO  : 'con' command is executed.
19:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:22 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_1.tcl'
19:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:20:19 INFO  : 'jtag frequency' command is executed.
19:20:19 INFO  : Context for 'APU' is selected.
19:20:20 INFO  : System reset is completed.
19:20:23 INFO  : 'after 3000' command is executed.
19:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:20:24 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:20:24 INFO  : Context for 'APU' is selected.
19:20:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:25 INFO  : Context for 'APU' is selected.
19:20:25 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:20:26 INFO  : 'ps7_init' command is executed.
19:20:27 INFO  : 'ps7_post_config' command is executed.
19:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:27 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:27 INFO  : 'con' command is executed.
19:20:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:27 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_2.tcl'
19:20:41 INFO  : Disconnected from the channel tcfchan#2.
19:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:20:43 INFO  : 'jtag frequency' command is executed.
19:20:43 INFO  : Context for 'APU' is selected.
19:20:43 INFO  : System reset is completed.
19:20:46 INFO  : 'after 3000' command is executed.
19:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:20:47 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:20:50 INFO  : 'ps7_init' command is executed.
19:20:50 INFO  : 'ps7_post_config' command is executed.
19:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:51 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:51 INFO  : 'con' command is executed.
19:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:51 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_2.tcl'
19:23:19 INFO  : Disconnected from the channel tcfchan#3.
19:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:23:21 INFO  : 'jtag frequency' command is executed.
19:23:21 INFO  : Context for 'APU' is selected.
19:23:21 INFO  : System reset is completed.
19:23:24 INFO  : 'after 3000' command is executed.
19:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:23:25 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:23:25 INFO  : Context for 'APU' is selected.
19:23:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:26 INFO  : Context for 'APU' is selected.
19:23:26 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:23:27 INFO  : 'ps7_init' command is executed.
19:23:27 INFO  : 'ps7_post_config' command is executed.
19:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:28 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:28 INFO  : 'con' command is executed.
19:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:28 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_2.tcl'
19:25:42 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:25:51 WARN  : channel "tcfchan#2" closed
19:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:25:53 INFO  : 'jtag frequency' command is executed.
19:25:53 INFO  : Context for 'APU' is selected.
19:25:53 INFO  : System reset is completed.
19:25:56 INFO  : 'after 3000' command is executed.
19:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:25:58 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:25:58 INFO  : Context for 'APU' is selected.
19:25:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:58 INFO  : Context for 'APU' is selected.
19:25:58 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:26:00 INFO  : 'ps7_init' command is executed.
19:26:00 INFO  : 'ps7_post_config' command is executed.
19:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:00 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : 'con' command is executed.
19:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:01 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_3.tcl'
19:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:26:23 INFO  : 'jtag frequency' command is executed.
19:26:23 INFO  : Context for 'APU' is selected.
19:26:24 INFO  : System reset is completed.
19:26:27 INFO  : 'after 3000' command is executed.
19:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:26:28 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:26:28 INFO  : Context for 'APU' is selected.
19:26:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:28 INFO  : Context for 'APU' is selected.
19:26:28 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:26:30 INFO  : 'ps7_init' command is executed.
19:26:30 INFO  : 'ps7_post_config' command is executed.
19:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:30 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:31 INFO  : 'con' command is executed.
19:26:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:31 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default.tcl'
19:27:22 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:27:36 INFO  : Disconnected from the channel tcfchan#4.
19:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:27:38 INFO  : 'jtag frequency' command is executed.
19:27:38 INFO  : Context for 'APU' is selected.
19:27:38 INFO  : System reset is completed.
19:27:41 INFO  : 'after 3000' command is executed.
19:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:27:43 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:27:43 INFO  : Context for 'APU' is selected.
19:27:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:43 INFO  : Context for 'APU' is selected.
19:27:43 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:27:44 INFO  : 'ps7_init' command is executed.
19:27:45 INFO  : 'ps7_post_config' command is executed.
19:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:45 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:45 INFO  : 'con' command is executed.
19:27:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:45 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_4.tcl'
19:34:35 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:34:57 INFO  : Successfully done sdx_reload_mss "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:35:09 INFO  : (SwPlatform)  Successfully done add_library 
19:35:30 INFO  : (SwPlatform) Successfully done update_mss 
19:35:31 INFO  : Successfully done sdx_reload_mss "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:37:15 INFO  : Result from executing command 'getProjects': uartTest
19:37:15 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
19:37:16 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:37:16 INFO  : Updating application flags with new BSP settings...
19:37:16 INFO  : Successfully updated application flags for project testUART.
19:42:12 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
19:42:24 WARN  : channel "tcfchan#4" closed
19:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
19:42:25 INFO  : 'jtag frequency' command is executed.
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : System reset is completed.
19:42:28 INFO  : 'after 3000' command is executed.
19:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
19:42:30 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
19:42:30 INFO  : Context for 'APU' is selected.
19:42:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
19:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:30 INFO  : Context for 'APU' is selected.
19:42:30 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
19:42:30 INFO  : 'ps7_init' command is executed.
19:42:30 INFO  : 'ps7_post_config' command is executed.
19:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:31 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:31 INFO  : 'con' command is executed.
19:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:31 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_5.tcl'
21:19:51 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:19:58 WARN  : channel "tcfchan#4" closed
21:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:19:59 INFO  : 'jtag frequency' command is executed.
21:19:59 INFO  : Context for 'APU' is selected.
21:19:59 INFO  : System reset is completed.
21:20:02 INFO  : 'after 3000' command is executed.
21:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:20:04 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:20:04 INFO  : Context for 'APU' is selected.
21:20:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:04 INFO  : Context for 'APU' is selected.
21:20:04 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:20:05 INFO  : 'ps7_init' command is executed.
21:20:05 INFO  : 'ps7_post_config' command is executed.
21:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:05 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:05 INFO  : 'con' command is executed.
21:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:05 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_6.tcl'
22:07:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:07:15 INFO  : Disconnected from the channel tcfchan#5.
22:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:07:17 INFO  : 'jtag frequency' command is executed.
22:07:17 INFO  : Context for 'APU' is selected.
22:07:17 INFO  : System reset is completed.
22:07:20 INFO  : 'after 3000' command is executed.
22:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:07:21 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:07:22 INFO  : 'ps7_init' command is executed.
22:07:22 INFO  : 'ps7_post_config' command is executed.
22:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:23 INFO  : 'con' command is executed.
22:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_7.tcl'
22:10:03 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:10:10 WARN  : channel "tcfchan#5" closed
22:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:10:11 INFO  : 'jtag frequency' command is executed.
22:10:11 INFO  : Context for 'APU' is selected.
22:10:11 INFO  : System reset is completed.
22:10:14 INFO  : 'after 3000' command is executed.
22:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:10:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:10:16 INFO  : Context for 'APU' is selected.
22:10:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:16 INFO  : Context for 'APU' is selected.
22:10:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:10:17 INFO  : 'ps7_init' command is executed.
22:10:17 INFO  : 'ps7_post_config' command is executed.
22:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:17 INFO  : 'con' command is executed.
22:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_8.tcl'
22:14:01 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:14:20 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:14:22 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:14:27 WARN  : channel "tcfchan#5" closed
22:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:14:28 INFO  : 'jtag frequency' command is executed.
22:14:28 INFO  : Context for 'APU' is selected.
22:14:28 INFO  : System reset is completed.
22:14:31 INFO  : 'after 3000' command is executed.
22:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:14:33 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:14:33 INFO  : Context for 'APU' is selected.
22:14:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:33 INFO  : Context for 'APU' is selected.
22:14:33 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:14:33 INFO  : 'ps7_init' command is executed.
22:14:33 INFO  : 'ps7_post_config' command is executed.
22:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:33 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:34 INFO  : 'con' command is executed.
22:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:34 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_9.tcl'
15:09:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:09:40 INFO  : Disconnected from the channel tcfchan#7.
15:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:09:42 INFO  : 'jtag frequency' command is executed.
15:09:42 INFO  : Context for 'APU' is selected.
15:09:42 INFO  : System reset is completed.
15:09:45 INFO  : 'after 3000' command is executed.
15:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:09:46 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:09:46 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:47 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:09:47 INFO  : 'ps7_init' command is executed.
15:09:47 INFO  : 'ps7_post_config' command is executed.
15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : 'con' command is executed.
15:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:48 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_10.tcl'
15:11:18 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:11:32 WARN  : channel "tcfchan#7" closed
15:11:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:11:33 INFO  : 'jtag frequency' command is executed.
15:11:33 INFO  : Context for 'APU' is selected.
15:11:33 INFO  : System reset is completed.
15:11:36 INFO  : 'after 3000' command is executed.
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:11:38 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:11:38 INFO  : Context for 'APU' is selected.
15:11:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:38 INFO  : Context for 'APU' is selected.
15:11:38 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:11:39 INFO  : 'ps7_init' command is executed.
15:11:39 INFO  : 'ps7_post_config' command is executed.
15:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:39 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:39 INFO  : 'con' command is executed.
15:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:39 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_11.tcl'
15:12:49 WARN  : channel "tcfchan#7" closed
15:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:12:50 INFO  : 'jtag frequency' command is executed.
15:12:50 INFO  : Context for 'APU' is selected.
15:12:50 INFO  : System reset is completed.
15:12:53 INFO  : 'after 3000' command is executed.
15:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:12:55 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:12:55 INFO  : Context for 'APU' is selected.
15:12:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:55 INFO  : Context for 'APU' is selected.
15:12:55 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:12:56 INFO  : 'ps7_init' command is executed.
15:12:56 INFO  : 'ps7_post_config' command is executed.
15:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:57 INFO  : 'con' command is executed.
15:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:57 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_12.tcl'
15:14:18 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:16:13 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:16:47 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:18:34 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:20:57 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:21:12 INFO  : Disconnected from the channel tcfchan#8.
15:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:21:14 INFO  : 'jtag frequency' command is executed.
15:21:14 INFO  : Context for 'APU' is selected.
15:21:14 INFO  : System reset is completed.
15:21:17 INFO  : 'after 3000' command is executed.
15:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:21:19 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:21:19 INFO  : Context for 'APU' is selected.
15:21:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:19 INFO  : Context for 'APU' is selected.
15:21:19 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:21:21 INFO  : 'ps7_init' command is executed.
15:21:21 INFO  : 'ps7_post_config' command is executed.
15:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:23 INFO  : 'con' command is executed.
15:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_13.tcl'
15:26:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:26:27 WARN  : channel "tcfchan#8" closed
15:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:26:29 INFO  : 'jtag frequency' command is executed.
15:26:30 INFO  : Context for 'APU' is selected.
15:26:30 INFO  : System reset is completed.
15:26:33 INFO  : 'after 3000' command is executed.
15:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:26:36 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:26:36 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:37 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:26:40 INFO  : 'ps7_init' command is executed.
15:26:40 INFO  : 'ps7_post_config' command is executed.
15:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:40 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:41 INFO  : 'con' command is executed.
15:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:41 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_14.tcl'
15:27:23 WARN  : channel "tcfchan#8" closed
15:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:27:25 INFO  : 'jtag frequency' command is executed.
15:27:25 INFO  : Context for 'APU' is selected.
15:27:26 INFO  : System reset is completed.
15:27:29 INFO  : 'after 3000' command is executed.
15:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:27:31 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:27:31 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:31 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:27:34 INFO  : 'ps7_init' command is executed.
15:27:34 INFO  : 'ps7_post_config' command is executed.
15:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:34 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : 'con' command is executed.
15:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_15.tcl'
15:35:13 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:35:40 INFO  : Disconnected from the channel tcfchan#9.
15:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:35:41 INFO  : 'jtag frequency' command is executed.
15:35:41 INFO  : Context for 'APU' is selected.
15:35:41 INFO  : System reset is completed.
15:35:44 INFO  : 'after 3000' command is executed.
15:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:35:46 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:35:46 INFO  : Context for 'APU' is selected.
15:35:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:46 INFO  : Context for 'APU' is selected.
15:35:46 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:35:47 INFO  : 'ps7_init' command is executed.
15:35:47 INFO  : 'ps7_post_config' command is executed.
15:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : 'con' command is executed.
15:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:48 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_16.tcl'
15:41:50 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:42:09 WARN  : channel "tcfchan#9" closed
15:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:42:11 INFO  : 'jtag frequency' command is executed.
15:42:11 INFO  : Context for 'APU' is selected.
15:42:13 INFO  : System reset is completed.
15:42:16 INFO  : 'after 3000' command is executed.
15:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:42:18 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:42:21 INFO  : 'ps7_init' command is executed.
15:42:21 INFO  : 'ps7_post_config' command is executed.
15:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:23 INFO  : 'con' command is executed.
15:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_17.tcl'
15:50:48 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:51:37 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:52:30 WARN  : channel "tcfchan#9" closed
15:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:52:31 INFO  : 'jtag frequency' command is executed.
15:52:31 INFO  : Context for 'APU' is selected.
15:52:32 INFO  : System reset is completed.
15:52:35 INFO  : 'after 3000' command is executed.
15:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:52:36 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:52:36 INFO  : Context for 'APU' is selected.
15:52:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:36 INFO  : Context for 'APU' is selected.
15:52:36 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:52:37 INFO  : 'ps7_init' command is executed.
15:52:37 INFO  : 'ps7_post_config' command is executed.
15:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:38 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:38 INFO  : 'con' command is executed.
15:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:38 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_18.tcl'
15:54:58 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:55:10 INFO  : Disconnected from the channel tcfchan#10.
15:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:55:16 INFO  : 'jtag frequency' command is executed.
15:55:16 INFO  : Context for 'APU' is selected.
15:55:16 INFO  : System reset is completed.
15:55:19 INFO  : 'after 3000' command is executed.
15:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:55:21 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:55:21 INFO  : Context for 'APU' is selected.
15:55:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:21 INFO  : Context for 'APU' is selected.
15:55:21 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:55:22 INFO  : 'ps7_init' command is executed.
15:55:22 INFO  : 'ps7_post_config' command is executed.
15:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:23 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:23 INFO  : 'con' command is executed.
15:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_19.tcl'
15:57:51 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:58:08 WARN  : channel "tcfchan#10" closed
15:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:58:10 INFO  : 'jtag frequency' command is executed.
15:58:10 INFO  : Context for 'APU' is selected.
15:58:10 INFO  : System reset is completed.
15:58:13 INFO  : 'after 3000' command is executed.
15:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:58:15 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:58:15 INFO  : Context for 'APU' is selected.
15:58:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:15 INFO  : Context for 'APU' is selected.
15:58:15 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:58:16 INFO  : 'ps7_init' command is executed.
15:58:16 INFO  : 'ps7_post_config' command is executed.
15:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:17 INFO  : 'con' command is executed.
15:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_20.tcl'
16:04:58 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:05:27 WARN  : channel "tcfchan#10" closed
16:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:05:29 INFO  : 'jtag frequency' command is executed.
16:05:29 INFO  : Context for 'APU' is selected.
16:05:29 INFO  : System reset is completed.
16:05:32 INFO  : 'after 3000' command is executed.
16:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:05:34 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:05:34 INFO  : Context for 'APU' is selected.
16:05:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:34 INFO  : Context for 'APU' is selected.
16:05:34 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:05:35 INFO  : 'ps7_init' command is executed.
16:05:35 INFO  : 'ps7_post_config' command is executed.
16:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:35 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:36 INFO  : 'con' command is executed.
16:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:36 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_21.tcl'
16:07:10 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:07:23 INFO  : Disconnected from the channel tcfchan#11.
16:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:07:25 INFO  : 'jtag frequency' command is executed.
16:07:25 INFO  : Context for 'APU' is selected.
16:07:25 INFO  : System reset is completed.
16:07:28 INFO  : 'after 3000' command is executed.
16:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:07:29 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:07:29 INFO  : Context for 'APU' is selected.
16:07:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:30 INFO  : Context for 'APU' is selected.
16:07:30 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:07:31 INFO  : 'ps7_init' command is executed.
16:07:31 INFO  : 'ps7_post_config' command is executed.
16:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:32 INFO  : 'con' command is executed.
16:07:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:32 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_22.tcl'
16:15:33 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:16:04 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:16:59 WARN  : channel "tcfchan#11" closed
16:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:17:01 INFO  : 'jtag frequency' command is executed.
16:17:01 INFO  : Context for 'APU' is selected.
16:17:02 INFO  : System reset is completed.
16:17:05 INFO  : 'after 3000' command is executed.
16:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:17:06 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:17:06 INFO  : Context for 'APU' is selected.
16:17:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:06 INFO  : Context for 'APU' is selected.
16:17:06 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:17:08 INFO  : 'ps7_init' command is executed.
16:17:08 INFO  : 'ps7_post_config' command is executed.
16:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:09 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:09 INFO  : 'con' command is executed.
16:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:09 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_23.tcl'
16:19:40 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:20:48 WARN  : channel "tcfchan#11" closed
16:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:20:49 INFO  : 'jtag frequency' command is executed.
16:20:49 INFO  : Context for 'APU' is selected.
16:20:49 INFO  : System reset is completed.
16:20:52 INFO  : 'after 3000' command is executed.
16:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:20:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:20:55 INFO  : 'ps7_init' command is executed.
16:20:55 INFO  : 'ps7_post_config' command is executed.
16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:56 INFO  : 'con' command is executed.
16:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_24.tcl'
16:43:58 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:44:14 INFO  : Disconnected from the channel tcfchan#12.
16:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:44:15 INFO  : 'jtag frequency' command is executed.
16:44:15 INFO  : Context for 'APU' is selected.
16:44:15 INFO  : System reset is completed.
16:44:18 INFO  : 'after 3000' command is executed.
16:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:44:20 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:44:20 INFO  : Context for 'APU' is selected.
16:44:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:44:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:20 INFO  : Context for 'APU' is selected.
16:44:20 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:44:21 INFO  : 'ps7_init' command is executed.
16:44:21 INFO  : 'ps7_post_config' command is executed.
16:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:22 INFO  : 'con' command is executed.
16:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:22 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_25.tcl'
17:33:37 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:35:26 WARN  : channel "tcfchan#12" closed
17:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:35:28 INFO  : 'jtag frequency' command is executed.
17:35:28 INFO  : Context for 'APU' is selected.
17:35:28 INFO  : System reset is completed.
17:35:31 INFO  : 'after 3000' command is executed.
17:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:35:32 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:35:34 INFO  : 'ps7_init' command is executed.
17:35:34 INFO  : 'ps7_post_config' command is executed.
17:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:34 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:34 INFO  : 'con' command is executed.
17:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:34 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_26.tcl'
20:32:33 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
20:37:19 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
20:37:45 WARN  : channel "tcfchan#12" closed
20:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
20:37:48 INFO  : 'jtag frequency' command is executed.
20:37:48 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : System reset is completed.
20:37:51 INFO  : 'after 3000' command is executed.
20:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
20:37:53 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
20:37:53 INFO  : Context for 'APU' is selected.
20:37:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
20:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:53 INFO  : Context for 'APU' is selected.
20:37:53 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
20:37:54 INFO  : 'ps7_init' command is executed.
20:37:54 INFO  : 'ps7_post_config' command is executed.
20:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:37:54 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_27.tcl'
20:40:47 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
20:41:20 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
20:48:24 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
20:49:12 INFO  : Disconnected from the channel tcfchan#13.
20:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
20:49:14 INFO  : 'jtag frequency' command is executed.
20:49:14 INFO  : Context for 'APU' is selected.
20:49:14 INFO  : System reset is completed.
20:49:17 INFO  : 'after 3000' command is executed.
20:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
20:49:18 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
20:49:18 INFO  : Context for 'APU' is selected.
20:49:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
20:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:18 INFO  : Context for 'APU' is selected.
20:49:18 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
20:49:19 INFO  : 'ps7_init' command is executed.
20:49:19 INFO  : 'ps7_post_config' command is executed.
20:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:20 INFO  : 'con' command is executed.
20:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:20 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_28.tcl'
21:03:01 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:03:13 WARN  : channel "tcfchan#13" closed
21:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:03:14 INFO  : 'jtag frequency' command is executed.
21:03:14 INFO  : Context for 'APU' is selected.
21:03:14 INFO  : System reset is completed.
21:03:17 INFO  : 'after 3000' command is executed.
21:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:03:19 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:03:19 INFO  : Context for 'APU' is selected.
21:03:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:19 INFO  : Context for 'APU' is selected.
21:03:19 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:03:20 INFO  : 'ps7_init' command is executed.
21:03:20 INFO  : 'ps7_post_config' command is executed.
21:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:21 INFO  : 'con' command is executed.
21:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:21 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_29.tcl'
21:03:41 WARN  : channel "tcfchan#13" closed
21:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:03:43 INFO  : 'jtag frequency' command is executed.
21:03:43 INFO  : Context for 'APU' is selected.
21:03:43 INFO  : System reset is completed.
21:03:46 INFO  : 'after 3000' command is executed.
21:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:03:47 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:03:48 INFO  : Context for 'APU' is selected.
21:03:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:48 INFO  : Context for 'APU' is selected.
21:03:48 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:03:48 INFO  : 'ps7_init' command is executed.
21:03:49 INFO  : 'ps7_post_config' command is executed.
21:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:49 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:49 INFO  : 'con' command is executed.
21:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:49 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_30.tcl'
21:04:09 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:04:27 INFO  : Disconnected from the channel tcfchan#14.
21:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:04:28 INFO  : 'jtag frequency' command is executed.
21:04:28 INFO  : Context for 'APU' is selected.
21:04:28 INFO  : System reset is completed.
21:04:32 INFO  : 'after 3000' command is executed.
21:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:04:33 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:04:33 INFO  : Context for 'APU' is selected.
21:04:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:33 INFO  : Context for 'APU' is selected.
21:04:33 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:04:34 INFO  : 'ps7_init' command is executed.
21:04:34 INFO  : 'ps7_post_config' command is executed.
21:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:35 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:35 INFO  : 'con' command is executed.
21:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_31.tcl'
21:04:56 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:05:27 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:05:53 WARN  : channel "tcfchan#14" closed
21:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:05:54 INFO  : 'jtag frequency' command is executed.
21:05:54 INFO  : Context for 'APU' is selected.
21:05:55 INFO  : System reset is completed.
21:05:58 INFO  : 'after 3000' command is executed.
21:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:05:59 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:05:59 INFO  : Context for 'APU' is selected.
21:05:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:59 INFO  : Context for 'APU' is selected.
21:05:59 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:06:00 INFO  : 'ps7_init' command is executed.
21:06:00 INFO  : 'ps7_post_config' command is executed.
21:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:00 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:01 INFO  : 'con' command is executed.
21:06:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:01 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_32.tcl'
21:09:03 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:09:48 WARN  : channel "tcfchan#14" closed
21:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:09:49 INFO  : 'jtag frequency' command is executed.
21:09:49 INFO  : Context for 'APU' is selected.
21:09:49 INFO  : System reset is completed.
21:09:52 INFO  : 'after 3000' command is executed.
21:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:09:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:09:54 INFO  : Context for 'APU' is selected.
21:09:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:54 INFO  : Context for 'APU' is selected.
21:09:54 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:09:55 INFO  : 'ps7_init' command is executed.
21:09:55 INFO  : 'ps7_post_config' command is executed.
21:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:55 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:56 INFO  : 'con' command is executed.
21:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_33.tcl'
21:19:25 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:21:37 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:23:54 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:42:10 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:42:24 INFO  : Disconnected from the channel tcfchan#15.
21:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:42:26 INFO  : 'jtag frequency' command is executed.
21:42:26 INFO  : Context for 'APU' is selected.
21:42:26 INFO  : System reset is completed.
21:42:29 INFO  : 'after 3000' command is executed.
21:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:42:31 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:42:31 INFO  : Context for 'APU' is selected.
21:42:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:31 INFO  : Context for 'APU' is selected.
21:42:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:42:32 INFO  : 'ps7_init' command is executed.
21:42:32 INFO  : 'ps7_post_config' command is executed.
21:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:33 INFO  : 'con' command is executed.
21:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:33 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_34.tcl'
21:44:49 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:45:05 WARN  : channel "tcfchan#15" closed
21:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:45:07 INFO  : 'jtag frequency' command is executed.
21:45:07 INFO  : Context for 'APU' is selected.
21:45:07 INFO  : System reset is completed.
21:45:10 INFO  : 'after 3000' command is executed.
21:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:45:11 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:45:11 INFO  : Context for 'APU' is selected.
21:45:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:11 INFO  : Context for 'APU' is selected.
21:45:11 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:45:12 INFO  : 'ps7_init' command is executed.
21:45:12 INFO  : 'ps7_post_config' command is executed.
21:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:13 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:13 INFO  : 'con' command is executed.
21:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:13 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_35.tcl'
21:50:11 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:51:16 WARN  : channel "tcfchan#15" closed
21:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:51:17 INFO  : 'jtag frequency' command is executed.
21:51:17 INFO  : Context for 'APU' is selected.
21:51:18 INFO  : System reset is completed.
21:51:21 INFO  : 'after 3000' command is executed.
21:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:51:22 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:51:22 INFO  : Context for 'APU' is selected.
21:51:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:22 INFO  : Context for 'APU' is selected.
21:51:22 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:51:23 INFO  : 'ps7_init' command is executed.
21:51:23 INFO  : 'ps7_post_config' command is executed.
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : 'con' command is executed.
21:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_36.tcl'
21:52:56 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:53:08 INFO  : Disconnected from the channel tcfchan#16.
21:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:53:10 INFO  : 'jtag frequency' command is executed.
21:53:10 INFO  : Context for 'APU' is selected.
21:53:10 INFO  : System reset is completed.
21:53:13 INFO  : 'after 3000' command is executed.
21:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:53:14 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:53:16 INFO  : 'ps7_init' command is executed.
21:53:16 INFO  : 'ps7_post_config' command is executed.
21:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:16 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : 'con' command is executed.
21:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_37.tcl'
22:00:34 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:01:05 WARN  : channel "tcfchan#16" closed
22:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:01:06 INFO  : 'jtag frequency' command is executed.
22:01:06 INFO  : Context for 'APU' is selected.
22:01:06 INFO  : System reset is completed.
22:01:09 INFO  : 'after 3000' command is executed.
22:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:01:11 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:01:11 INFO  : Context for 'APU' is selected.
22:01:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:11 INFO  : Context for 'APU' is selected.
22:01:11 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:01:12 INFO  : 'ps7_init' command is executed.
22:01:12 INFO  : 'ps7_post_config' command is executed.
22:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:12 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:12 INFO  : 'con' command is executed.
22:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:12 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_38.tcl'
22:15:04 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:15:32 WARN  : channel "tcfchan#16" closed
22:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:15:34 INFO  : 'jtag frequency' command is executed.
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : System reset is completed.
22:15:37 INFO  : 'after 3000' command is executed.
22:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:15:39 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:15:39 INFO  : Context for 'APU' is selected.
22:15:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:15:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:39 INFO  : Context for 'APU' is selected.
22:15:39 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:15:40 INFO  : 'ps7_init' command is executed.
22:15:40 INFO  : 'ps7_post_config' command is executed.
22:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:40 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:40 INFO  : 'con' command is executed.
22:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:40 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_39.tcl'
22:16:30 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:16:44 INFO  : Disconnected from the channel tcfchan#17.
22:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:16:47 INFO  : 'jtag frequency' command is executed.
22:16:47 INFO  : Context for 'APU' is selected.
22:16:47 INFO  : System reset is completed.
22:16:51 INFO  : 'after 3000' command is executed.
22:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:16:52 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:16:52 INFO  : Context for 'APU' is selected.
22:16:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:52 INFO  : Context for 'APU' is selected.
22:16:52 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:16:53 INFO  : 'ps7_init' command is executed.
22:16:53 INFO  : 'ps7_post_config' command is executed.
22:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:54 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:54 INFO  : 'con' command is executed.
22:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:54 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_40.tcl'
22:30:32 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:31:25 WARN  : channel "tcfchan#17" closed
22:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:31:26 INFO  : 'jtag frequency' command is executed.
22:31:26 INFO  : Context for 'APU' is selected.
22:31:27 INFO  : System reset is completed.
22:31:30 INFO  : 'after 3000' command is executed.
22:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:31:31 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:31:31 INFO  : Context for 'APU' is selected.
22:31:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:31 INFO  : Context for 'APU' is selected.
22:31:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:31:32 INFO  : 'ps7_init' command is executed.
22:31:32 INFO  : 'ps7_post_config' command is executed.
22:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:33 INFO  : 'con' command is executed.
22:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:33 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_41.tcl'
22:31:56 WARN  : channel "tcfchan#17" closed
22:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:31:57 INFO  : 'jtag frequency' command is executed.
22:31:57 INFO  : Context for 'APU' is selected.
22:31:57 INFO  : System reset is completed.
22:32:00 INFO  : 'after 3000' command is executed.
22:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:32:02 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:32:02 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:02 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:32:03 INFO  : 'ps7_init' command is executed.
22:32:03 INFO  : 'ps7_post_config' command is executed.
22:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:04 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:04 INFO  : 'con' command is executed.
22:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:04 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_42.tcl'
22:32:21 INFO  : Disconnected from the channel tcfchan#18.
22:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:32:22 INFO  : 'jtag frequency' command is executed.
22:32:22 INFO  : Context for 'APU' is selected.
22:32:22 INFO  : System reset is completed.
22:32:25 INFO  : 'after 3000' command is executed.
22:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:32:27 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:32:27 INFO  : Context for 'APU' is selected.
22:32:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:27 INFO  : Context for 'APU' is selected.
22:32:27 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:32:27 INFO  : 'ps7_init' command is executed.
22:32:27 INFO  : 'ps7_post_config' command is executed.
22:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:28 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:28 INFO  : 'con' command is executed.
22:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:28 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_43.tcl'
15:14:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
15:14:35 INFO  : XSCT server has started successfully.
15:14:35 INFO  : Successfully done setting XSCT server connection channel  
15:14:35 INFO  : plnx-install-location is set to ''
15:14:35 INFO  : Successfully done setting workspace for the tool. 
15:14:42 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


15:14:42 INFO  : Platform repository initialization has completed.
15:14:43 INFO  : Registering command handlers for Vitis TCF services
15:14:51 INFO  : Successfully done query RDI_DATADIR 
15:18:55 INFO  : Result from executing command 'getProjects': uartTest
15:18:55 INFO  : Result from executing command 'getPlatforms': 
15:18:56 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:19:29 INFO  : 'jtag frequency' command is executed.
15:19:29 INFO  : Context for 'APU' is selected.
15:19:30 INFO  : System reset is completed.
15:19:33 INFO  : 'after 3000' command is executed.
15:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:19:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:19:34 INFO  : Context for 'APU' is selected.
15:19:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:35 INFO  : Context for 'APU' is selected.
15:19:35 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:19:36 INFO  : 'ps7_init' command is executed.
15:19:36 INFO  : 'ps7_post_config' command is executed.
15:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:36 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:37 INFO  : 'con' command is executed.
15:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:37 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_44.tcl'
15:24:20 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:27:16 INFO  : Hardware specification for platform project 'uartTest' is updated.
15:28:34 INFO  : Result from executing command 'getProjects': uartTest
15:28:34 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
15:29:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:29:18 INFO  : Updating application flags with new BSP settings...
15:29:19 INFO  : Successfully updated application flags for project testUART.
15:29:34 INFO  : Disconnected from the channel tcfchan#2.
15:29:35 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:29:36 INFO  : The file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
15:29:37 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
15:29:37 INFO  : The file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:30:09 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
15:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:30:17 INFO  : 'jtag frequency' command is executed.
15:30:17 INFO  : Context for 'APU' is selected.
15:30:17 INFO  : System reset is completed.
15:30:20 INFO  : 'after 3000' command is executed.
15:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:30:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:30:23 INFO  : 'ps7_init' command is executed.
15:30:23 INFO  : 'ps7_post_config' command is executed.
15:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:23 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:24 INFO  : 'con' command is executed.
15:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:24 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_45.tcl'
15:31:03 INFO  : Disconnected from the channel tcfchan#4.
15:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:31:09 INFO  : 'jtag frequency' command is executed.
15:31:09 INFO  : Context for 'APU' is selected.
15:31:09 INFO  : System reset is completed.
15:31:13 INFO  : 'after 3000' command is executed.
15:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:31:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:31:14 INFO  : Context for 'APU' is selected.
15:31:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:14 INFO  : Context for 'APU' is selected.
15:31:14 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:31:15 INFO  : 'ps7_init' command is executed.
15:31:15 INFO  : 'ps7_post_config' command is executed.
15:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:15 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:15 INFO  : 'con' command is executed.
15:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:15 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_46.tcl'
15:31:43 INFO  : Disconnected from the channel tcfchan#5.
15:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:31:44 INFO  : 'jtag frequency' command is executed.
15:31:44 INFO  : Context for 'APU' is selected.
15:31:45 INFO  : System reset is completed.
15:31:48 INFO  : 'after 3000' command is executed.
15:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:31:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:31:49 INFO  : Context for 'APU' is selected.
15:31:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:49 INFO  : Context for 'APU' is selected.
15:31:49 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:31:50 INFO  : 'ps7_init' command is executed.
15:31:50 INFO  : 'ps7_post_config' command is executed.
15:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:50 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:50 INFO  : 'con' command is executed.
15:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:50 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_47.tcl'
15:44:11 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:45:49 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:48:33 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:48:59 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:51:21 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:52:34 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:54:28 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
15:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:55:14 INFO  : 'jtag frequency' command is executed.
15:55:14 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : System reset is completed.
15:55:17 INFO  : 'after 3000' command is executed.
15:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:55:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:55:18 INFO  : Context for 'APU' is selected.
15:55:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:18 INFO  : Context for 'APU' is selected.
15:55:18 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:55:19 INFO  : 'ps7_init' command is executed.
15:55:19 INFO  : 'ps7_post_config' command is executed.
15:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:19 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:20 INFO  : 'con' command is executed.
15:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:20 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default.tcl'
15:57:09 INFO  : Disconnected from the channel tcfchan#6.
15:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
15:57:15 INFO  : 'jtag frequency' command is executed.
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : System reset is completed.
15:57:18 INFO  : 'after 3000' command is executed.
15:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
15:57:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
15:57:24 INFO  : Context for 'APU' is selected.
15:57:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
15:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:24 INFO  : Context for 'APU' is selected.
15:57:24 INFO  : Sourcing of 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
15:57:30 INFO  : 'ps7_init' command is executed.
15:57:30 INFO  : 'ps7_post_config' command is executed.
15:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 INFO  : The application 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:31 INFO  : 'con' command is executed.
15:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:31 INFO  : Launch script is exported to file 'C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_1.tcl'
16:00:52 WARN  : channel "tcfchan#6" closed
16:00:52 INFO  : Disconnected from the channel tcfchan#7.
16:13:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
16:13:18 INFO  : XSCT server has started successfully.
16:13:18 INFO  : plnx-install-location is set to ''
16:13:18 INFO  : Successfully done setting XSCT server connection channel  
16:13:18 INFO  : Successfully done setting workspace for the tool. 
16:13:24 INFO  : Registering command handlers for Vitis TCF services
16:13:24 INFO  : Platform repository initialization has completed.
16:13:31 INFO  : Successfully done query RDI_DATADIR 
16:27:25 INFO  : Result from executing command 'getProjects': uartTest
16:27:25 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
16:27:25 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:31:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:31:42 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:31:58 INFO  : 'jtag frequency' command is executed.
16:31:58 INFO  : Context for 'APU' is selected.
16:31:58 INFO  : System reset is completed.
16:32:01 INFO  : 'after 3000' command is executed.
16:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:32:02 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:32:03 INFO  : Context for 'APU' is selected.
16:32:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:03 INFO  : Context for 'APU' is selected.
16:32:03 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:32:04 INFO  : 'ps7_init' command is executed.
16:32:04 INFO  : 'ps7_post_config' command is executed.
16:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:04 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:04 INFO  : 'con' command is executed.
16:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:04 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_3.tcl'
16:32:15 INFO  : Disconnected from the channel tcfchan#2.
16:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:32:17 INFO  : 'jtag frequency' command is executed.
16:32:17 INFO  : Context for 'APU' is selected.
16:32:17 INFO  : System reset is completed.
16:32:20 INFO  : 'after 3000' command is executed.
16:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:32:21 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:32:21 INFO  : Context for 'APU' is selected.
16:32:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:21 INFO  : Context for 'APU' is selected.
16:32:21 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:32:22 INFO  : 'ps7_init' command is executed.
16:32:22 INFO  : 'ps7_post_config' command is executed.
16:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:23 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:23 INFO  : 'con' command is executed.
16:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_4.tcl'
16:32:33 INFO  : Disconnected from the channel tcfchan#3.
16:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:32:35 INFO  : 'jtag frequency' command is executed.
16:32:35 INFO  : Context for 'APU' is selected.
16:32:35 INFO  : System reset is completed.
16:32:38 INFO  : 'after 3000' command is executed.
16:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:32:39 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:32:39 INFO  : Context for 'APU' is selected.
16:32:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:39 INFO  : Context for 'APU' is selected.
16:32:39 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:32:40 INFO  : 'ps7_init' command is executed.
16:32:40 INFO  : 'ps7_post_config' command is executed.
16:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:40 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:40 INFO  : 'con' command is executed.
16:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:40 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_5.tcl'
16:44:47 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:45:25 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:45:42 INFO  : Disconnected from the channel tcfchan#4.
16:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:45:44 INFO  : 'jtag frequency' command is executed.
16:45:44 INFO  : Context for 'APU' is selected.
16:45:44 INFO  : System reset is completed.
16:45:47 INFO  : 'after 3000' command is executed.
16:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:45:48 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:45:49 INFO  : 'ps7_init' command is executed.
16:45:49 INFO  : 'ps7_post_config' command is executed.
16:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : 'con' command is executed.
16:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:50 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_6.tcl'
16:50:59 INFO  : Disconnected from the channel tcfchan#5.
16:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:51:00 INFO  : 'jtag frequency' command is executed.
16:51:00 INFO  : Context for 'APU' is selected.
16:51:00 INFO  : System reset is completed.
16:51:03 INFO  : 'after 3000' command is executed.
16:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:51:04 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:51:04 INFO  : Context for 'APU' is selected.
16:51:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:04 INFO  : Context for 'APU' is selected.
16:51:04 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:51:05 INFO  : 'ps7_init' command is executed.
16:51:05 INFO  : 'ps7_post_config' command is executed.
16:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:06 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:06 INFO  : 'con' command is executed.
16:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:06 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_7.tcl'
16:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:53:11 INFO  : 'jtag frequency' command is executed.
16:53:11 INFO  : Context for 'APU' is selected.
16:53:12 INFO  : System reset is completed.
16:53:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:53:15 INFO  : 'after 3000' command is executed.
16:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:53:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:53:16 INFO  : Context for 'APU' is selected.
16:53:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:16 INFO  : Context for 'APU' is selected.
16:53:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:53:17 INFO  : 'ps7_init' command is executed.
16:53:17 INFO  : 'ps7_post_config' command is executed.
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : 'con' command is executed.
16:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_8.tcl'
16:53:19 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:53:25 INFO  : Disconnected from the channel tcfchan#6.
16:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:53:26 INFO  : 'jtag frequency' command is executed.
16:53:26 INFO  : Context for 'APU' is selected.
16:53:26 INFO  : System reset is completed.
16:53:29 INFO  : 'after 3000' command is executed.
16:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:53:31 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:53:31 INFO  : Context for 'APU' is selected.
16:53:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:31 INFO  : Context for 'APU' is selected.
16:53:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:53:31 INFO  : 'ps7_init' command is executed.
16:53:31 INFO  : 'ps7_post_config' command is executed.
16:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:32 INFO  : 'con' command is executed.
16:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:32 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_9.tcl'
16:55:16 WARN  : channel "tcfchan#6" closed
16:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:55:18 INFO  : 'jtag frequency' command is executed.
16:55:18 INFO  : Context for 'APU' is selected.
16:55:18 INFO  : System reset is completed.
16:55:21 INFO  : 'after 3000' command is executed.
16:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:55:22 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:55:22 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:22 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:55:23 INFO  : 'ps7_init' command is executed.
16:55:23 INFO  : 'ps7_post_config' command is executed.
16:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:24 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:24 INFO  : 'con' command is executed.
16:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:24 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_10.tcl'
16:58:40 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:58:49 INFO  : Disconnected from the channel tcfchan#7.
16:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:58:50 INFO  : 'jtag frequency' command is executed.
16:58:50 INFO  : Context for 'APU' is selected.
16:58:50 INFO  : System reset is completed.
16:58:54 INFO  : 'after 3000' command is executed.
16:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:58:55 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:58:55 INFO  : Context for 'APU' is selected.
16:58:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:55 INFO  : Context for 'APU' is selected.
16:58:55 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:58:56 INFO  : 'ps7_init' command is executed.
16:58:56 INFO  : 'ps7_post_config' command is executed.
16:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:56 INFO  : 'con' command is executed.
16:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_11.tcl'
17:00:54 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:01:00 WARN  : channel "tcfchan#7" closed
17:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:01:02 INFO  : 'jtag frequency' command is executed.
17:01:02 INFO  : Context for 'APU' is selected.
17:01:02 INFO  : System reset is completed.
17:01:05 INFO  : 'after 3000' command is executed.
17:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:01:06 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:01:06 INFO  : Context for 'APU' is selected.
17:01:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:06 INFO  : Context for 'APU' is selected.
17:01:06 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:01:07 INFO  : 'ps7_init' command is executed.
17:01:07 INFO  : 'ps7_post_config' command is executed.
17:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:07 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : 'con' command is executed.
17:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:08 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_12.tcl'
17:01:36 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:01:46 INFO  : Disconnected from the channel tcfchan#8.
17:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:01:47 INFO  : 'jtag frequency' command is executed.
17:01:47 INFO  : Context for 'APU' is selected.
17:01:47 INFO  : System reset is completed.
17:01:50 INFO  : 'after 3000' command is executed.
17:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:01:52 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:01:52 INFO  : Context for 'APU' is selected.
17:01:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:52 INFO  : Context for 'APU' is selected.
17:01:52 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:01:53 INFO  : 'ps7_init' command is executed.
17:01:53 INFO  : 'ps7_post_config' command is executed.
17:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:53 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:53 INFO  : 'con' command is executed.
17:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:53 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_13.tcl'
17:02:41 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:02:50 WARN  : channel "tcfchan#8" closed
17:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:02:52 INFO  : 'jtag frequency' command is executed.
17:02:52 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : System reset is completed.
17:02:55 INFO  : 'after 3000' command is executed.
17:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:02:56 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:02:56 INFO  : Context for 'APU' is selected.
17:02:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:56 INFO  : Context for 'APU' is selected.
17:02:56 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:02:57 INFO  : 'ps7_init' command is executed.
17:02:57 INFO  : 'ps7_post_config' command is executed.
17:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:57 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:58 INFO  : 'con' command is executed.
17:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:58 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_14.tcl'
17:11:48 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:11:59 INFO  : Disconnected from the channel tcfchan#9.
17:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:12:00 INFO  : 'jtag frequency' command is executed.
17:12:00 INFO  : Context for 'APU' is selected.
17:12:00 INFO  : System reset is completed.
17:12:03 INFO  : 'after 3000' command is executed.
17:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:12:05 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:12:05 INFO  : Context for 'APU' is selected.
17:12:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:05 INFO  : Context for 'APU' is selected.
17:12:05 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:12:06 INFO  : 'ps7_init' command is executed.
17:12:06 INFO  : 'ps7_post_config' command is executed.
17:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:07 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:07 INFO  : 'con' command is executed.
17:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:07 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_15.tcl'
17:37:35 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:42:20 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:42:29 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:42:38 WARN  : channel "tcfchan#9" closed
17:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:43:27 INFO  : Disconnected from the channel tcfchan#10.
17:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:43:28 INFO  : 'jtag frequency' command is executed.
17:43:28 INFO  : Context for 'APU' is selected.
17:43:28 INFO  : System reset is completed.
17:43:31 INFO  : 'after 3000' command is executed.
17:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:43:33 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:43:33 INFO  : Context for 'APU' is selected.
17:43:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:33 INFO  : Context for 'APU' is selected.
17:43:33 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:43:34 INFO  : 'ps7_init' command is executed.
17:43:34 INFO  : 'ps7_post_config' command is executed.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : 'con' command is executed.
17:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:34 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_17.tcl'
17:44:10 INFO  : Disconnected from the channel tcfchan#11.
17:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:44:11 INFO  : 'jtag frequency' command is executed.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : System reset is completed.
17:44:14 INFO  : 'after 3000' command is executed.
17:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:44:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:44:16 INFO  : Context for 'APU' is selected.
17:44:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:16 INFO  : Context for 'APU' is selected.
17:44:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:44:17 INFO  : 'ps7_init' command is executed.
17:44:17 INFO  : 'ps7_post_config' command is executed.
17:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:17 INFO  : 'con' command is executed.
17:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_18.tcl'
17:45:47 INFO  : Disconnected from the channel tcfchan#12.
17:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:45:48 INFO  : 'jtag frequency' command is executed.
17:45:48 INFO  : Context for 'APU' is selected.
17:45:48 INFO  : System reset is completed.
17:45:51 INFO  : 'after 3000' command is executed.
17:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:45:53 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:45:53 INFO  : Context for 'APU' is selected.
17:45:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:53 INFO  : Context for 'APU' is selected.
17:45:53 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:45:54 INFO  : 'ps7_init' command is executed.
17:45:54 INFO  : 'ps7_post_config' command is executed.
17:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:54 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:54 INFO  : 'con' command is executed.
17:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:54 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_19.tcl'
17:48:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:48:22 INFO  : Disconnected from the channel tcfchan#13.
17:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:48:23 INFO  : 'jtag frequency' command is executed.
17:48:23 INFO  : Context for 'APU' is selected.
17:48:23 INFO  : System reset is completed.
17:48:26 INFO  : 'after 3000' command is executed.
17:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:48:27 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:48:27 INFO  : Context for 'APU' is selected.
17:48:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:27 INFO  : Context for 'APU' is selected.
17:48:27 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:48:28 INFO  : 'ps7_init' command is executed.
17:48:28 INFO  : 'ps7_post_config' command is executed.
17:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:29 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:29 INFO  : 'con' command is executed.
17:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:29 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_20.tcl'
17:52:50 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:52:57 INFO  : Disconnected from the channel tcfchan#14.
17:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:52:58 INFO  : 'jtag frequency' command is executed.
17:52:58 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : System reset is completed.
17:53:02 INFO  : 'after 3000' command is executed.
17:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:53:03 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:53:03 INFO  : Context for 'APU' is selected.
17:53:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:03 INFO  : Context for 'APU' is selected.
17:53:03 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:53:04 INFO  : 'ps7_init' command is executed.
17:53:04 INFO  : 'ps7_post_config' command is executed.
17:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:04 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:05 INFO  : 'con' command is executed.
17:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:05 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_21.tcl'
17:58:55 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:59:15 INFO  : Disconnected from the channel tcfchan#15.
17:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:59:16 INFO  : 'jtag frequency' command is executed.
17:59:16 INFO  : Context for 'APU' is selected.
17:59:16 INFO  : System reset is completed.
17:59:19 INFO  : 'after 3000' command is executed.
17:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:59:20 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:59:20 INFO  : Context for 'APU' is selected.
17:59:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:59:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:20 INFO  : Context for 'APU' is selected.
17:59:20 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:59:21 INFO  : 'ps7_init' command is executed.
17:59:21 INFO  : 'ps7_post_config' command is executed.
17:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:22 INFO  : 'con' command is executed.
17:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:22 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_22.tcl'
18:05:15 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:05:21 INFO  : Disconnected from the channel tcfchan#16.
18:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:05:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:06:29 INFO  : 'jtag frequency' command is executed.
18:06:29 INFO  : Context for 'APU' is selected.
18:06:29 INFO  : System reset is completed.
18:06:32 INFO  : 'after 3000' command is executed.
18:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:06:33 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:06:33 INFO  : Context for 'APU' is selected.
18:06:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:34 INFO  : Context for 'APU' is selected.
18:06:34 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:06:34 INFO  : 'ps7_init' command is executed.
18:06:34 INFO  : 'ps7_post_config' command is executed.
18:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:35 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:35 INFO  : 'con' command is executed.
18:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_25.tcl'
18:08:09 INFO  : Disconnected from the channel tcfchan#17.
18:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:08:11 INFO  : 'jtag frequency' command is executed.
18:08:11 INFO  : Context for 'APU' is selected.
18:08:11 INFO  : System reset is completed.
18:08:14 INFO  : 'after 3000' command is executed.
18:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:08:15 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:08:15 INFO  : Context for 'APU' is selected.
18:08:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:15 INFO  : Context for 'APU' is selected.
18:08:15 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:08:16 INFO  : 'ps7_init' command is executed.
18:08:16 INFO  : 'ps7_post_config' command is executed.
18:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:16 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:17 INFO  : 'con' command is executed.
18:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_26.tcl'
18:08:27 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:09:07 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:09:13 INFO  : Disconnected from the channel tcfchan#18.
18:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:09:14 INFO  : 'jtag frequency' command is executed.
18:09:14 INFO  : Context for 'APU' is selected.
18:09:14 INFO  : System reset is completed.
18:09:17 INFO  : 'after 3000' command is executed.
18:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:09:19 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:09:19 INFO  : Context for 'APU' is selected.
18:09:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:19 INFO  : Context for 'APU' is selected.
18:09:19 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:09:20 INFO  : 'ps7_init' command is executed.
18:09:20 INFO  : 'ps7_post_config' command is executed.
18:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:20 INFO  : 'con' command is executed.
18:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:20 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_27.tcl'
18:10:36 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:10:43 INFO  : Disconnected from the channel tcfchan#19.
18:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:10:44 INFO  : 'jtag frequency' command is executed.
18:10:44 INFO  : Context for 'APU' is selected.
18:10:44 INFO  : System reset is completed.
18:10:47 INFO  : 'after 3000' command is executed.
18:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:10:50 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:10:50 INFO  : Context for 'APU' is selected.
18:10:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:50 INFO  : Context for 'APU' is selected.
18:10:50 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:10:51 INFO  : 'ps7_init' command is executed.
18:10:51 INFO  : 'ps7_post_config' command is executed.
18:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:51 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:51 INFO  : 'con' command is executed.
18:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:51 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_28.tcl'
18:12:23 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:12:31 INFO  : Disconnected from the channel tcfchan#20.
18:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:12:33 INFO  : 'jtag frequency' command is executed.
18:12:33 INFO  : Context for 'APU' is selected.
18:12:33 INFO  : System reset is completed.
18:12:36 INFO  : 'after 3000' command is executed.
18:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:12:37 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:12:37 INFO  : Context for 'APU' is selected.
18:12:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:37 INFO  : Context for 'APU' is selected.
18:12:37 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:12:38 INFO  : 'ps7_init' command is executed.
18:12:38 INFO  : 'ps7_post_config' command is executed.
18:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:38 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:38 INFO  : 'con' command is executed.
18:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:38 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_29.tcl'
18:16:59 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:17:05 INFO  : Disconnected from the channel tcfchan#21.
18:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:17:06 INFO  : 'jtag frequency' command is executed.
18:17:06 INFO  : Context for 'APU' is selected.
18:17:06 INFO  : System reset is completed.
18:17:09 INFO  : 'after 3000' command is executed.
18:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:17:10 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:17:10 INFO  : Context for 'APU' is selected.
18:17:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:17:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:10 INFO  : Context for 'APU' is selected.
18:17:10 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:17:11 INFO  : 'ps7_init' command is executed.
18:17:11 INFO  : 'ps7_post_config' command is executed.
18:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:12 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:12 INFO  : 'con' command is executed.
18:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:12 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_30.tcl'
18:20:45 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:20:59 INFO  : Disconnected from the channel tcfchan#22.
18:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:21:00 INFO  : 'jtag frequency' command is executed.
18:21:00 INFO  : Context for 'APU' is selected.
18:21:01 INFO  : System reset is completed.
18:21:04 INFO  : 'after 3000' command is executed.
18:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:21:05 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:21:05 INFO  : Context for 'APU' is selected.
18:21:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:05 INFO  : Context for 'APU' is selected.
18:21:05 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:21:06 INFO  : 'ps7_init' command is executed.
18:21:06 INFO  : 'ps7_post_config' command is executed.
18:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:06 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:07 INFO  : 'con' command is executed.
18:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:07 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_31.tcl'
18:22:07 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:22:12 INFO  : Disconnected from the channel tcfchan#23.
18:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:22:14 INFO  : 'jtag frequency' command is executed.
18:22:14 INFO  : Context for 'APU' is selected.
18:22:14 INFO  : System reset is completed.
18:22:17 INFO  : 'after 3000' command is executed.
18:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:22:18 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:22:18 INFO  : Context for 'APU' is selected.
18:22:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:18 INFO  : Context for 'APU' is selected.
18:22:18 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:22:19 INFO  : 'ps7_init' command is executed.
18:22:19 INFO  : 'ps7_post_config' command is executed.
18:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:20 INFO  : 'con' command is executed.
18:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:20 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_32.tcl'
18:23:44 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:23:51 INFO  : Disconnected from the channel tcfchan#24.
18:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:23:52 INFO  : 'jtag frequency' command is executed.
18:23:52 INFO  : Context for 'APU' is selected.
18:23:52 INFO  : System reset is completed.
18:23:55 INFO  : 'after 3000' command is executed.
18:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:23:56 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:23:56 INFO  : Context for 'APU' is selected.
18:23:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:56 INFO  : Context for 'APU' is selected.
18:23:56 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:23:57 INFO  : 'ps7_init' command is executed.
18:23:57 INFO  : 'ps7_post_config' command is executed.
18:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:58 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:58 INFO  : 'con' command is executed.
18:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:58 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_33.tcl'
18:30:56 INFO  : Disconnected from the channel tcfchan#25.
20:23:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
20:23:34 INFO  : XSCT server has started successfully.
20:23:34 INFO  : Successfully done setting XSCT server connection channel  
20:23:34 INFO  : plnx-install-location is set to ''
20:23:34 INFO  : Successfully done setting workspace for the tool. 
20:23:46 INFO  : Platform repository initialization has completed.
20:23:46 INFO  : Registering command handlers for Vitis TCF services
20:23:58 INFO  : Successfully done query RDI_DATADIR 
21:01:48 INFO  : Hardware specification for platform project 'uartTest' is updated.
21:02:36 INFO  : Result from executing command 'getProjects': uartTest
21:02:36 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
21:23:43 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:23:55 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:26:06 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:26:24 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:35:06 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:35:06 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
21:35:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
21:35:06 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:35:20 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
21:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:35:25 INFO  : 'jtag frequency' command is executed.
21:35:25 INFO  : Context for 'APU' is selected.
21:35:25 INFO  : System reset is completed.
21:35:28 INFO  : 'after 3000' command is executed.
21:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:35:30 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:35:30 INFO  : Context for 'APU' is selected.
21:35:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:31 INFO  : Context for 'APU' is selected.
21:35:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:35:33 INFO  : 'ps7_init' command is executed.
21:35:33 INFO  : 'ps7_post_config' command is executed.
21:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:34 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:34 INFO  : 'con' command is executed.
21:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_34.tcl'
21:43:32 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:43:55 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:44:04 INFO  : Disconnected from the channel tcfchan#2.
21:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:44:05 INFO  : 'jtag frequency' command is executed.
21:44:05 INFO  : Context for 'APU' is selected.
21:44:05 INFO  : System reset is completed.
21:44:08 INFO  : 'after 3000' command is executed.
21:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:44:10 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:44:10 INFO  : Context for 'APU' is selected.
21:44:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:10 INFO  : Context for 'APU' is selected.
21:44:10 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:44:12 INFO  : 'ps7_init' command is executed.
21:44:12 INFO  : 'ps7_post_config' command is executed.
21:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:13 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:14 INFO  : 'con' command is executed.
21:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:14 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_35.tcl'
21:44:39 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:44:47 INFO  : Disconnected from the channel tcfchan#3.
21:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:44:49 INFO  : 'jtag frequency' command is executed.
21:44:49 INFO  : Context for 'APU' is selected.
21:44:49 INFO  : System reset is completed.
21:44:52 INFO  : 'after 3000' command is executed.
21:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:44:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:44:54 INFO  : Context for 'APU' is selected.
21:44:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:54 INFO  : Context for 'APU' is selected.
21:44:54 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:44:56 INFO  : 'ps7_init' command is executed.
21:44:56 INFO  : 'ps7_post_config' command is executed.
21:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:56 INFO  : 'con' command is executed.
21:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_36.tcl'
21:45:58 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:46:10 INFO  : Disconnected from the channel tcfchan#4.
21:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:46:11 INFO  : 'jtag frequency' command is executed.
21:46:11 INFO  : Context for 'APU' is selected.
21:46:11 INFO  : System reset is completed.
21:46:14 INFO  : 'after 3000' command is executed.
21:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:46:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:46:16 INFO  : Context for 'APU' is selected.
21:46:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:16 INFO  : Context for 'APU' is selected.
21:46:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:46:17 INFO  : 'ps7_init' command is executed.
21:46:17 INFO  : 'ps7_post_config' command is executed.
21:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:18 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:18 INFO  : 'con' command is executed.
21:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:18 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_37.tcl'
21:48:46 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:49:38 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:49:47 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
21:50:02 INFO  : Disconnected from the channel tcfchan#5.
21:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:50:03 INFO  : 'jtag frequency' command is executed.
21:50:03 INFO  : Context for 'APU' is selected.
21:50:04 INFO  : System reset is completed.
21:50:07 INFO  : 'after 3000' command is executed.
21:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:50:08 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:50:09 INFO  : Context for 'APU' is selected.
21:50:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:09 INFO  : Context for 'APU' is selected.
21:50:09 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:50:11 INFO  : 'ps7_init' command is executed.
21:50:11 INFO  : 'ps7_post_config' command is executed.
21:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:12 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:12 INFO  : 'con' command is executed.
21:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:12 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_38.tcl'
21:54:09 INFO  : Disconnected from the channel tcfchan#6.
21:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
21:54:10 INFO  : 'jtag frequency' command is executed.
21:54:10 INFO  : Context for 'APU' is selected.
21:54:10 INFO  : System reset is completed.
21:54:13 INFO  : 'after 3000' command is executed.
21:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
21:54:15 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
21:54:15 INFO  : Context for 'APU' is selected.
21:54:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
21:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:15 INFO  : Context for 'APU' is selected.
21:54:15 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
21:54:17 INFO  : 'ps7_init' command is executed.
21:54:17 INFO  : 'ps7_post_config' command is executed.
21:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:17 INFO  : 'con' command is executed.
21:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_39.tcl'
22:39:55 INFO  : Hardware specification for platform project 'uartTest' is updated.
22:40:18 INFO  : Result from executing command 'getProjects': uartTest
22:40:18 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
22:42:13 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:43:07 INFO  : Disconnected from the channel tcfchan#7.
22:43:08 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:43:08 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
22:43:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
22:43:08 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:43:19 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
22:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:43:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:44:45 INFO  : 'jtag frequency' command is executed.
22:44:45 INFO  : Context for 'APU' is selected.
22:44:45 INFO  : System reset is completed.
22:44:48 INFO  : 'after 3000' command is executed.
22:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:44:50 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:44:50 INFO  : Context for 'APU' is selected.
22:44:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:50 INFO  : Context for 'APU' is selected.
22:44:50 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:44:51 INFO  : 'ps7_init' command is executed.
22:44:51 INFO  : 'ps7_post_config' command is executed.
22:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:52 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:52 INFO  : 'con' command is executed.
22:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:52 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_41.tcl'
22:45:50 INFO  : Disconnected from the channel tcfchan#9.
22:51:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
22:51:46 INFO  : XSCT server has started successfully.
22:51:46 INFO  : Successfully done setting XSCT server connection channel  
22:51:46 INFO  : plnx-install-location is set to ''
22:51:46 INFO  : Successfully done setting workspace for the tool. 
22:51:56 INFO  : Registering command handlers for Vitis TCF services
22:51:56 INFO  : Platform repository initialization has completed.
22:52:03 INFO  : Successfully done query RDI_DATADIR 
22:54:44 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
22:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
22:55:01 INFO  : 'jtag frequency' command is executed.
22:55:01 INFO  : Context for 'APU' is selected.
22:55:01 INFO  : System reset is completed.
22:55:04 INFO  : 'after 3000' command is executed.
22:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
22:55:05 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
22:55:06 INFO  : Context for 'APU' is selected.
22:55:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
22:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:06 INFO  : Context for 'APU' is selected.
22:55:06 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
22:55:07 INFO  : 'ps7_init' command is executed.
22:55:07 INFO  : 'ps7_post_config' command is executed.
22:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:07 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:07 INFO  : 'con' command is executed.
22:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:07 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_42.tcl'
23:19:46 INFO  : Hardware specification for platform project 'uartTest' is updated.
23:20:03 INFO  : Result from executing command 'getProjects': uartTest
23:20:03 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
23:20:26 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
23:20:38 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:20:39 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
23:20:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
23:20:39 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:20:47 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
23:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:20:48 INFO  : 'jtag frequency' command is executed.
23:20:48 INFO  : Context for 'APU' is selected.
23:20:49 INFO  : System reset is completed.
23:20:52 INFO  : 'after 3000' command is executed.
23:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:20:53 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:20:53 INFO  : Context for 'APU' is selected.
23:20:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:53 INFO  : Context for 'APU' is selected.
23:20:53 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:20:54 INFO  : 'ps7_init' command is executed.
23:20:55 INFO  : 'ps7_post_config' command is executed.
23:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:55 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:55 INFO  : 'con' command is executed.
23:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:55 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_43.tcl'
23:21:06 INFO  : Disconnected from the channel tcfchan#1.
23:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:21:07 INFO  : 'jtag frequency' command is executed.
23:21:07 INFO  : Context for 'APU' is selected.
23:21:07 INFO  : System reset is completed.
23:21:10 INFO  : 'after 3000' command is executed.
23:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:21:11 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:21:11 INFO  : Context for 'APU' is selected.
23:21:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:12 INFO  : Context for 'APU' is selected.
23:21:12 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:21:12 INFO  : 'ps7_init' command is executed.
23:21:12 INFO  : 'ps7_post_config' command is executed.
23:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:13 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:13 INFO  : 'con' command is executed.
23:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:21:13 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_44.tcl'
23:24:40 WARN  : channel "tcfchan#1" closed
23:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:24:41 INFO  : 'jtag frequency' command is executed.
23:24:41 INFO  : Context for 'APU' is selected.
23:24:41 INFO  : System reset is completed.
23:24:44 INFO  : 'after 3000' command is executed.
23:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:24:45 INFO  : Context for 'APU' is selected.
23:24:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:46 INFO  : Context for 'APU' is selected.
23:24:46 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:24:46 INFO  : 'ps7_init' command is executed.
23:24:46 INFO  : 'ps7_post_config' command is executed.
23:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:47 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:47 INFO  : 'con' command is executed.
23:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:47 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_45.tcl'
23:28:45 INFO  : Disconnected from the channel tcfchan#3.
23:28:45 WARN  : channel "tcfchan#3" closed
23:29:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
23:29:58 INFO  : XSCT server has started successfully.
23:29:58 INFO  : Successfully done setting XSCT server connection channel  
23:29:58 INFO  : plnx-install-location is set to ''
23:29:58 INFO  : Successfully done setting workspace for the tool. 
23:30:21 INFO  : Platform repository initialization has completed.
23:30:21 INFO  : Registering command handlers for Vitis TCF services
23:30:26 INFO  : Successfully done query RDI_DATADIR 
23:31:28 INFO  : Hardware specification for platform project 'uartTest' is updated.
23:31:40 INFO  : Result from executing command 'getProjects': uartTest
23:31:40 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
23:32:04 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
23:32:31 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:32:31 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
23:32:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
23:32:31 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:32:41 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
23:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:33:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:33:44 INFO  : 'jtag frequency' command is executed.
23:33:44 INFO  : Context for 'APU' is selected.
23:33:44 INFO  : System reset is completed.
23:33:47 INFO  : 'after 3000' command is executed.
23:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:33:48 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:33:48 INFO  : Context for 'APU' is selected.
23:33:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:49 INFO  : Context for 'APU' is selected.
23:33:49 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:33:49 INFO  : 'ps7_init' command is executed.
23:33:49 INFO  : 'ps7_post_config' command is executed.
23:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:50 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:50 INFO  : 'con' command is executed.
23:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:50 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_47.tcl'
23:35:28 INFO  : Disconnected from the channel tcfchan#2.
23:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:35:29 INFO  : 'jtag frequency' command is executed.
23:35:30 INFO  : Context for 'APU' is selected.
23:35:30 INFO  : System reset is completed.
23:35:33 INFO  : 'after 3000' command is executed.
23:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:35:34 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:35:34 INFO  : Context for 'APU' is selected.
23:35:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:34 INFO  : Context for 'APU' is selected.
23:35:34 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:35:35 INFO  : 'ps7_init' command is executed.
23:35:35 INFO  : 'ps7_post_config' command is executed.
23:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:35 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:35 INFO  : 'con' command is executed.
23:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:35:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_48.tcl'
23:36:22 INFO  : Disconnected from the channel tcfchan#3.
23:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:36:24 INFO  : 'jtag frequency' command is executed.
23:36:24 INFO  : Context for 'APU' is selected.
23:36:24 INFO  : System reset is completed.
23:36:27 INFO  : 'after 3000' command is executed.
23:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:36:28 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:36:28 INFO  : Context for 'APU' is selected.
23:36:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:28 INFO  : Context for 'APU' is selected.
23:36:28 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:36:29 INFO  : 'ps7_init' command is executed.
23:36:29 INFO  : 'ps7_post_config' command is executed.
23:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:29 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:30 INFO  : 'con' command is executed.
23:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:30 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_49.tcl'
23:37:10 INFO  : Disconnected from the channel tcfchan#4.
23:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:37:12 INFO  : 'jtag frequency' command is executed.
23:37:12 INFO  : Context for 'APU' is selected.
23:37:12 INFO  : System reset is completed.
23:37:15 INFO  : 'after 3000' command is executed.
23:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:37:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:37:16 INFO  : Context for 'APU' is selected.
23:37:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:16 INFO  : Context for 'APU' is selected.
23:37:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:37:17 INFO  : 'ps7_init' command is executed.
23:37:17 INFO  : 'ps7_post_config' command is executed.
23:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:18 INFO  : 'con' command is executed.
23:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:18 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_50.tcl'
23:39:34 INFO  : Disconnected from the channel tcfchan#5.
23:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:39:35 INFO  : 'jtag frequency' command is executed.
23:39:35 INFO  : Context for 'APU' is selected.
23:39:35 INFO  : System reset is completed.
23:39:38 INFO  : 'after 3000' command is executed.
23:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:39:39 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:39:40 INFO  : Context for 'APU' is selected.
23:39:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:40 INFO  : Context for 'APU' is selected.
23:39:40 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:39:40 INFO  : 'ps7_init' command is executed.
23:39:40 INFO  : 'ps7_post_config' command is executed.
23:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:41 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:41 INFO  : 'con' command is executed.
23:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:41 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_51.tcl'
23:47:22 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
23:47:45 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
23:48:08 INFO  : Disconnected from the channel tcfchan#6.
23:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
23:48:09 INFO  : 'jtag frequency' command is executed.
23:48:09 INFO  : Context for 'APU' is selected.
23:48:10 INFO  : System reset is completed.
23:48:13 INFO  : 'after 3000' command is executed.
23:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
23:48:14 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
23:48:14 INFO  : Context for 'APU' is selected.
23:48:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
23:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:14 INFO  : Context for 'APU' is selected.
23:48:14 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
23:48:15 INFO  : 'ps7_init' command is executed.
23:48:15 INFO  : 'ps7_post_config' command is executed.
23:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:15 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:15 INFO  : 'con' command is executed.
23:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:15 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_52.tcl'
00:07:45 INFO  : Hardware specification for platform project 'uartTest' is updated.
00:08:56 INFO  : Result from executing command 'getProjects': uartTest
00:08:56 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
00:09:31 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:09:56 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:10:23 INFO  : Disconnected from the channel tcfchan#7.
00:10:24 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:10:24 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
00:10:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
00:10:24 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:10:34 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
00:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:10:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:11:11 INFO  : 'jtag frequency' command is executed.
00:11:11 INFO  : Context for 'APU' is selected.
00:11:11 INFO  : System reset is completed.
00:11:14 INFO  : 'after 3000' command is executed.
00:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:11:16 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:11:16 INFO  : Context for 'APU' is selected.
00:11:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:16 INFO  : Context for 'APU' is selected.
00:11:16 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:11:17 INFO  : 'ps7_init' command is executed.
00:11:17 INFO  : 'ps7_post_config' command is executed.
00:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:17 INFO  : 'con' command is executed.
00:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_54.tcl'
00:11:49 INFO  : Disconnected from the channel tcfchan#9.
00:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:11:50 INFO  : 'jtag frequency' command is executed.
00:11:50 INFO  : Context for 'APU' is selected.
00:11:50 INFO  : System reset is completed.
00:11:53 INFO  : 'after 3000' command is executed.
00:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:11:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:11:55 INFO  : Context for 'APU' is selected.
00:11:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:55 INFO  : Context for 'APU' is selected.
00:11:55 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:11:55 INFO  : 'ps7_init' command is executed.
00:11:55 INFO  : 'ps7_post_config' command is executed.
00:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:56 INFO  : 'con' command is executed.
00:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_55.tcl'
00:15:10 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:15:26 INFO  : Disconnected from the channel tcfchan#10.
00:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:15:27 INFO  : 'jtag frequency' command is executed.
00:15:27 INFO  : Context for 'APU' is selected.
00:15:27 INFO  : System reset is completed.
00:15:30 INFO  : 'after 3000' command is executed.
00:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:15:32 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:15:32 INFO  : Context for 'APU' is selected.
00:15:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:32 INFO  : Context for 'APU' is selected.
00:15:32 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:15:33 INFO  : 'ps7_init' command is executed.
00:15:33 INFO  : 'ps7_post_config' command is executed.
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : 'con' command is executed.
00:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:33 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_56.tcl'
00:45:02 INFO  : Hardware specification for platform project 'uartTest' is updated.
00:45:15 INFO  : Result from executing command 'getProjects': uartTest
00:45:15 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
00:46:21 INFO  : Hardware specification for platform project 'uartTest' is updated.
00:46:43 INFO  : Result from executing command 'getProjects': uartTest
00:46:43 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
00:47:02 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:47:16 INFO  : Disconnected from the channel tcfchan#11.
00:47:17 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:47:17 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
00:47:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
00:47:17 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:47:25 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
00:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:47:26 INFO  : 'jtag frequency' command is executed.
00:47:26 INFO  : Context for 'APU' is selected.
00:47:26 INFO  : System reset is completed.
00:47:29 INFO  : 'after 3000' command is executed.
00:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:47:31 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:47:31 INFO  : Context for 'APU' is selected.
00:47:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:31 INFO  : Context for 'APU' is selected.
00:47:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:47:32 INFO  : 'ps7_init' command is executed.
00:47:32 INFO  : 'ps7_post_config' command is executed.
00:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:32 INFO  : 'con' command is executed.
00:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:32 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_57.tcl'
00:50:09 INFO  : Disconnected from the channel tcfchan#14.
00:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:50:10 INFO  : 'jtag frequency' command is executed.
00:50:10 INFO  : Context for 'APU' is selected.
00:50:10 INFO  : System reset is completed.
00:50:13 INFO  : 'after 3000' command is executed.
00:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:50:15 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:50:15 INFO  : Context for 'APU' is selected.
00:50:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:15 INFO  : Context for 'APU' is selected.
00:50:15 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:50:16 INFO  : 'ps7_init' command is executed.
00:50:16 INFO  : 'ps7_post_config' command is executed.
00:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:16 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:16 INFO  : 'con' command is executed.
00:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:50:16 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_58.tcl'
00:51:56 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:52:13 INFO  : Disconnected from the channel tcfchan#15.
00:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:52:15 INFO  : 'jtag frequency' command is executed.
00:52:15 INFO  : Context for 'APU' is selected.
00:52:15 INFO  : System reset is completed.
00:52:18 INFO  : 'after 3000' command is executed.
00:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:52:19 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:52:19 INFO  : Context for 'APU' is selected.
00:52:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:52:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:19 INFO  : Context for 'APU' is selected.
00:52:19 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:52:20 INFO  : 'ps7_init' command is executed.
00:52:20 INFO  : 'ps7_post_config' command is executed.
00:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:20 INFO  : 'con' command is executed.
00:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:20 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_59.tcl'
00:52:34 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:53:02 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
00:53:15 INFO  : Disconnected from the channel tcfchan#16.
00:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:53:16 INFO  : 'jtag frequency' command is executed.
00:53:16 INFO  : Context for 'APU' is selected.
00:53:16 INFO  : System reset is completed.
00:53:19 INFO  : 'after 3000' command is executed.
00:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:53:21 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:53:21 INFO  : Context for 'APU' is selected.
00:53:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:21 INFO  : Context for 'APU' is selected.
00:53:21 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:53:22 INFO  : 'ps7_init' command is executed.
00:53:22 INFO  : 'ps7_post_config' command is executed.
00:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:22 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:22 INFO  : 'con' command is executed.
00:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:53:22 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_60.tcl'
00:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
00:54:44 INFO  : 'jtag frequency' command is executed.
00:54:44 INFO  : Context for 'APU' is selected.
00:54:44 INFO  : System reset is completed.
00:54:47 INFO  : 'after 3000' command is executed.
00:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
00:54:49 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
00:54:49 INFO  : Context for 'APU' is selected.
00:54:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
00:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:49 INFO  : Context for 'APU' is selected.
00:54:49 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
00:54:49 INFO  : 'ps7_init' command is executed.
00:54:50 INFO  : 'ps7_post_config' command is executed.
00:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:50 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:50 INFO  : 'con' command is executed.
00:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:54:50 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default.tcl'
01:13:43 INFO  : Hardware specification for platform project 'uartTest' is updated.
01:14:15 INFO  : Result from executing command 'getProjects': uartTest
01:14:15 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
01:14:41 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
01:14:55 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
01:15:11 INFO  : Disconnected from the channel tcfchan#17.
01:15:12 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:15:12 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
01:15:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
01:15:12 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:15:21 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
01:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
01:15:21 INFO  : 'jtag frequency' command is executed.
01:15:21 INFO  : Context for 'APU' is selected.
01:15:22 INFO  : System reset is completed.
01:15:25 INFO  : 'after 3000' command is executed.
01:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
01:15:26 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
01:15:26 INFO  : Context for 'APU' is selected.
01:15:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
01:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:26 INFO  : Context for 'APU' is selected.
01:15:26 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
01:15:27 INFO  : 'ps7_init' command is executed.
01:15:27 INFO  : 'ps7_post_config' command is executed.
01:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:27 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:27 INFO  : 'con' command is executed.
01:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:15:27 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_1.tcl'
02:07:55 INFO  : Hardware specification for platform project 'uartTest' is updated.
02:08:17 INFO  : Result from executing command 'getProjects': uartTest
02:08:17 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
02:08:23 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:08:31 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:08:39 INFO  : Disconnected from the channel tcfchan#19.
02:08:40 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:08:40 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
02:08:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
02:08:40 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:08:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
02:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
02:08:49 INFO  : 'jtag frequency' command is executed.
02:08:49 INFO  : Context for 'APU' is selected.
02:08:49 INFO  : System reset is completed.
02:08:52 INFO  : 'after 3000' command is executed.
02:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
02:08:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
02:08:54 INFO  : Context for 'APU' is selected.
02:08:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
02:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:54 INFO  : Context for 'APU' is selected.
02:08:54 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
02:08:55 INFO  : 'ps7_init' command is executed.
02:08:55 INFO  : 'ps7_post_config' command is executed.
02:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:55 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:55 INFO  : 'con' command is executed.
02:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:55 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_2.tcl'
02:14:18 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:14:32 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:14:47 INFO  : Disconnected from the channel tcfchan#21.
02:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
02:14:49 INFO  : 'jtag frequency' command is executed.
02:14:49 INFO  : Context for 'APU' is selected.
02:14:49 INFO  : System reset is completed.
02:14:52 INFO  : 'after 3000' command is executed.
02:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
02:14:53 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
02:14:53 INFO  : Context for 'APU' is selected.
02:14:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
02:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:53 INFO  : Context for 'APU' is selected.
02:14:53 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
02:14:54 INFO  : 'ps7_init' command is executed.
02:14:54 INFO  : 'ps7_post_config' command is executed.
02:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:55 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:55 INFO  : 'con' command is executed.
02:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:14:55 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_3.tcl'
02:15:49 INFO  : Disconnected from the channel tcfchan#22.
02:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
02:15:50 INFO  : 'jtag frequency' command is executed.
02:15:50 INFO  : Context for 'APU' is selected.
02:15:51 INFO  : System reset is completed.
02:15:54 INFO  : 'after 3000' command is executed.
02:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
02:15:55 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
02:15:55 INFO  : Context for 'APU' is selected.
02:15:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
02:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:55 INFO  : Context for 'APU' is selected.
02:15:55 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
02:15:56 INFO  : 'ps7_init' command is executed.
02:15:56 INFO  : 'ps7_post_config' command is executed.
02:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:56 INFO  : 'con' command is executed.
02:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:15:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_4.tcl'
02:39:41 INFO  : Hardware specification for platform project 'uartTest' is updated.
02:40:15 INFO  : Result from executing command 'getProjects': uartTest
02:40:15 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
02:40:31 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:40:41 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
02:40:51 INFO  : Disconnected from the channel tcfchan#23.
02:40:52 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:40:52 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
02:40:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
02:40:52 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:41:01 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
02:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
02:41:01 INFO  : 'jtag frequency' command is executed.
02:41:01 INFO  : Context for 'APU' is selected.
02:41:02 INFO  : System reset is completed.
02:41:05 INFO  : 'after 3000' command is executed.
02:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
02:41:06 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
02:41:06 INFO  : Context for 'APU' is selected.
02:41:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
02:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:06 INFO  : Context for 'APU' is selected.
02:41:06 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
02:41:07 INFO  : 'ps7_init' command is executed.
02:41:07 INFO  : 'ps7_post_config' command is executed.
02:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:07 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:08 INFO  : 'con' command is executed.
02:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:41:08 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_5.tcl'
02:42:59 INFO  : Disconnected from the channel tcfchan#25.
02:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
02:43:00 INFO  : 'jtag frequency' command is executed.
02:43:00 INFO  : Context for 'APU' is selected.
02:43:00 INFO  : System reset is completed.
02:43:03 INFO  : 'after 3000' command is executed.
02:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
02:43:05 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
02:43:05 INFO  : Context for 'APU' is selected.
02:43:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
02:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:05 INFO  : Context for 'APU' is selected.
02:43:05 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
02:43:06 INFO  : 'ps7_init' command is executed.
02:43:06 INFO  : 'ps7_post_config' command is executed.
02:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:06 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:06 INFO  : 'con' command is executed.
02:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:43:06 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_6.tcl'
03:10:57 WARN  : channel "tcfchan#17" closed
03:10:57 INFO  : Disconnected from the channel tcfchan#26.
03:40:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\temp_xsdb_launch_script.tcl
03:40:13 INFO  : XSCT server has started successfully.
03:40:13 INFO  : plnx-install-location is set to ''
03:40:13 INFO  : Successfully done setting XSCT server connection channel  
03:40:13 INFO  : Successfully done setting workspace for the tool. 
03:40:45 INFO  : Platform repository initialization has completed.
03:40:46 INFO  : Registering command handlers for Vitis TCF services
03:40:53 INFO  : Successfully done query RDI_DATADIR 
03:41:43 INFO  : Hardware specification for platform project 'uartTest' is updated.
03:41:58 INFO  : Result from executing command 'getProjects': uartTest
03:41:58 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
03:42:02 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
03:42:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
03:42:46 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:42:46 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
03:42:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
03:42:46 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:42:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
03:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
03:43:04 INFO  : 'jtag frequency' command is executed.
03:43:04 INFO  : Context for 'APU' is selected.
03:43:04 INFO  : System reset is completed.
03:43:07 INFO  : 'after 3000' command is executed.
03:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
03:43:09 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
03:43:09 INFO  : Context for 'APU' is selected.
03:43:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
03:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:09 INFO  : Context for 'APU' is selected.
03:43:09 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
03:43:11 INFO  : 'ps7_init' command is executed.
03:43:11 INFO  : 'ps7_post_config' command is executed.
03:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:12 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:12 INFO  : 'con' command is executed.
03:43:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:43:12 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_7.tcl'
03:46:33 INFO  : Disconnected from the channel tcfchan#2.
03:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
03:46:34 INFO  : 'jtag frequency' command is executed.
03:46:34 INFO  : Context for 'APU' is selected.
03:46:34 INFO  : System reset is completed.
03:46:37 INFO  : 'after 3000' command is executed.
03:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
03:46:39 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
03:46:39 INFO  : Context for 'APU' is selected.
03:46:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
03:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:39 INFO  : Context for 'APU' is selected.
03:46:39 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
03:46:41 INFO  : 'ps7_init' command is executed.
03:46:41 INFO  : 'ps7_post_config' command is executed.
03:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:41 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:46:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

03:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:41 INFO  : 'con' command is executed.
03:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:46:41 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_8.tcl'
03:47:54 INFO  : Disconnected from the channel tcfchan#3.
03:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
03:47:55 INFO  : 'jtag frequency' command is executed.
03:47:55 INFO  : Context for 'APU' is selected.
03:47:55 INFO  : System reset is completed.
03:47:58 INFO  : 'after 3000' command is executed.
03:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
03:48:00 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
03:48:00 INFO  : Context for 'APU' is selected.
03:48:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
03:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:48:00 INFO  : Context for 'APU' is selected.
03:48:00 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
03:48:01 INFO  : 'ps7_init' command is executed.
03:48:01 INFO  : 'ps7_post_config' command is executed.
03:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:48:02 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

03:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:48:02 INFO  : 'con' command is executed.
03:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:48:02 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_9.tcl'
03:54:00 INFO  : Disconnected from the channel tcfchan#4.
03:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
03:54:01 INFO  : 'jtag frequency' command is executed.
03:54:01 INFO  : Context for 'APU' is selected.
03:54:01 INFO  : System reset is completed.
03:54:04 INFO  : 'after 3000' command is executed.
03:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
03:54:06 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
03:54:06 INFO  : Context for 'APU' is selected.
03:54:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
03:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:06 INFO  : Context for 'APU' is selected.
03:54:06 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
03:54:08 INFO  : 'ps7_init' command is executed.
03:54:08 INFO  : 'ps7_post_config' command is executed.
03:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:09 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:09 INFO  : 'con' command is executed.
03:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:54:09 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_10.tcl'
03:55:11 INFO  : Disconnected from the channel tcfchan#5.
03:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
03:55:12 INFO  : 'jtag frequency' command is executed.
03:55:12 INFO  : Context for 'APU' is selected.
03:55:12 INFO  : System reset is completed.
03:55:15 INFO  : 'after 3000' command is executed.
03:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
03:55:17 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
03:55:17 INFO  : Context for 'APU' is selected.
03:55:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
03:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:17 INFO  : Context for 'APU' is selected.
03:55:17 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
03:55:19 INFO  : 'ps7_init' command is executed.
03:55:20 INFO  : 'ps7_post_config' command is executed.
03:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:20 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:21 INFO  : 'con' command is executed.
03:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:55:21 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_11.tcl'
05:25:38 INFO  : Hardware specification for platform project 'uartTest' is updated.
05:26:52 INFO  : Result from executing command 'getProjects': uartTest
05:26:52 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
05:27:29 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
05:27:35 INFO  : Updating application flags with new BSP settings...
05:27:36 INFO  : Successfully updated application flags for project testUART.
05:30:13 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
05:30:32 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
05:30:52 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
05:31:10 INFO  : Disconnected from the channel tcfchan#6.
05:31:11 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:31:12 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
05:31:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
05:31:12 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
05:31:20 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
05:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
05:31:21 INFO  : 'jtag frequency' command is executed.
05:31:21 INFO  : Context for 'APU' is selected.
05:31:21 INFO  : System reset is completed.
05:31:24 INFO  : 'after 3000' command is executed.
05:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
05:31:25 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
05:31:25 INFO  : Context for 'APU' is selected.
05:31:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
05:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:25 INFO  : Context for 'APU' is selected.
05:31:25 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
05:31:26 INFO  : 'ps7_init' command is executed.
05:31:26 INFO  : 'ps7_post_config' command is executed.
05:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:27 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:27 INFO  : 'con' command is executed.
05:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:31:27 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_12.tcl'
05:32:27 INFO  : Disconnected from the channel tcfchan#8.
05:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:32:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
05:32:29 INFO  : 'jtag frequency' command is executed.
05:32:29 INFO  : Context for 'APU' is selected.
05:32:29 INFO  : System reset is completed.
05:32:32 INFO  : 'after 3000' command is executed.
05:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
05:32:33 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
05:32:33 INFO  : Context for 'APU' is selected.
05:32:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
05:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
05:32:33 INFO  : Context for 'APU' is selected.
05:32:33 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
05:32:34 INFO  : 'ps7_init' command is executed.
05:32:34 INFO  : 'ps7_post_config' command is executed.
05:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:35 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:32:35 INFO  : 'configparams force-mem-access 0' command is executed.
05:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

05:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:35 INFO  : 'con' command is executed.
05:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:32:35 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_13.tcl'
14:02:58 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:03:22 INFO  : Disconnected from the channel tcfchan#9.
14:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
14:03:23 INFO  : 'jtag frequency' command is executed.
14:03:24 INFO  : Context for 'APU' is selected.
14:03:24 INFO  : System reset is completed.
14:03:27 INFO  : 'after 3000' command is executed.
14:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
14:03:28 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
14:03:28 INFO  : Context for 'APU' is selected.
14:03:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
14:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:28 INFO  : Context for 'APU' is selected.
14:03:28 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
14:03:29 INFO  : 'ps7_init' command is executed.
14:03:29 INFO  : 'ps7_post_config' command is executed.
14:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:30 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:30 INFO  : 'con' command is executed.
14:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:30 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_15.tcl'
14:04:20 INFO  : Disconnected from the channel tcfchan#10.
14:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
14:04:21 INFO  : 'jtag frequency' command is executed.
14:04:21 INFO  : Context for 'APU' is selected.
14:04:21 INFO  : System reset is completed.
14:04:24 INFO  : 'after 3000' command is executed.
14:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
14:04:25 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
14:04:26 INFO  : Context for 'APU' is selected.
14:04:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
14:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:26 INFO  : Context for 'APU' is selected.
14:04:26 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
14:04:26 INFO  : 'ps7_init' command is executed.
14:04:26 INFO  : 'ps7_post_config' command is executed.
14:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:27 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:27 INFO  : 'con' command is executed.
14:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:27 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_16.tcl'
14:05:39 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:05:52 INFO  : Disconnected from the channel tcfchan#11.
14:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
14:05:53 INFO  : 'jtag frequency' command is executed.
14:05:53 INFO  : Context for 'APU' is selected.
14:05:53 INFO  : System reset is completed.
14:05:56 INFO  : 'after 3000' command is executed.
14:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
14:05:58 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
14:05:58 INFO  : Context for 'APU' is selected.
14:05:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
14:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:58 INFO  : Context for 'APU' is selected.
14:05:58 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
14:05:59 INFO  : 'ps7_init' command is executed.
14:05:59 INFO  : 'ps7_post_config' command is executed.
14:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:59 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:00 INFO  : 'con' command is executed.
14:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:00 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_17.tcl'
14:30:26 INFO  : Hardware specification for platform project 'uartTest' is updated.
14:30:55 INFO  : Result from executing command 'getProjects': uartTest
14:30:55 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
14:32:10 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:32:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:32:30 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:32:34 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:32:48 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:32:59 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
14:33:06 INFO  : Disconnected from the channel tcfchan#12.
14:33:07 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:33:08 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
14:33:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
14:33:08 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:33:17 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
14:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
14:33:18 INFO  : 'jtag frequency' command is executed.
14:33:18 INFO  : Context for 'APU' is selected.
14:33:18 INFO  : System reset is completed.
14:33:21 INFO  : 'after 3000' command is executed.
14:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
14:33:22 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
14:33:22 INFO  : Context for 'APU' is selected.
14:33:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
14:33:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:22 INFO  : Context for 'APU' is selected.
14:33:22 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
14:33:23 INFO  : 'ps7_init' command is executed.
14:33:23 INFO  : 'ps7_post_config' command is executed.
14:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:24 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:24 INFO  : 'con' command is executed.
14:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:24 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_18.tcl'
16:01:48 INFO  : Hardware specification for platform project 'uartTest' is updated.
16:02:00 INFO  : Result from executing command 'getProjects': uartTest
16:02:00 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
16:03:46 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:04:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:04:23 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:05:33 INFO  : Disconnected from the channel tcfchan#14.
16:05:34 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:05:34 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
16:05:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
16:05:34 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:05:41 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
16:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:13:26 INFO  : 'jtag frequency' command is executed.
16:13:26 INFO  : Context for 'APU' is selected.
16:13:26 INFO  : System reset is completed.
16:13:29 INFO  : 'after 3000' command is executed.
16:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:13:30 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:13:30 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:13:31 INFO  : 'ps7_init' command is executed.
16:13:32 INFO  : 'ps7_post_config' command is executed.
16:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:32 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:32 INFO  : 'con' command is executed.
16:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:32 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_21.tcl'
16:14:58 INFO  : Disconnected from the channel tcfchan#16.
16:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:14:59 INFO  : 'jtag frequency' command is executed.
16:14:59 INFO  : Context for 'APU' is selected.
16:14:59 INFO  : System reset is completed.
16:15:02 INFO  : 'after 3000' command is executed.
16:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:15:04 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:15:04 INFO  : Context for 'APU' is selected.
16:15:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:04 INFO  : Context for 'APU' is selected.
16:15:04 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:15:05 INFO  : 'ps7_init' command is executed.
16:15:05 INFO  : 'ps7_post_config' command is executed.
16:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:05 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:05 INFO  : 'con' command is executed.
16:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:05 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_22.tcl'
16:46:13 INFO  : Hardware specification for platform project 'uartTest' is updated.
16:46:29 INFO  : Result from executing command 'getProjects': uartTest
16:46:29 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
16:47:12 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:47:18 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:47:32 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:47:38 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:47:49 INFO  : Disconnected from the channel tcfchan#17.
16:47:50 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:47:50 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
16:47:50 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
16:47:50 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:47:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
16:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:47:59 INFO  : 'jtag frequency' command is executed.
16:47:59 INFO  : Context for 'APU' is selected.
16:48:00 INFO  : System reset is completed.
16:48:03 INFO  : 'after 3000' command is executed.
16:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:48:04 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:48:04 INFO  : Context for 'APU' is selected.
16:48:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:04 INFO  : Context for 'APU' is selected.
16:48:04 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:48:05 INFO  : 'ps7_init' command is executed.
16:48:05 INFO  : 'ps7_post_config' command is executed.
16:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:05 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:05 INFO  : 'con' command is executed.
16:48:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:05 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_23.tcl'
16:49:09 INFO  : Disconnected from the channel tcfchan#19.
16:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:49:11 INFO  : 'jtag frequency' command is executed.
16:49:11 INFO  : Context for 'APU' is selected.
16:49:11 INFO  : System reset is completed.
16:49:14 INFO  : 'after 3000' command is executed.
16:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:49:15 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:49:16 INFO  : 'ps7_init' command is executed.
16:49:16 INFO  : 'ps7_post_config' command is executed.
16:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:17 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:17 INFO  : 'con' command is executed.
16:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:17 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_24.tcl'
16:56:50 INFO  : Disconnected from the channel tcfchan#20.
16:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:56:52 INFO  : 'jtag frequency' command is executed.
16:56:52 INFO  : Context for 'APU' is selected.
16:56:52 INFO  : System reset is completed.
16:56:55 INFO  : 'after 3000' command is executed.
16:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:56:57 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:56:58 INFO  : 'ps7_init' command is executed.
16:56:58 INFO  : 'ps7_post_config' command is executed.
16:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:58 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:58 INFO  : 'con' command is executed.
16:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:58 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_25.tcl'
16:57:10 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
16:57:17 INFO  : Disconnected from the channel tcfchan#21.
16:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:57:18 INFO  : 'jtag frequency' command is executed.
16:57:18 INFO  : Context for 'APU' is selected.
16:57:18 INFO  : System reset is completed.
16:57:21 INFO  : 'after 3000' command is executed.
16:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:57:23 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:57:23 INFO  : Context for 'APU' is selected.
16:57:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:23 INFO  : Context for 'APU' is selected.
16:57:23 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:57:24 INFO  : 'ps7_init' command is executed.
16:57:24 INFO  : 'ps7_post_config' command is executed.
16:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:24 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:25 INFO  : 'con' command is executed.
16:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:25 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_26.tcl'
16:59:15 INFO  : Disconnected from the channel tcfchan#22.
16:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
16:59:17 INFO  : 'jtag frequency' command is executed.
16:59:17 INFO  : Context for 'APU' is selected.
16:59:17 INFO  : System reset is completed.
16:59:20 INFO  : 'after 3000' command is executed.
16:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
16:59:21 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
16:59:21 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
16:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:21 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
16:59:22 INFO  : 'ps7_init' command is executed.
16:59:22 INFO  : 'ps7_post_config' command is executed.
16:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:23 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:23 INFO  : 'con' command is executed.
16:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:23 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_27.tcl'
17:03:21 INFO  : Disconnected from the channel tcfchan#23.
17:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
17:03:22 INFO  : 'jtag frequency' command is executed.
17:03:22 INFO  : Context for 'APU' is selected.
17:03:22 INFO  : System reset is completed.
17:03:25 INFO  : 'after 3000' command is executed.
17:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
17:03:27 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
17:03:27 INFO  : Context for 'APU' is selected.
17:03:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
17:03:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:27 INFO  : Context for 'APU' is selected.
17:03:27 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
17:03:27 INFO  : 'ps7_init' command is executed.
17:03:27 INFO  : 'ps7_post_config' command is executed.
17:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:28 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:28 INFO  : 'con' command is executed.
17:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:28 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_28.tcl'
17:49:52 INFO  : Hardware specification for platform project 'uartTest' is updated.
17:50:39 INFO  : Result from executing command 'getProjects': uartTest
17:50:39 INFO  : Result from executing command 'getPlatforms': uartTest|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/uartTest.xpfm
17:50:59 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:51:59 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:52:08 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
17:52:14 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:03:16 INFO  : Checking for BSP changes to sync application flags for project 'testUART'...
18:04:01 INFO  : Disconnected from the channel tcfchan#24.
18:04:02 INFO  : The hardware specfication used by project 'testUART' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:04:02 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream\uart_wrapper.bit' stored in project is removed.
18:04:02 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\bitstream' in project 'testUART'.
18:04:02 INFO  : The file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:04:09 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\testUART\_ide\psinit' in project 'testUART'.
18:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:04:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:04:53 INFO  : 'jtag frequency' command is executed.
18:04:53 INFO  : Context for 'APU' is selected.
18:04:53 INFO  : System reset is completed.
18:04:56 INFO  : 'after 3000' command is executed.
18:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:04:58 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:04:58 INFO  : Context for 'APU' is selected.
18:04:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:58 INFO  : Context for 'APU' is selected.
18:04:58 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:04:59 INFO  : 'ps7_init' command is executed.
18:04:59 INFO  : 'ps7_post_config' command is executed.
18:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:59 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:59 INFO  : 'con' command is executed.
18:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:59 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_30.tcl'
18:05:49 INFO  : Disconnected from the channel tcfchan#26.
18:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC84A' is selected.
18:05:50 INFO  : 'jtag frequency' command is executed.
18:05:50 INFO  : Context for 'APU' is selected.
18:05:50 INFO  : System reset is completed.
18:05:53 INFO  : 'after 3000' command is executed.
18:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}' command is executed.
18:05:54 INFO  : FPGA configured successfully with bitstream "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit"
18:05:54 INFO  : Context for 'APU' is selected.
18:05:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa'.
18:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:54 INFO  : Context for 'APU' is selected.
18:05:54 INFO  : Sourcing of 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl' is done.
18:05:55 INFO  : 'ps7_init' command is executed.
18:05:55 INFO  : 'ps7_post_config' command is executed.
18:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:56 INFO  : The application 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC84A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B3FC84A-13722093-0"}
fpga -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/bitstream/uart_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/hw/uart_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/testUART/Debug/testUART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:56 INFO  : 'con' command is executed.
18:05:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:56 INFO  : Launch script is exported to file 'C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART_vitis\.sdk\launch_scripts\single_application_debug\debugger_testuart-default_31.tcl'
18:10:56 INFO  : Disconnected from the channel tcfchan#27.
