

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Thu Apr 17 13:41:33 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%roundKey_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %roundKey"   --->   Operation 18 'read' 'roundKey_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%roundKey_cast = zext i8 %roundKey_read"   --->   Operation 19 'zext' 'roundKey_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 0" [source/AESfunctions.cpp:144]   --->   Operation 20 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %roundKey_cast" [source/AESfunctions.cpp:148]   --->   Operation 21 'getelementptr' 'expandedKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr" [source/AESfunctions.cpp:148]   --->   Operation 22 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 23 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%state_addr_83 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:148]   --->   Operation 24 'getelementptr' 'state_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%state_load_83 = load i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 25 'load' 'state_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr" [source/AESfunctions.cpp:148]   --->   Operation 26 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 27 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln148 = xor i8 %state_load, i8 %expandedKey_load" [source/AESfunctions.cpp:148]   --->   Operation 28 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln148 = add i8 %roundKey_read, i8 1" [source/AESfunctions.cpp:148]   --->   Operation 29 'add' 'add_ln148' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %add_ln148" [source/AESfunctions.cpp:148]   --->   Operation 30 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%expandedKey_addr_1 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148" [source/AESfunctions.cpp:148]   --->   Operation 31 'getelementptr' 'expandedKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr_1" [source/AESfunctions.cpp:148]   --->   Operation 32 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%state_load_83 = load i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 33 'load' 'state_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_84 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:148]   --->   Operation 34 'getelementptr' 'state_addr_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%state_load_84 = load i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 35 'load' 'state_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_85 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:148]   --->   Operation 36 'getelementptr' 'state_addr_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%state_load_85 = load i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 37 'load' 'state_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr_1" [source/AESfunctions.cpp:148]   --->   Operation 38 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln148_1 = xor i8 %state_load_83, i8 %expandedKey_load_1" [source/AESfunctions.cpp:148]   --->   Operation 39 'xor' 'xor_ln148_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln148_1 = add i8 %roundKey_read, i8 2" [source/AESfunctions.cpp:148]   --->   Operation 40 'add' 'add_ln148_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i8 %add_ln148_1" [source/AESfunctions.cpp:148]   --->   Operation 41 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%expandedKey_addr_2 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_1" [source/AESfunctions.cpp:148]   --->   Operation 42 'getelementptr' 'expandedKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_2" [source/AESfunctions.cpp:148]   --->   Operation 43 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%state_load_84 = load i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 44 'load' 'state_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_85 = load i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 45 'load' 'state_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_86 = getelementptr i8 %state, i64 0, i64 4" [source/AESfunctions.cpp:148]   --->   Operation 46 'getelementptr' 'state_addr_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_86 = load i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 47 'load' 'state_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%state_addr_87 = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:148]   --->   Operation 48 'getelementptr' 'state_addr_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%state_load_87 = load i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 49 'load' 'state_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_2" [source/AESfunctions.cpp:148]   --->   Operation 50 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln148_2 = xor i8 %state_load_84, i8 %expandedKey_load_2" [source/AESfunctions.cpp:148]   --->   Operation 51 'xor' 'xor_ln148_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln148_2 = add i8 %roundKey_read, i8 3" [source/AESfunctions.cpp:148]   --->   Operation 52 'add' 'add_ln148_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i8 %add_ln148_2" [source/AESfunctions.cpp:148]   --->   Operation 53 'zext' 'zext_ln148_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%expandedKey_addr_3 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_2" [source/AESfunctions.cpp:148]   --->   Operation 54 'getelementptr' 'expandedKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_3" [source/AESfunctions.cpp:148]   --->   Operation 55 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%state_load_86 = load i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 56 'load' 'state_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%state_load_87 = load i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 57 'load' 'state_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%state_addr_88 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:148]   --->   Operation 58 'getelementptr' 'state_addr_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%state_load_88 = load i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 59 'load' 'state_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%state_addr_89 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:148]   --->   Operation 60 'getelementptr' 'state_addr_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%state_load_89 = load i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 61 'load' 'state_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_3" [source/AESfunctions.cpp:148]   --->   Operation 62 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln148_3 = xor i8 %state_load_85, i8 %expandedKey_load_3" [source/AESfunctions.cpp:148]   --->   Operation 63 'xor' 'xor_ln148_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln148_3 = add i8 %roundKey_read, i8 4" [source/AESfunctions.cpp:148]   --->   Operation 64 'add' 'add_ln148_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln148_3 = zext i8 %add_ln148_3" [source/AESfunctions.cpp:148]   --->   Operation 65 'zext' 'zext_ln148_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%expandedKey_addr_4 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_3" [source/AESfunctions.cpp:148]   --->   Operation 66 'getelementptr' 'expandedKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_4" [source/AESfunctions.cpp:148]   --->   Operation 67 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 68 [1/2] (2.32ns)   --->   "%state_load_88 = load i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 68 'load' 'state_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/2] (2.32ns)   --->   "%state_load_89 = load i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 69 'load' 'state_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr_90 = getelementptr i8 %state, i64 0, i64 8" [source/AESfunctions.cpp:148]   --->   Operation 70 'getelementptr' 'state_addr_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%state_load_90 = load i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 71 'load' 'state_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%state_addr_91 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:148]   --->   Operation 72 'getelementptr' 'state_addr_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%state_load_91 = load i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 73 'load' 'state_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_4" [source/AESfunctions.cpp:148]   --->   Operation 74 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln148_4 = xor i8 %state_load_86, i8 %expandedKey_load_4" [source/AESfunctions.cpp:148]   --->   Operation 75 'xor' 'xor_ln148_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln148_4 = add i8 %roundKey_read, i8 5" [source/AESfunctions.cpp:148]   --->   Operation 76 'add' 'add_ln148_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln148_4 = zext i8 %add_ln148_4" [source/AESfunctions.cpp:148]   --->   Operation 77 'zext' 'zext_ln148_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%expandedKey_addr_5 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_4" [source/AESfunctions.cpp:148]   --->   Operation 78 'getelementptr' 'expandedKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_5" [source/AESfunctions.cpp:148]   --->   Operation 79 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%state_load_90 = load i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 80 'load' 'state_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%state_load_91 = load i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 81 'load' 'state_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%state_addr_92 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:148]   --->   Operation 82 'getelementptr' 'state_addr_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.32ns)   --->   "%state_load_92 = load i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 83 'load' 'state_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%state_addr_93 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:148]   --->   Operation 84 'getelementptr' 'state_addr_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.32ns)   --->   "%state_load_93 = load i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 85 'load' 'state_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_5" [source/AESfunctions.cpp:148]   --->   Operation 86 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln148_5 = xor i8 %state_load_87, i8 %expandedKey_load_5" [source/AESfunctions.cpp:148]   --->   Operation 87 'xor' 'xor_ln148_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln148_5 = add i8 %roundKey_read, i8 6" [source/AESfunctions.cpp:148]   --->   Operation 88 'add' 'add_ln148_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln148_5 = zext i8 %add_ln148_5" [source/AESfunctions.cpp:148]   --->   Operation 89 'zext' 'zext_ln148_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%expandedKey_addr_6 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_5" [source/AESfunctions.cpp:148]   --->   Operation 90 'getelementptr' 'expandedKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_6" [source/AESfunctions.cpp:148]   --->   Operation 91 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%state_load_92 = load i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 92 'load' 'state_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/2] (2.32ns)   --->   "%state_load_93 = load i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 93 'load' 'state_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%state_addr_94 = getelementptr i8 %state, i64 0, i64 12" [source/AESfunctions.cpp:148]   --->   Operation 94 'getelementptr' 'state_addr_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (2.32ns)   --->   "%state_load_94 = load i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 95 'load' 'state_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_95 = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:148]   --->   Operation 96 'getelementptr' 'state_addr_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_95 = load i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 97 'load' 'state_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_6" [source/AESfunctions.cpp:148]   --->   Operation 98 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln148_6 = xor i8 %state_load_88, i8 %expandedKey_load_6" [source/AESfunctions.cpp:148]   --->   Operation 99 'xor' 'xor_ln148_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln148_6 = add i8 %roundKey_read, i8 7" [source/AESfunctions.cpp:148]   --->   Operation 100 'add' 'add_ln148_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln148_6 = zext i8 %add_ln148_6" [source/AESfunctions.cpp:148]   --->   Operation 101 'zext' 'zext_ln148_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%expandedKey_addr_7 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_6" [source/AESfunctions.cpp:148]   --->   Operation 102 'getelementptr' 'expandedKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_7" [source/AESfunctions.cpp:148]   --->   Operation 103 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 104 [1/2] (2.32ns)   --->   "%state_load_94 = load i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 104 'load' 'state_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 105 [1/2] (2.32ns)   --->   "%state_load_95 = load i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 105 'load' 'state_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%state_addr_96 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:148]   --->   Operation 106 'getelementptr' 'state_addr_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (2.32ns)   --->   "%state_load_96 = load i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 107 'load' 'state_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%state_addr_97 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:148]   --->   Operation 108 'getelementptr' 'state_addr_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (2.32ns)   --->   "%state_load_97 = load i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 109 'load' 'state_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148, i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 110 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_1, i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 111 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_7" [source/AESfunctions.cpp:148]   --->   Operation 112 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln148_7 = xor i8 %state_load_89, i8 %expandedKey_load_7" [source/AESfunctions.cpp:148]   --->   Operation 113 'xor' 'xor_ln148_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln148_7 = add i8 %roundKey_read, i8 8" [source/AESfunctions.cpp:148]   --->   Operation 114 'add' 'add_ln148_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln148_7 = zext i8 %add_ln148_7" [source/AESfunctions.cpp:148]   --->   Operation 115 'zext' 'zext_ln148_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%expandedKey_addr_8 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_7" [source/AESfunctions.cpp:148]   --->   Operation 116 'getelementptr' 'expandedKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr_8" [source/AESfunctions.cpp:148]   --->   Operation 117 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 118 [1/2] (2.32ns)   --->   "%state_load_96 = load i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 118 'load' 'state_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 119 [1/2] (2.32ns)   --->   "%state_load_97 = load i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 119 'load' 'state_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_2, i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 120 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_3, i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 122 [1/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr_8" [source/AESfunctions.cpp:148]   --->   Operation 122 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln148_8 = xor i8 %state_load_90, i8 %expandedKey_load_8" [source/AESfunctions.cpp:148]   --->   Operation 123 'xor' 'xor_ln148_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln148_8 = add i8 %roundKey_read, i8 9" [source/AESfunctions.cpp:148]   --->   Operation 124 'add' 'add_ln148_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln148_8 = zext i8 %add_ln148_8" [source/AESfunctions.cpp:148]   --->   Operation 125 'zext' 'zext_ln148_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%expandedKey_addr_9 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_8" [source/AESfunctions.cpp:148]   --->   Operation 126 'getelementptr' 'expandedKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8 %expandedKey_addr_9" [source/AESfunctions.cpp:148]   --->   Operation 127 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_4, i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 128 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_5, i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 129 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8 %expandedKey_addr_9" [source/AESfunctions.cpp:148]   --->   Operation 130 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 131 [1/1] (0.99ns)   --->   "%xor_ln148_9 = xor i8 %state_load_91, i8 %expandedKey_load_9" [source/AESfunctions.cpp:148]   --->   Operation 131 'xor' 'xor_ln148_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln148_9 = add i8 %roundKey_read, i8 10" [source/AESfunctions.cpp:148]   --->   Operation 132 'add' 'add_ln148_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln148_9 = zext i8 %add_ln148_9" [source/AESfunctions.cpp:148]   --->   Operation 133 'zext' 'zext_ln148_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%expandedKey_addr_10 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_9" [source/AESfunctions.cpp:148]   --->   Operation 134 'getelementptr' 'expandedKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8 %expandedKey_addr_10" [source/AESfunctions.cpp:148]   --->   Operation 135 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 5.16>
ST_12 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_6, i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 136 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_7, i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 138 [1/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8 %expandedKey_addr_10" [source/AESfunctions.cpp:148]   --->   Operation 138 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 139 [1/1] (0.99ns)   --->   "%xor_ln148_10 = xor i8 %state_load_92, i8 %expandedKey_load_10" [source/AESfunctions.cpp:148]   --->   Operation 139 'xor' 'xor_ln148_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln148_10 = add i8 %roundKey_read, i8 11" [source/AESfunctions.cpp:148]   --->   Operation 140 'add' 'add_ln148_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln148_10 = zext i8 %add_ln148_10" [source/AESfunctions.cpp:148]   --->   Operation 141 'zext' 'zext_ln148_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%expandedKey_addr_11 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_10" [source/AESfunctions.cpp:148]   --->   Operation 142 'getelementptr' 'expandedKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [2/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8 %expandedKey_addr_11" [source/AESfunctions.cpp:148]   --->   Operation 143 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 12> <Delay = 5.16>
ST_13 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_8, i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 144 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_9, i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 145 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 146 [1/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8 %expandedKey_addr_11" [source/AESfunctions.cpp:148]   --->   Operation 146 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 147 [1/1] (0.99ns)   --->   "%xor_ln148_11 = xor i8 %state_load_93, i8 %expandedKey_load_11" [source/AESfunctions.cpp:148]   --->   Operation 147 'xor' 'xor_ln148_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln148_11 = add i8 %roundKey_read, i8 12" [source/AESfunctions.cpp:148]   --->   Operation 148 'add' 'add_ln148_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln148_11 = zext i8 %add_ln148_11" [source/AESfunctions.cpp:148]   --->   Operation 149 'zext' 'zext_ln148_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%expandedKey_addr_12 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_11" [source/AESfunctions.cpp:148]   --->   Operation 150 'getelementptr' 'expandedKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [2/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8 %expandedKey_addr_12" [source/AESfunctions.cpp:148]   --->   Operation 151 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 13> <Delay = 5.16>
ST_14 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_10, i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 152 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_11, i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 153 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 154 [1/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8 %expandedKey_addr_12" [source/AESfunctions.cpp:148]   --->   Operation 154 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 155 [1/1] (0.99ns)   --->   "%xor_ln148_12 = xor i8 %state_load_94, i8 %expandedKey_load_12" [source/AESfunctions.cpp:148]   --->   Operation 155 'xor' 'xor_ln148_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln148_12 = add i8 %roundKey_read, i8 13" [source/AESfunctions.cpp:148]   --->   Operation 156 'add' 'add_ln148_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln148_12 = zext i8 %add_ln148_12" [source/AESfunctions.cpp:148]   --->   Operation 157 'zext' 'zext_ln148_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%expandedKey_addr_13 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_12" [source/AESfunctions.cpp:148]   --->   Operation 158 'getelementptr' 'expandedKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8 %expandedKey_addr_13" [source/AESfunctions.cpp:148]   --->   Operation 159 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 6.56>
ST_15 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_12, i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 160 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 161 [1/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8 %expandedKey_addr_13" [source/AESfunctions.cpp:148]   --->   Operation 161 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln148_13 = xor i8 %state_load_95, i8 %expandedKey_load_13" [source/AESfunctions.cpp:148]   --->   Operation 162 'xor' 'xor_ln148_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_13, i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 163 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln148_13 = add i8 %roundKey_read, i8 14" [source/AESfunctions.cpp:148]   --->   Operation 164 'add' 'add_ln148_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln148_13 = zext i8 %add_ln148_13" [source/AESfunctions.cpp:148]   --->   Operation 165 'zext' 'zext_ln148_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%expandedKey_addr_14 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_13" [source/AESfunctions.cpp:148]   --->   Operation 166 'getelementptr' 'expandedKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8 %expandedKey_addr_14" [source/AESfunctions.cpp:148]   --->   Operation 167 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 6.56>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8 %expandedKey_addr_14" [source/AESfunctions.cpp:148]   --->   Operation 168 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 169 [1/1] (0.99ns)   --->   "%xor_ln148_14 = xor i8 %state_load_96, i8 %expandedKey_load_14" [source/AESfunctions.cpp:148]   --->   Operation 169 'xor' 'xor_ln148_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_14, i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 170 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln148_14 = add i8 %roundKey_read, i8 15" [source/AESfunctions.cpp:148]   --->   Operation 171 'add' 'add_ln148_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln148_14 = zext i8 %add_ln148_14" [source/AESfunctions.cpp:148]   --->   Operation 172 'zext' 'zext_ln148_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%expandedKey_addr_15 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_14" [source/AESfunctions.cpp:148]   --->   Operation 173 'getelementptr' 'expandedKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [2/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8 %expandedKey_addr_15" [source/AESfunctions.cpp:148]   --->   Operation 174 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 17 <SV = 16> <Delay = 6.56>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %expandedKey, i64 666, i64 207, i64 1"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %expandedKey, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8 %expandedKey_addr_15" [source/AESfunctions.cpp:148]   --->   Operation 177 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln148_15 = xor i8 %state_load_97, i8 %expandedKey_load_15" [source/AESfunctions.cpp:148]   --->   Operation 178 'xor' 'xor_ln148_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_15, i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 179 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [source/AESfunctions.cpp:150]   --->   Operation 180 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read operation ('roundKey') on port 'roundKey' [4]  (0 ns)
	'getelementptr' operation ('expandedKey_addr', source/AESfunctions.cpp:148) [9]  (0 ns)
	'load' operation ('expandedKey_load', source/AESfunctions.cpp:148) on array 'expandedKey' [10]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148', source/AESfunctions.cpp:148) [14]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_1', source/AESfunctions.cpp:148) [16]  (0 ns)
	'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' [17]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_1', source/AESfunctions.cpp:148) [22]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_2', source/AESfunctions.cpp:148) [24]  (0 ns)
	'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' [25]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_2', source/AESfunctions.cpp:148) [30]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_3', source/AESfunctions.cpp:148) [32]  (0 ns)
	'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' [33]  (3.25 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_3', source/AESfunctions.cpp:148) [38]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_4', source/AESfunctions.cpp:148) [40]  (0 ns)
	'load' operation ('expandedKey_load_4', source/AESfunctions.cpp:148) on array 'expandedKey' [41]  (3.25 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_4', source/AESfunctions.cpp:148) [46]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_5', source/AESfunctions.cpp:148) [48]  (0 ns)
	'load' operation ('expandedKey_load_5', source/AESfunctions.cpp:148) on array 'expandedKey' [49]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_5', source/AESfunctions.cpp:148) [54]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_6', source/AESfunctions.cpp:148) [56]  (0 ns)
	'load' operation ('expandedKey_load_6', source/AESfunctions.cpp:148) on array 'expandedKey' [57]  (3.25 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_6', source/AESfunctions.cpp:148) [62]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_7', source/AESfunctions.cpp:148) [64]  (0 ns)
	'load' operation ('expandedKey_load_7', source/AESfunctions.cpp:148) on array 'expandedKey' [65]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_7', source/AESfunctions.cpp:148) [70]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_8', source/AESfunctions.cpp:148) [72]  (0 ns)
	'load' operation ('expandedKey_load_8', source/AESfunctions.cpp:148) on array 'expandedKey' [73]  (3.25 ns)

 <State 10>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_8', source/AESfunctions.cpp:148) [78]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_9', source/AESfunctions.cpp:148) [80]  (0 ns)
	'load' operation ('expandedKey_load_9', source/AESfunctions.cpp:148) on array 'expandedKey' [81]  (3.25 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_9', source/AESfunctions.cpp:148) [86]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_10', source/AESfunctions.cpp:148) [88]  (0 ns)
	'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' [89]  (3.25 ns)

 <State 12>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_10', source/AESfunctions.cpp:148) [94]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_11', source/AESfunctions.cpp:148) [96]  (0 ns)
	'load' operation ('expandedKey_load_11', source/AESfunctions.cpp:148) on array 'expandedKey' [97]  (3.25 ns)

 <State 13>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_11', source/AESfunctions.cpp:148) [102]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_12', source/AESfunctions.cpp:148) [104]  (0 ns)
	'load' operation ('expandedKey_load_12', source/AESfunctions.cpp:148) on array 'expandedKey' [105]  (3.25 ns)

 <State 14>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148_12', source/AESfunctions.cpp:148) [110]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr_13', source/AESfunctions.cpp:148) [112]  (0 ns)
	'load' operation ('expandedKey_load_13', source/AESfunctions.cpp:148) on array 'expandedKey' [113]  (3.25 ns)

 <State 15>: 6.57ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_13', source/AESfunctions.cpp:148) on array 'expandedKey' [113]  (3.25 ns)
	'xor' operation ('xor_ln148_13', source/AESfunctions.cpp:148) [116]  (0.99 ns)
	'store' operation ('store_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_13', source/AESfunctions.cpp:148 on array 'state' [117]  (2.32 ns)

 <State 16>: 6.57ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' [121]  (3.25 ns)
	'xor' operation ('xor_ln148_14', source/AESfunctions.cpp:148) [124]  (0.99 ns)
	'store' operation ('store_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_14', source/AESfunctions.cpp:148 on array 'state' [125]  (2.32 ns)

 <State 17>: 6.57ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_15', source/AESfunctions.cpp:148) on array 'expandedKey' [129]  (3.25 ns)
	'xor' operation ('xor_ln148_15', source/AESfunctions.cpp:148) [132]  (0.99 ns)
	'store' operation ('store_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' [133]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
