/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  reg [2:0] celloutsig_0_38z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [4:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(in_data[185] & celloutsig_1_0z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z & celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z[1] & celloutsig_0_9z[1]);
  assign celloutsig_1_9z = !(celloutsig_1_0z[3] ? celloutsig_1_1z : in_data[112]);
  assign celloutsig_0_17z = !(celloutsig_0_7z ? celloutsig_0_9z[2] : celloutsig_0_14z);
  assign celloutsig_0_8z = ~celloutsig_0_2z[0];
  assign celloutsig_0_22z = ~celloutsig_0_10z;
  assign celloutsig_1_4z = celloutsig_1_1z | ~(in_data[142]);
  assign celloutsig_0_37z = ~(celloutsig_0_28z[0] ^ celloutsig_0_0z);
  assign celloutsig_1_8z = { in_data[115:109], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, in_data[178:161] };
  assign celloutsig_0_11z = { celloutsig_0_2z[9:1], celloutsig_0_7z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[8:0], celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[138:129], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } == { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_12z[4], celloutsig_1_18z } == { celloutsig_1_8z[16], celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z } == { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[73:69] === in_data[4:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[6:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } === { in_data[84:75], celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z } <= { celloutsig_1_8z[11], celloutsig_1_17z[2:1], 1'h0, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[190:184], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } && { in_data[138:113], celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:5], celloutsig_0_1z } && celloutsig_0_2z[6:3];
  assign celloutsig_1_1z = ! in_data[115:98];
  assign celloutsig_0_12z = ! { celloutsig_0_11z[8:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = ! { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_23z = ! in_data[30:21];
  assign celloutsig_0_1z = in_data[6:4] != in_data[63:61];
  assign celloutsig_1_0z = - in_data[143:140];
  assign celloutsig_1_14z = - { celloutsig_1_12z[4:2], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_11z[5:2], celloutsig_0_6z } | { celloutsig_0_11z[9:6], celloutsig_0_13z };
  assign celloutsig_0_5z = in_data[2] & celloutsig_0_2z[1];
  assign celloutsig_0_20z = celloutsig_0_11z[0] & celloutsig_0_17z;
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[165:162], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z } ^ in_data[16:14];
  assign celloutsig_0_2z = in_data[31:21] ^ { in_data[38:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_16z[2:1], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_20z } ^ { in_data[18:17], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_11z = ~((in_data[179] & celloutsig_1_7z) | celloutsig_1_0z[2]);
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[23:22], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_38z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_38z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_37z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[125:122], celloutsig_1_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_17z[2:1] = { celloutsig_1_12z[1], celloutsig_1_9z } ^ celloutsig_1_14z[1:0];
  assign celloutsig_1_17z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
