ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB134:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 2


  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 001a 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 47 3 is_stmt 1 view .LVU9
  58              		.loc 1 47 26 is_stmt 0 view .LVU10
  59 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  60              		.loc 1 48 3 is_stmt 1 view .LVU11
  61              		.loc 1 48 21 is_stmt 0 view .LVU12
  62 001e 4FF0FF32 		mov	r2, #-1
  63 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 49 3 is_stmt 1 view .LVU13
  65              		.loc 1 49 28 is_stmt 0 view .LVU14
  66 0024 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 3


  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU15
  68              		.loc 1 50 32 is_stmt 0 view .LVU16
  69 0026 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  70              		.loc 1 51 3 is_stmt 1 view .LVU17
  71              		.loc 1 51 7 is_stmt 0 view .LVU18
  72 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 51 6 discriminator 1 view .LVU19
  75 002c 90B9     		cbnz	r0, .L6
  76              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 55 3 is_stmt 1 view .LVU20
  78              		.loc 1 55 34 is_stmt 0 view .LVU21
  79 002e 4FF48053 		mov	r3, #4096
  80 0032 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 7 is_stmt 0 view .LVU23
  83 0034 02A9     		add	r1, sp, #8
  84 0036 0C48     		ldr	r0, .L9
  85 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  86              	.LVL1:
  87              		.loc 1 56 6 discriminator 1 view .LVU24
  88 003c 68B9     		cbnz	r0, .L7
  89              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  90              		.loc 1 60 3 is_stmt 1 view .LVU25
  91              		.loc 1 60 37 is_stmt 0 view .LVU26
  92 003e 0023     		movs	r3, #0
  93 0040 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  94              		.loc 1 61 3 is_stmt 1 view .LVU27
  95              		.loc 1 61 33 is_stmt 0 view .LVU28
  96 0042 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  97              		.loc 1 62 3 is_stmt 1 view .LVU29
  98              		.loc 1 62 7 is_stmt 0 view .LVU30
  99 0044 6946     		mov	r1, sp
 100 0046 0848     		ldr	r0, .L9
 101 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 62 6 discriminator 1 view .LVU31
 104 004c 40B9     		cbnz	r0, .L8
 105              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  67:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 4


  68:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 106              		.loc 1 70 1 view .LVU32
 107 004e 07B0     		add	sp, sp, #28
 108              		.cfi_remember_state
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 0050 5DF804FB 		ldr	pc, [sp], #4
 112              	.L6:
 113              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 114              		.loc 1 53 5 is_stmt 1 view .LVU33
 115 0054 FFF7FEFF 		bl	Error_Handler
 116              	.LVL3:
 117 0058 E9E7     		b	.L2
 118              	.L7:
  58:Core/Src/tim.c ****   }
 119              		.loc 1 58 5 view .LVU34
 120 005a FFF7FEFF 		bl	Error_Handler
 121              	.LVL4:
 122 005e EEE7     		b	.L3
 123              	.L8:
  64:Core/Src/tim.c ****   }
 124              		.loc 1 64 5 view .LVU35
 125 0060 FFF7FEFF 		bl	Error_Handler
 126              	.LVL5:
 127              		.loc 1 70 1 is_stmt 0 view .LVU36
 128 0064 F3E7     		b	.L1
 129              	.L10:
 130 0066 00BF     		.align	2
 131              	.L9:
 132 0068 00000000 		.word	htim2
 133              		.cfi_endproc
 134              	.LFE134:
 136              		.section	.text.MX_TIM5_Init,"ax",%progbits
 137              		.align	1
 138              		.global	MX_TIM5_Init
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	MX_TIM5_Init:
 144              	.LFB136:
  71:Core/Src/tim.c **** /* TIM3 init function */
  72:Core/Src/tim.c **** void MX_TIM3_Init(void)
  73:Core/Src/tim.c **** {
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  81:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  84:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 5


  85:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  86:Core/Src/tim.c ****   htim3.Instance = TIM3;
  87:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  88:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  89:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  90:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  91:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 112:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 113:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 114:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 126:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** }
 129:Core/Src/tim.c **** /* TIM5 init function */
 130:Core/Src/tim.c **** void MX_TIM5_Init(void)
 131:Core/Src/tim.c **** {
 145              		.loc 1 131 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 24
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 00B5     		push	{lr}
 150              		.cfi_def_cfa_offset 4
 151              		.cfi_offset 14, -4
 152 0002 87B0     		sub	sp, sp, #28
 153              		.cfi_def_cfa_offset 32
 132:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 6


 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 154              		.loc 1 137 3 view .LVU38
 155              		.loc 1 137 26 is_stmt 0 view .LVU39
 156 0004 0023     		movs	r3, #0
 157 0006 0293     		str	r3, [sp, #8]
 158 0008 0393     		str	r3, [sp, #12]
 159 000a 0493     		str	r3, [sp, #16]
 160 000c 0593     		str	r3, [sp, #20]
 138:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 161              		.loc 1 138 3 is_stmt 1 view .LVU40
 162              		.loc 1 138 27 is_stmt 0 view .LVU41
 163 000e 0093     		str	r3, [sp]
 164 0010 0193     		str	r3, [sp, #4]
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 143:Core/Src/tim.c ****   htim5.Instance = TIM5;
 165              		.loc 1 143 3 is_stmt 1 view .LVU42
 166              		.loc 1 143 18 is_stmt 0 view .LVU43
 167 0012 1448     		ldr	r0, .L19
 168 0014 144A     		ldr	r2, .L19+4
 169 0016 0260     		str	r2, [r0]
 144:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 170              		.loc 1 144 3 is_stmt 1 view .LVU44
 171              		.loc 1 144 24 is_stmt 0 view .LVU45
 172 0018 4360     		str	r3, [r0, #4]
 145:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 173              		.loc 1 145 3 is_stmt 1 view .LVU46
 174              		.loc 1 145 26 is_stmt 0 view .LVU47
 175 001a 8360     		str	r3, [r0, #8]
 146:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
 176              		.loc 1 146 3 is_stmt 1 view .LVU48
 177              		.loc 1 146 21 is_stmt 0 view .LVU49
 178 001c 4FF0FF32 		mov	r2, #-1
 179 0020 C260     		str	r2, [r0, #12]
 147:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 180              		.loc 1 147 3 is_stmt 1 view .LVU50
 181              		.loc 1 147 28 is_stmt 0 view .LVU51
 182 0022 0361     		str	r3, [r0, #16]
 148:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 183              		.loc 1 148 3 is_stmt 1 view .LVU52
 184              		.loc 1 148 32 is_stmt 0 view .LVU53
 185 0024 8361     		str	r3, [r0, #24]
 149:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 186              		.loc 1 149 3 is_stmt 1 view .LVU54
 187              		.loc 1 149 7 is_stmt 0 view .LVU55
 188 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 189              	.LVL6:
 190              		.loc 1 149 6 discriminator 1 view .LVU56
 191 002a 90B9     		cbnz	r0, .L16
 192              	.L12:
 150:Core/Src/tim.c ****   {
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 7


 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 193              		.loc 1 153 3 is_stmt 1 view .LVU57
 194              		.loc 1 153 34 is_stmt 0 view .LVU58
 195 002c 4FF48053 		mov	r3, #4096
 196 0030 0293     		str	r3, [sp, #8]
 154:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 197              		.loc 1 154 3 is_stmt 1 view .LVU59
 198              		.loc 1 154 7 is_stmt 0 view .LVU60
 199 0032 02A9     		add	r1, sp, #8
 200 0034 0B48     		ldr	r0, .L19
 201 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 202              	.LVL7:
 203              		.loc 1 154 6 discriminator 1 view .LVU61
 204 003a 68B9     		cbnz	r0, .L17
 205              	.L13:
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 206              		.loc 1 158 3 is_stmt 1 view .LVU62
 207              		.loc 1 158 37 is_stmt 0 view .LVU63
 208 003c 0023     		movs	r3, #0
 209 003e 0093     		str	r3, [sp]
 159:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 210              		.loc 1 159 3 is_stmt 1 view .LVU64
 211              		.loc 1 159 33 is_stmt 0 view .LVU65
 212 0040 0193     		str	r3, [sp, #4]
 160:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 213              		.loc 1 160 3 is_stmt 1 view .LVU66
 214              		.loc 1 160 7 is_stmt 0 view .LVU67
 215 0042 6946     		mov	r1, sp
 216 0044 0748     		ldr	r0, .L19
 217 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 218              	.LVL8:
 219              		.loc 1 160 6 discriminator 1 view .LVU68
 220 004a 40B9     		cbnz	r0, .L18
 221              	.L11:
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c **** }
 222              		.loc 1 168 1 view .LVU69
 223 004c 07B0     		add	sp, sp, #28
 224              		.cfi_remember_state
 225              		.cfi_def_cfa_offset 4
 226              		@ sp needed
 227 004e 5DF804FB 		ldr	pc, [sp], #4
 228              	.L16:
 229              		.cfi_restore_state
 151:Core/Src/tim.c ****   }
 230              		.loc 1 151 5 is_stmt 1 view .LVU70
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 8


 231 0052 FFF7FEFF 		bl	Error_Handler
 232              	.LVL9:
 233 0056 E9E7     		b	.L12
 234              	.L17:
 156:Core/Src/tim.c ****   }
 235              		.loc 1 156 5 view .LVU71
 236 0058 FFF7FEFF 		bl	Error_Handler
 237              	.LVL10:
 238 005c EEE7     		b	.L13
 239              	.L18:
 162:Core/Src/tim.c ****   }
 240              		.loc 1 162 5 view .LVU72
 241 005e FFF7FEFF 		bl	Error_Handler
 242              	.LVL11:
 243              		.loc 1 168 1 is_stmt 0 view .LVU73
 244 0062 F3E7     		b	.L11
 245              	.L20:
 246              		.align	2
 247              	.L19:
 248 0064 00000000 		.word	htim5
 249 0068 000C0040 		.word	1073744896
 250              		.cfi_endproc
 251              	.LFE136:
 253              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_TIM_Base_MspInit
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_TIM_Base_MspInit:
 261              	.LVL12:
 262              	.LFB137:
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 171:Core/Src/tim.c **** {
 263              		.loc 1 171 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 40
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 171 1 is_stmt 0 view .LVU75
 268 0000 10B5     		push	{r4, lr}
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 4, -8
 271              		.cfi_offset 14, -4
 272 0002 8AB0     		sub	sp, sp, #40
 273              		.cfi_def_cfa_offset 48
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 274              		.loc 1 173 3 is_stmt 1 view .LVU76
 275              		.loc 1 173 20 is_stmt 0 view .LVU77
 276 0004 0023     		movs	r3, #0
 277 0006 0593     		str	r3, [sp, #20]
 278 0008 0693     		str	r3, [sp, #24]
 279 000a 0793     		str	r3, [sp, #28]
 280 000c 0893     		str	r3, [sp, #32]
 281 000e 0993     		str	r3, [sp, #36]
 174:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 9


 282              		.loc 1 174 3 is_stmt 1 view .LVU78
 283              		.loc 1 174 20 is_stmt 0 view .LVU79
 284 0010 0368     		ldr	r3, [r0]
 285              		.loc 1 174 5 view .LVU80
 286 0012 B3F1804F 		cmp	r3, #1073741824
 287 0016 07D0     		beq	.L26
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 179:Core/Src/tim.c ****     /* TIM2 clock enable */
 180:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 183:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 184:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 185:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 186:Core/Src/tim.c ****     */
 187:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 188:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 192:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 195:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 196:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 200:Core/Src/tim.c ****   }
 201:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 288              		.loc 1 201 8 is_stmt 1 view .LVU81
 289              		.loc 1 201 10 is_stmt 0 view .LVU82
 290 0018 254A     		ldr	r2, .L29
 291 001a 9342     		cmp	r3, r2
 292 001c 2ED0     		beq	.L27
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 206:Core/Src/tim.c ****     /* TIM3 clock enable */
 207:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 293              		.loc 1 212 8 is_stmt 1 view .LVU83
 294              		.loc 1 212 10 is_stmt 0 view .LVU84
 295 001e 254A     		ldr	r2, .L29+4
 296 0020 9342     		cmp	r3, r2
 297 0022 38D0     		beq	.L28
 298              	.LVL13:
 299              	.L21:
 213:Core/Src/tim.c ****   {
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 10


 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 217:Core/Src/tim.c ****     /* TIM5 clock enable */
 218:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c **** }
 300              		.loc 1 223 1 view .LVU85
 301 0024 0AB0     		add	sp, sp, #40
 302              		.cfi_remember_state
 303              		.cfi_def_cfa_offset 8
 304              		@ sp needed
 305 0026 10BD     		pop	{r4, pc}
 306              	.LVL14:
 307              	.L26:
 308              		.cfi_restore_state
 180:Core/Src/tim.c **** 
 309              		.loc 1 180 5 is_stmt 1 view .LVU86
 310              	.LBB2:
 180:Core/Src/tim.c **** 
 311              		.loc 1 180 5 view .LVU87
 312 0028 0024     		movs	r4, #0
 313 002a 0194     		str	r4, [sp, #4]
 180:Core/Src/tim.c **** 
 314              		.loc 1 180 5 view .LVU88
 315 002c 03F50E33 		add	r3, r3, #145408
 316 0030 1A6C     		ldr	r2, [r3, #64]
 317 0032 42F00102 		orr	r2, r2, #1
 318 0036 1A64     		str	r2, [r3, #64]
 180:Core/Src/tim.c **** 
 319              		.loc 1 180 5 view .LVU89
 320 0038 1A6C     		ldr	r2, [r3, #64]
 321 003a 02F00102 		and	r2, r2, #1
 322 003e 0192     		str	r2, [sp, #4]
 180:Core/Src/tim.c **** 
 323              		.loc 1 180 5 view .LVU90
 324 0040 019A     		ldr	r2, [sp, #4]
 325              	.LBE2:
 180:Core/Src/tim.c **** 
 326              		.loc 1 180 5 view .LVU91
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 327              		.loc 1 182 5 view .LVU92
 328              	.LBB3:
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 329              		.loc 1 182 5 view .LVU93
 330 0042 0294     		str	r4, [sp, #8]
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 331              		.loc 1 182 5 view .LVU94
 332 0044 1A6B     		ldr	r2, [r3, #48]
 333 0046 42F00102 		orr	r2, r2, #1
 334 004a 1A63     		str	r2, [r3, #48]
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 335              		.loc 1 182 5 view .LVU95
 336 004c 1B6B     		ldr	r3, [r3, #48]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 11


 337 004e 03F00103 		and	r3, r3, #1
 338 0052 0293     		str	r3, [sp, #8]
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 339              		.loc 1 182 5 view .LVU96
 340 0054 029B     		ldr	r3, [sp, #8]
 341              	.LBE3:
 182:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 342              		.loc 1 182 5 view .LVU97
 187:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343              		.loc 1 187 5 view .LVU98
 187:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344              		.loc 1 187 25 is_stmt 0 view .LVU99
 345 0056 0523     		movs	r3, #5
 346 0058 0593     		str	r3, [sp, #20]
 188:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 188 5 is_stmt 1 view .LVU100
 188:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 188 26 is_stmt 0 view .LVU101
 349 005a 0223     		movs	r3, #2
 350 005c 0693     		str	r3, [sp, #24]
 189:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 351              		.loc 1 189 5 is_stmt 1 view .LVU102
 190:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 352              		.loc 1 190 5 view .LVU103
 191:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 353              		.loc 1 191 5 view .LVU104
 191:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 354              		.loc 1 191 31 is_stmt 0 view .LVU105
 355 005e 0123     		movs	r3, #1
 356 0060 0993     		str	r3, [sp, #36]
 192:Core/Src/tim.c **** 
 357              		.loc 1 192 5 is_stmt 1 view .LVU106
 358 0062 05A9     		add	r1, sp, #20
 359 0064 1448     		ldr	r0, .L29+8
 360              	.LVL15:
 192:Core/Src/tim.c **** 
 361              		.loc 1 192 5 is_stmt 0 view .LVU107
 362 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 363              	.LVL16:
 195:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 364              		.loc 1 195 5 is_stmt 1 view .LVU108
 365 006a 2246     		mov	r2, r4
 366 006c 2146     		mov	r1, r4
 367 006e 1C20     		movs	r0, #28
 368 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 369              	.LVL17:
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 370              		.loc 1 196 5 view .LVU109
 371 0074 1C20     		movs	r0, #28
 372 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 373              	.LVL18:
 374 007a D3E7     		b	.L21
 375              	.LVL19:
 376              	.L27:
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 377              		.loc 1 207 5 view .LVU110
 378              	.LBB4:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 12


 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 379              		.loc 1 207 5 view .LVU111
 380 007c 0023     		movs	r3, #0
 381 007e 0393     		str	r3, [sp, #12]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 382              		.loc 1 207 5 view .LVU112
 383 0080 0E4B     		ldr	r3, .L29+12
 384 0082 1A6C     		ldr	r2, [r3, #64]
 385 0084 42F00202 		orr	r2, r2, #2
 386 0088 1A64     		str	r2, [r3, #64]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 387              		.loc 1 207 5 view .LVU113
 388 008a 1B6C     		ldr	r3, [r3, #64]
 389 008c 03F00203 		and	r3, r3, #2
 390 0090 0393     		str	r3, [sp, #12]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 391              		.loc 1 207 5 view .LVU114
 392 0092 039B     		ldr	r3, [sp, #12]
 393              	.LBE4:
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 394              		.loc 1 207 5 view .LVU115
 395 0094 C6E7     		b	.L21
 396              	.L28:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 397              		.loc 1 218 5 view .LVU116
 398              	.LBB5:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 399              		.loc 1 218 5 view .LVU117
 400 0096 0023     		movs	r3, #0
 401 0098 0493     		str	r3, [sp, #16]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 402              		.loc 1 218 5 view .LVU118
 403 009a 084B     		ldr	r3, .L29+12
 404 009c 1A6C     		ldr	r2, [r3, #64]
 405 009e 42F00802 		orr	r2, r2, #8
 406 00a2 1A64     		str	r2, [r3, #64]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 407              		.loc 1 218 5 view .LVU119
 408 00a4 1B6C     		ldr	r3, [r3, #64]
 409 00a6 03F00803 		and	r3, r3, #8
 410 00aa 0493     		str	r3, [sp, #16]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 411              		.loc 1 218 5 view .LVU120
 412 00ac 049B     		ldr	r3, [sp, #16]
 413              	.LBE5:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 414              		.loc 1 218 5 discriminator 1 view .LVU121
 415              		.loc 1 223 1 is_stmt 0 view .LVU122
 416 00ae B9E7     		b	.L21
 417              	.L30:
 418              		.align	2
 419              	.L29:
 420 00b0 00040040 		.word	1073742848
 421 00b4 000C0040 		.word	1073744896
 422 00b8 00000240 		.word	1073872896
 423 00bc 00380240 		.word	1073887232
 424              		.cfi_endproc
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 13


 425              	.LFE137:
 427              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 428              		.align	1
 429              		.global	HAL_TIM_MspPostInit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	HAL_TIM_MspPostInit:
 435              	.LVL20:
 436              	.LFB138:
 224:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 225:Core/Src/tim.c **** {
 437              		.loc 1 225 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 24
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 225 1 is_stmt 0 view .LVU124
 442 0000 00B5     		push	{lr}
 443              		.cfi_def_cfa_offset 4
 444              		.cfi_offset 14, -4
 445 0002 87B0     		sub	sp, sp, #28
 446              		.cfi_def_cfa_offset 32
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 447              		.loc 1 227 3 is_stmt 1 view .LVU125
 448              		.loc 1 227 20 is_stmt 0 view .LVU126
 449 0004 0023     		movs	r3, #0
 450 0006 0193     		str	r3, [sp, #4]
 451 0008 0293     		str	r3, [sp, #8]
 452 000a 0393     		str	r3, [sp, #12]
 453 000c 0493     		str	r3, [sp, #16]
 454 000e 0593     		str	r3, [sp, #20]
 228:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 455              		.loc 1 228 3 is_stmt 1 view .LVU127
 456              		.loc 1 228 15 is_stmt 0 view .LVU128
 457 0010 0268     		ldr	r2, [r0]
 458              		.loc 1 228 5 view .LVU129
 459 0012 0E4B     		ldr	r3, .L35
 460 0014 9A42     		cmp	r2, r3
 461 0016 02D0     		beq	.L34
 462              	.LVL21:
 463              	.L31:
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 236:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 237:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 238:Core/Src/tim.c ****     */
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 242:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 243:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 14


 244:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c **** }
 464              		.loc 1 251 1 view .LVU130
 465 0018 07B0     		add	sp, sp, #28
 466              		.cfi_remember_state
 467              		.cfi_def_cfa_offset 4
 468              		@ sp needed
 469 001a 5DF804FB 		ldr	pc, [sp], #4
 470              	.LVL22:
 471              	.L34:
 472              		.cfi_restore_state
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 473              		.loc 1 234 5 is_stmt 1 view .LVU131
 474              	.LBB6:
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 475              		.loc 1 234 5 view .LVU132
 476 001e 0023     		movs	r3, #0
 477 0020 0093     		str	r3, [sp]
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 478              		.loc 1 234 5 view .LVU133
 479 0022 0B4B     		ldr	r3, .L35+4
 480 0024 1A6B     		ldr	r2, [r3, #48]
 481 0026 42F00102 		orr	r2, r2, #1
 482 002a 1A63     		str	r2, [r3, #48]
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 483              		.loc 1 234 5 view .LVU134
 484 002c 1B6B     		ldr	r3, [r3, #48]
 485 002e 03F00103 		and	r3, r3, #1
 486 0032 0093     		str	r3, [sp]
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 487              		.loc 1 234 5 view .LVU135
 488 0034 009B     		ldr	r3, [sp]
 489              	.LBE6:
 234:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 490              		.loc 1 234 5 view .LVU136
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 491              		.loc 1 239 5 view .LVU137
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 492              		.loc 1 239 25 is_stmt 0 view .LVU138
 493 0036 C023     		movs	r3, #192
 494 0038 0193     		str	r3, [sp, #4]
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 495              		.loc 1 240 5 is_stmt 1 view .LVU139
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 496              		.loc 1 240 26 is_stmt 0 view .LVU140
 497 003a 0223     		movs	r3, #2
 498 003c 0293     		str	r3, [sp, #8]
 241:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 499              		.loc 1 241 5 is_stmt 1 view .LVU141
 242:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 500              		.loc 1 242 5 view .LVU142
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 15


 243:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 501              		.loc 1 243 5 view .LVU143
 243:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 502              		.loc 1 243 31 is_stmt 0 view .LVU144
 503 003e 0593     		str	r3, [sp, #20]
 244:Core/Src/tim.c **** 
 504              		.loc 1 244 5 is_stmt 1 view .LVU145
 505 0040 01A9     		add	r1, sp, #4
 506 0042 0448     		ldr	r0, .L35+8
 507              	.LVL23:
 244:Core/Src/tim.c **** 
 508              		.loc 1 244 5 is_stmt 0 view .LVU146
 509 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 510              	.LVL24:
 511              		.loc 1 251 1 view .LVU147
 512 0048 E6E7     		b	.L31
 513              	.L36:
 514 004a 00BF     		.align	2
 515              	.L35:
 516 004c 00040040 		.word	1073742848
 517 0050 00380240 		.word	1073887232
 518 0054 00000240 		.word	1073872896
 519              		.cfi_endproc
 520              	.LFE138:
 522              		.section	.text.MX_TIM3_Init,"ax",%progbits
 523              		.align	1
 524              		.global	MX_TIM3_Init
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 529              	MX_TIM3_Init:
 530              	.LFB135:
  73:Core/Src/tim.c **** 
 531              		.loc 1 73 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 56
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 00B5     		push	{lr}
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 14, -4
 538 0002 8FB0     		sub	sp, sp, #60
 539              		.cfi_def_cfa_offset 64
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 540              		.loc 1 79 3 view .LVU149
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 541              		.loc 1 79 26 is_stmt 0 view .LVU150
 542 0004 0023     		movs	r3, #0
 543 0006 0A93     		str	r3, [sp, #40]
 544 0008 0B93     		str	r3, [sp, #44]
 545 000a 0C93     		str	r3, [sp, #48]
 546 000c 0D93     		str	r3, [sp, #52]
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 547              		.loc 1 80 3 is_stmt 1 view .LVU151
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 548              		.loc 1 80 27 is_stmt 0 view .LVU152
 549 000e 0893     		str	r3, [sp, #32]
 550 0010 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 16


  81:Core/Src/tim.c **** 
 551              		.loc 1 81 3 is_stmt 1 view .LVU153
  81:Core/Src/tim.c **** 
 552              		.loc 1 81 22 is_stmt 0 view .LVU154
 553 0012 0193     		str	r3, [sp, #4]
 554 0014 0293     		str	r3, [sp, #8]
 555 0016 0393     		str	r3, [sp, #12]
 556 0018 0493     		str	r3, [sp, #16]
 557 001a 0593     		str	r3, [sp, #20]
 558 001c 0693     		str	r3, [sp, #24]
 559 001e 0793     		str	r3, [sp, #28]
  86:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 560              		.loc 1 86 3 is_stmt 1 view .LVU155
  86:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 561              		.loc 1 86 18 is_stmt 0 view .LVU156
 562 0020 2548     		ldr	r0, .L51
 563 0022 264A     		ldr	r2, .L51+4
 564 0024 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 565              		.loc 1 87 3 is_stmt 1 view .LVU157
  87:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 566              		.loc 1 87 24 is_stmt 0 view .LVU158
 567 0026 4360     		str	r3, [r0, #4]
  88:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 568              		.loc 1 88 3 is_stmt 1 view .LVU159
  88:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 569              		.loc 1 88 26 is_stmt 0 view .LVU160
 570 0028 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 571              		.loc 1 89 3 is_stmt 1 view .LVU161
  89:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 572              		.loc 1 89 21 is_stmt 0 view .LVU162
 573 002a 4FF6FF72 		movw	r2, #65535
 574 002e C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 575              		.loc 1 90 3 is_stmt 1 view .LVU163
  90:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 576              		.loc 1 90 28 is_stmt 0 view .LVU164
 577 0030 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 578              		.loc 1 91 3 is_stmt 1 view .LVU165
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 579              		.loc 1 91 32 is_stmt 0 view .LVU166
 580 0032 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   {
 581              		.loc 1 92 3 is_stmt 1 view .LVU167
  92:Core/Src/tim.c ****   {
 582              		.loc 1 92 7 is_stmt 0 view .LVU168
 583 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 584              	.LVL25:
  92:Core/Src/tim.c ****   {
 585              		.loc 1 92 6 discriminator 1 view .LVU169
 586 0038 58BB     		cbnz	r0, .L45
 587              	.L38:
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 588              		.loc 1 96 3 is_stmt 1 view .LVU170
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 17


 589              		.loc 1 96 34 is_stmt 0 view .LVU171
 590 003a 4FF48053 		mov	r3, #4096
 591 003e 0A93     		str	r3, [sp, #40]
  97:Core/Src/tim.c ****   {
 592              		.loc 1 97 3 is_stmt 1 view .LVU172
  97:Core/Src/tim.c ****   {
 593              		.loc 1 97 7 is_stmt 0 view .LVU173
 594 0040 0AA9     		add	r1, sp, #40
 595 0042 1D48     		ldr	r0, .L51
 596 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 597              	.LVL26:
  97:Core/Src/tim.c ****   {
 598              		.loc 1 97 6 discriminator 1 view .LVU174
 599 0048 30BB     		cbnz	r0, .L46
 600              	.L39:
 101:Core/Src/tim.c ****   {
 601              		.loc 1 101 3 is_stmt 1 view .LVU175
 101:Core/Src/tim.c ****   {
 602              		.loc 1 101 7 is_stmt 0 view .LVU176
 603 004a 1B48     		ldr	r0, .L51
 604 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 605              	.LVL27:
 101:Core/Src/tim.c ****   {
 606              		.loc 1 101 6 discriminator 1 view .LVU177
 607 0050 28BB     		cbnz	r0, .L47
 608              	.L40:
 105:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 609              		.loc 1 105 3 is_stmt 1 view .LVU178
 105:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 610              		.loc 1 105 37 is_stmt 0 view .LVU179
 611 0052 0023     		movs	r3, #0
 612 0054 0893     		str	r3, [sp, #32]
 106:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 613              		.loc 1 106 3 is_stmt 1 view .LVU180
 106:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 614              		.loc 1 106 33 is_stmt 0 view .LVU181
 615 0056 0993     		str	r3, [sp, #36]
 107:Core/Src/tim.c ****   {
 616              		.loc 1 107 3 is_stmt 1 view .LVU182
 107:Core/Src/tim.c ****   {
 617              		.loc 1 107 7 is_stmt 0 view .LVU183
 618 0058 08A9     		add	r1, sp, #32
 619 005a 1748     		ldr	r0, .L51
 620 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 621              	.LVL28:
 107:Core/Src/tim.c ****   {
 622              		.loc 1 107 6 discriminator 1 view .LVU184
 623 0060 00BB     		cbnz	r0, .L48
 624              	.L41:
 111:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 625              		.loc 1 111 3 is_stmt 1 view .LVU185
 111:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 626              		.loc 1 111 20 is_stmt 0 view .LVU186
 627 0062 6023     		movs	r3, #96
 628 0064 0193     		str	r3, [sp, #4]
 112:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 629              		.loc 1 112 3 is_stmt 1 view .LVU187
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 18


 112:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 630              		.loc 1 112 19 is_stmt 0 view .LVU188
 631 0066 0022     		movs	r2, #0
 632 0068 0292     		str	r2, [sp, #8]
 113:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 633              		.loc 1 113 3 is_stmt 1 view .LVU189
 113:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 634              		.loc 1 113 24 is_stmt 0 view .LVU190
 635 006a 0392     		str	r2, [sp, #12]
 114:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 636              		.loc 1 114 3 is_stmt 1 view .LVU191
 114:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 637              		.loc 1 114 24 is_stmt 0 view .LVU192
 638 006c 0592     		str	r2, [sp, #20]
 115:Core/Src/tim.c ****   {
 639              		.loc 1 115 3 is_stmt 1 view .LVU193
 115:Core/Src/tim.c ****   {
 640              		.loc 1 115 7 is_stmt 0 view .LVU194
 641 006e 01A9     		add	r1, sp, #4
 642 0070 1148     		ldr	r0, .L51
 643 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 644              	.LVL29:
 115:Core/Src/tim.c ****   {
 645              		.loc 1 115 6 discriminator 1 view .LVU195
 646 0076 C0B9     		cbnz	r0, .L49
 647              	.L42:
 119:Core/Src/tim.c ****   {
 648              		.loc 1 119 3 is_stmt 1 view .LVU196
 119:Core/Src/tim.c ****   {
 649              		.loc 1 119 7 is_stmt 0 view .LVU197
 650 0078 0422     		movs	r2, #4
 651 007a 0DEB0201 		add	r1, sp, r2
 652 007e 0E48     		ldr	r0, .L51
 653 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 654              	.LVL30:
 119:Core/Src/tim.c ****   {
 655              		.loc 1 119 6 discriminator 1 view .LVU198
 656 0084 A0B9     		cbnz	r0, .L50
 657              	.L43:
 126:Core/Src/tim.c **** 
 658              		.loc 1 126 3 is_stmt 1 view .LVU199
 659 0086 0C48     		ldr	r0, .L51
 660 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 661              	.LVL31:
 128:Core/Src/tim.c **** /* TIM5 init function */
 662              		.loc 1 128 1 is_stmt 0 view .LVU200
 663 008c 0FB0     		add	sp, sp, #60
 664              		.cfi_remember_state
 665              		.cfi_def_cfa_offset 4
 666              		@ sp needed
 667 008e 5DF804FB 		ldr	pc, [sp], #4
 668              	.L45:
 669              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 670              		.loc 1 94 5 is_stmt 1 view .LVU201
 671 0092 FFF7FEFF 		bl	Error_Handler
 672              	.LVL32:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 19


 673 0096 D0E7     		b	.L38
 674              	.L46:
  99:Core/Src/tim.c ****   }
 675              		.loc 1 99 5 view .LVU202
 676 0098 FFF7FEFF 		bl	Error_Handler
 677              	.LVL33:
 678 009c D5E7     		b	.L39
 679              	.L47:
 103:Core/Src/tim.c ****   }
 680              		.loc 1 103 5 view .LVU203
 681 009e FFF7FEFF 		bl	Error_Handler
 682              	.LVL34:
 683 00a2 D6E7     		b	.L40
 684              	.L48:
 109:Core/Src/tim.c ****   }
 685              		.loc 1 109 5 view .LVU204
 686 00a4 FFF7FEFF 		bl	Error_Handler
 687              	.LVL35:
 688 00a8 DBE7     		b	.L41
 689              	.L49:
 117:Core/Src/tim.c ****   }
 690              		.loc 1 117 5 view .LVU205
 691 00aa FFF7FEFF 		bl	Error_Handler
 692              	.LVL36:
 693 00ae E3E7     		b	.L42
 694              	.L50:
 121:Core/Src/tim.c ****   }
 695              		.loc 1 121 5 view .LVU206
 696 00b0 FFF7FEFF 		bl	Error_Handler
 697              	.LVL37:
 698 00b4 E7E7     		b	.L43
 699              	.L52:
 700 00b6 00BF     		.align	2
 701              	.L51:
 702 00b8 00000000 		.word	htim3
 703 00bc 00040040 		.word	1073742848
 704              		.cfi_endproc
 705              	.LFE135:
 707              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 708              		.align	1
 709              		.global	HAL_TIM_Base_MspDeInit
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	HAL_TIM_Base_MspDeInit:
 715              	.LVL38:
 716              	.LFB139:
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 254:Core/Src/tim.c **** {
 717              		.loc 1 254 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		.loc 1 254 1 is_stmt 0 view .LVU208
 722 0000 08B5     		push	{r3, lr}
 723              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 20


 724              		.cfi_offset 3, -8
 725              		.cfi_offset 14, -4
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 726              		.loc 1 256 3 is_stmt 1 view .LVU209
 727              		.loc 1 256 20 is_stmt 0 view .LVU210
 728 0002 0368     		ldr	r3, [r0]
 729              		.loc 1 256 5 view .LVU211
 730 0004 B3F1804F 		cmp	r3, #1073741824
 731 0008 06D0     		beq	.L58
 257:Core/Src/tim.c ****   {
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 261:Core/Src/tim.c ****     /* Peripheral clock disable */
 262:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 265:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 266:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 267:Core/Src/tim.c ****     */
 268:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_2);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 271:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 275:Core/Src/tim.c ****   }
 276:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 732              		.loc 1 276 8 is_stmt 1 view .LVU212
 733              		.loc 1 276 10 is_stmt 0 view .LVU213
 734 000a 114A     		ldr	r2, .L61
 735 000c 9342     		cmp	r3, r2
 736 000e 10D0     		beq	.L59
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 281:Core/Src/tim.c ****     /* Peripheral clock disable */
 282:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 286:Core/Src/tim.c ****   }
 287:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 737              		.loc 1 287 8 is_stmt 1 view .LVU214
 738              		.loc 1 287 10 is_stmt 0 view .LVU215
 739 0010 104A     		ldr	r2, .L61+4
 740 0012 9342     		cmp	r3, r2
 741 0014 14D0     		beq	.L60
 742              	.LVL39:
 743              	.L53:
 288:Core/Src/tim.c ****   {
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 21


 292:Core/Src/tim.c ****     /* Peripheral clock disable */
 293:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c **** }
 744              		.loc 1 298 1 view .LVU216
 745 0016 08BD     		pop	{r3, pc}
 746              	.LVL40:
 747              	.L58:
 262:Core/Src/tim.c **** 
 748              		.loc 1 262 5 is_stmt 1 view .LVU217
 749 0018 0F4A     		ldr	r2, .L61+8
 750 001a 136C     		ldr	r3, [r2, #64]
 751 001c 23F00103 		bic	r3, r3, #1
 752 0020 1364     		str	r3, [r2, #64]
 268:Core/Src/tim.c **** 
 753              		.loc 1 268 5 view .LVU218
 754 0022 0521     		movs	r1, #5
 755 0024 0D48     		ldr	r0, .L61+12
 756              	.LVL41:
 268:Core/Src/tim.c **** 
 757              		.loc 1 268 5 is_stmt 0 view .LVU219
 758 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 759              	.LVL42:
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 760              		.loc 1 271 5 is_stmt 1 view .LVU220
 761 002a 1C20     		movs	r0, #28
 762 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 763              	.LVL43:
 764 0030 F1E7     		b	.L53
 765              	.LVL44:
 766              	.L59:
 282:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 767              		.loc 1 282 5 view .LVU221
 768 0032 02F50D32 		add	r2, r2, #144384
 769 0036 136C     		ldr	r3, [r2, #64]
 770 0038 23F00203 		bic	r3, r3, #2
 771 003c 1364     		str	r3, [r2, #64]
 772 003e EAE7     		b	.L53
 773              	.L60:
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 774              		.loc 1 293 5 view .LVU222
 775 0040 02F50B32 		add	r2, r2, #142336
 776 0044 136C     		ldr	r3, [r2, #64]
 777 0046 23F00803 		bic	r3, r3, #8
 778 004a 1364     		str	r3, [r2, #64]
 779              		.loc 1 298 1 is_stmt 0 view .LVU223
 780 004c E3E7     		b	.L53
 781              	.L62:
 782 004e 00BF     		.align	2
 783              	.L61:
 784 0050 00040040 		.word	1073742848
 785 0054 000C0040 		.word	1073744896
 786 0058 00380240 		.word	1073887232
 787 005c 00000240 		.word	1073872896
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 22


 788              		.cfi_endproc
 789              	.LFE139:
 791              		.global	htim5
 792              		.section	.bss.htim5,"aw",%nobits
 793              		.align	2
 796              	htim5:
 797 0000 00000000 		.space	72
 797      00000000 
 797      00000000 
 797      00000000 
 797      00000000 
 798              		.global	htim3
 799              		.section	.bss.htim3,"aw",%nobits
 800              		.align	2
 803              	htim3:
 804 0000 00000000 		.space	72
 804      00000000 
 804      00000000 
 804      00000000 
 804      00000000 
 805              		.global	htim2
 806              		.section	.bss.htim2,"aw",%nobits
 807              		.align	2
 810              	htim2:
 811 0000 00000000 		.space	72
 811      00000000 
 811      00000000 
 811      00000000 
 811      00000000 
 812              		.text
 813              	.Letext0:
 814              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 815              		.file 3 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 816              		.file 4 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 817              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 818              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 819              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 820              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 821              		.file 9 "Core/Inc/tim.h"
 822              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 823              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 824              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:21     .text.MX_TIM2_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:132    .text.MX_TIM2_Init:00000068 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:810    .bss.htim2:00000000 htim2
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:137    .text.MX_TIM5_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:143    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:248    .text.MX_TIM5_Init:00000064 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:796    .bss.htim5:00000000 htim5
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:254    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:260    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:420    .text.HAL_TIM_Base_MspInit:000000b0 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:428    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:434    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:516    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:523    .text.MX_TIM3_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:529    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:702    .text.MX_TIM3_Init:000000b8 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:803    .bss.htim3:00000000 htim3
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:708    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:714    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:784    .text.HAL_TIM_Base_MspDeInit:00000050 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:793    .bss.htim5:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:800    .bss.htim3:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccF5ivMG.s:807    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
