{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630292913456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630292913473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 11:08:33 2021 " "Processing started: Mon Aug 30 11:08:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630292913473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292913473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_eeprom -c i2c_eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_eeprom -c i2c_eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292913473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630292913993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630292913993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_eeprom " "Found entity 1: i2c_eeprom" {  } { { "../rtl/i2c_eeprom.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_req WR_REQ eeprom_control.v(8) " "Verilog HDL Declaration information at eeprom_control.v(8): object \"wr_req\" differs only in case from object \"WR_REQ\" in the same scope" {  } { { "../rtl/eeprom_control.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630292923358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_req RD_REQ eeprom_control.v(9) " "Verilog HDL Declaration information at eeprom_control.v(9): object \"rd_req\" differs only in case from object \"RD_REQ\" in the same scope" {  } { { "../rtl/eeprom_control.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630292923358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_control " "Found entity 1: eeprom_control" {  } { { "../rtl/eeprom_control.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/cmd_analy.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/rtl/cmd_analy.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_analy " "Found entity 1: cmd_analy" {  } { { "../rtl/cmd_analy.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/cmd_analy.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../ip/wr_fifo/wrfifo.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/i2c_eeprom/i2c_eeprom/ip/rd_fifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/i2c_eeprom/i2c_eeprom/ip/rd_fifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../ip/rd_fifo/rdfifo.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/ip/rd_fifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_eeprom " "Elaborating entity \"i2c_eeprom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630292923433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart_rx\"" {  } { { "../rtl/i2c_eeprom.v" "u_uart_rx" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(39) " "Verilog HDL assignment warning at uart_rx.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_rx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292923463 "|i2c_eeprom|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(56) " "Verilog HDL assignment warning at uart_rx.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_rx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292923463 "|i2c_eeprom|uart_rx:u_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_analy cmd_analy:u_cmd_analy " "Elaborating entity \"cmd_analy\" for hierarchy \"cmd_analy:u_cmd_analy\"" {  } { { "../rtl/i2c_eeprom.v" "u_cmd_analy" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom_control eeprom_control:u_eeprom_control " "Elaborating entity \"eeprom_control\" for hierarchy \"eeprom_control:u_eeprom_control\"" {  } { { "../rtl/i2c_eeprom.v" "u_eeprom_control" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_control.v(134) " "Verilog HDL assignment warning at eeprom_control.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_control.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292923505 "|i2c_eeprom|eeprom_control:u_eeprom_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\"" {  } { { "../rtl/eeprom_control.v" "wrfifo_inst" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/wr_fifo/wrfifo.v" "scfifo_component" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/wr_fifo/wrfifo.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630292923904 ""}  } { { "../ip/wr_fifo/wrfifo.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/ip/wr_fifo/wrfifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630292923904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sv31 " "Found entity 1: scfifo_sv31" {  } { { "db/scfifo_sv31.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/scfifo_sv31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292923969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292923969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sv31 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated " "Elaborating entity \"scfifo_sv31\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292923973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3641 " "Found entity 1: a_dpfifo_3641" {  } { { "db/a_dpfifo_3641.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3641 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo " "Elaborating entity \"a_dpfifo_3641\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\"" {  } { { "db/scfifo_sv31.tdf" "dpfifo" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/scfifo_sv31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nb1 " "Found entity 1: altsyncram_9nb1" {  } { { "db/altsyncram_9nb1.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/altsyncram_9nb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nb1 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|altsyncram_9nb1:FIFOram " "Elaborating entity \"altsyncram_9nb1\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|altsyncram_9nb1:FIFOram\"" {  } { { "db/a_dpfifo_3641.tdf" "FIFOram" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/cmpr_js8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3641.tdf" "almost_full_comparer" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cmpr_js8:three_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cmpr_js8:three_comparison\"" {  } { { "db/a_dpfifo_3641.tdf" "three_comparison" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3641.tdf" "rd_ptr_msb" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_do7:usedw_counter " "Elaborating entity \"cntr_do7\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_do7:usedw_counter\"" {  } { { "db/a_dpfifo_3641.tdf" "usedw_counter" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630292924405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292924405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_1ob:wr_ptr " "Elaborating entity \"cntr_1ob\" for hierarchy \"eeprom_control:u_eeprom_control\|wrfifo:wrfifo_inst\|scfifo:scfifo_component\|scfifo_sv31:auto_generated\|a_dpfifo_3641:dpfifo\|cntr_1ob:wr_ptr\"" {  } { { "db/a_dpfifo_3641.tdf" "wr_ptr" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/db/a_dpfifo_3641.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo eeprom_control:u_eeprom_control\|rdfifo:rdfifo_inst " "Elaborating entity \"rdfifo\" for hierarchy \"eeprom_control:u_eeprom_control\|rdfifo:rdfifo_inst\"" {  } { { "../rtl/eeprom_control.v" "rdfifo_inst" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/eeprom_control.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_interface i2c_interface:u_i2c_interface " "Elaborating entity \"i2c_interface\" for hierarchy \"i2c_interface:u_i2c_interface\"" {  } { { "../rtl/i2c_eeprom.v" "u_i2c_interface" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_interface.v(151) " "Verilog HDL assignment warning at i2c_interface.v(151): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292924681 "|i2c_eeprom|i2c_interface:u_i2c_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_interface.v(168) " "Verilog HDL assignment warning at i2c_interface.v(168): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292924681 "|i2c_eeprom|i2c_interface:u_i2c_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "../rtl/i2c_eeprom.v" "u_uart_tx" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_eeprom.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292924692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(34) " "Verilog HDL assignment warning at uart_tx.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292924692 "|i2c_eeprom|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(50) " "Verilog HDL assignment warning at uart_tx.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630292924692 "|i2c_eeprom|uart_tx:u_uart_tx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_tx.v" 9 -1 0 } } { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 14 -1 0 } } { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 43 -1 0 } } { "../rtl/i2c_interface.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/i2c_interface.v" 12 -1 0 } } { "../rtl/uart_rx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" 20 -1 0 } } { "../rtl/uart_rx.v" "" { Text "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/rtl/uart_rx.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630292925433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630292925433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630292925608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/output_files/i2c_eeprom.map.smsg " "Generated suppressed messages file C:/Users/TX/Desktop/i2c_eeprom/i2c_eeprom/prj/output_files/i2c_eeprom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292926151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630292926385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630292926385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630292926560 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630292926560 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630292926560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630292926560 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630292926560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630292926560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630292926573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 11:08:46 2021 " "Processing ended: Mon Aug 30 11:08:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630292926573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630292926573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630292926573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630292926573 ""}
