$date
	Wed Oct 22 13:36:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_eda2_03 $end
$var wire 1 ! cpu_clk $end
$var wire 1 " cpu_reset $end
$var wire 1 # cpu_wr_n $end
$var wire 1 $ cpu_rfsh_n $end
$var wire 1 % cpu_rd_n $end
$var wire 1 & cpu_mreq_n $end
$var wire 1 ' cpu_m1_n $end
$var wire 1 ( cpu_iorq_n $end
$var wire 1 ) cpu_halt_n $end
$var wire 8 * cpu_do [7:0] $end
$var wire 8 + cpu_di [7:0] $end
$var wire 1 , cpu_busak_n $end
$var wire 16 - cpu_a [15:0] $end
$var reg 1 . FAIL $end
$var reg 1 / i_clk $end
$var reg 1 0 i_reset_btn $end
$var reg 8 1 io_o [7:0] $end
$var reg 8 2 mem_o [7:0] $end
$scope module cpu $end
$var wire 1 3 busrq_n $end
$var wire 1 4 cen $end
$var wire 1 ! clk $end
$var wire 8 5 di [7:0] $end
$var wire 1 6 int_n $end
$var wire 1 7 nmi_n $end
$var wire 1 " reset $end
$var wire 1 8 wait_n $end
$var wire 1 9 write $end
$var wire 7 : tstate [6:0] $end
$var wire 1 $ rfsh_n $end
$var wire 1 ; no_read $end
$var wire 7 < mcycle [6:0] $end
$var wire 1 ' m1_n $end
$var wire 1 = iorq $end
$var wire 1 > intcycle_n $end
$var wire 1 ) halt_n $end
$var wire 8 ? dout [7:0] $end
$var wire 1 , busak_n $end
$var wire 16 @ A [15:0] $end
$var parameter 32 A IOWait $end
$var parameter 32 B Mode $end
$var parameter 32 C T2Write $end
$var reg 8 D di_reg [7:0] $end
$var reg 1 ( iorq_n $end
$var reg 1 & mreq_n $end
$var reg 1 % rd_n $end
$var reg 1 # wr_n $end
$scope module core $end
$var wire 1 3 busrq_n $end
$var wire 1 4 cen $end
$var wire 1 ! clk $end
$var wire 8 E di [7:0] $end
$var wire 8 F dinst [7:0] $end
$var wire 1 6 int_n $end
$var wire 1 7 nmi_n $end
$var wire 1 " reset $end
$var wire 1 $ rfsh_n $end
$var wire 1 8 wait_n $end
$var wire 1 9 write $end
$var wire 3 G tstates [2:0] $end
$var wire 1 ; no_read $end
$var wire 3 H mcycles_d [2:0] $end
$var wire 1 I iorq_i $end
$var wire 3 J Special_LD [2:0] $end
$var wire 4 K Set_BusB_To [3:0] $end
$var wire 4 L Set_BusA_To [3:0] $end
$var wire 3 M Set_Addr_To [2:0] $end
$var wire 1 N SetEI $end
$var wire 1 O SetDI $end
$var wire 1 P Save_ALU $end
$var wire 1 Q RstP $end
$var wire 16 R RegBusC [15:0] $end
$var wire 16 S RegBusB [15:0] $end
$var wire 16 T RegBusA [15:0] $end
$var wire 1 U Read_To_Reg $end
$var wire 1 V Read_To_Acc $end
$var wire 1 W PreserveC $end
$var wire 2 X Prefix [1:0] $end
$var wire 1 Y LDZ $end
$var wire 1 Z LDW $end
$var wire 1 [ LDSPHL $end
$var wire 1 \ JumpXY $end
$var wire 1 ] JumpE $end
$var wire 1 ^ Jump $end
$var wire 1 _ Inc_WZ $end
$var wire 1 ` Inc_PC $end
$var wire 4 a IncDec_16 [3:0] $end
$var wire 1 b I_SCF $end
$var wire 1 c I_RRD $end
$var wire 1 d I_RLD $end
$var wire 1 e I_RETN $end
$var wire 1 f I_INRC $end
$var wire 1 g I_DJNZ $end
$var wire 1 h I_CPL $end
$var wire 1 i I_CCF $end
$var wire 1 j I_BTR $end
$var wire 1 k I_BT $end
$var wire 1 l I_BC $end
$var wire 2 m IMode [1:0] $end
$var wire 1 n Halt $end
$var wire 8 o F_Out [7:0] $end
$var wire 1 p Extra_Reg_Save $end
$var wire 1 q ExchangeRp $end
$var wire 1 r ExchangeRS $end
$var wire 1 s ExchangeDH $end
$var wire 1 t ExchangeAF $end
$var wire 1 u Call $end
$var wire 1 v Arith16 $end
$var wire 8 w ALU_Q [7:0] $end
$var wire 4 x ALU_Op [3:0] $end
$var parameter 32 y Flag_C $end
$var parameter 32 z Flag_H $end
$var parameter 32 { Flag_N $end
$var parameter 32 | Flag_P $end
$var parameter 32 } Flag_S $end
$var parameter 32 ~ Flag_X $end
$var parameter 32 !" Flag_Y $end
$var parameter 32 "" Flag_Z $end
$var parameter 32 #" IOWait $end
$var parameter 32 $" Mode $end
$var parameter 3 %" aBC $end
$var parameter 3 &" aDE $end
$var parameter 3 '" aIOA $end
$var parameter 3 (" aNone $end
$var parameter 3 )" aSP $end
$var parameter 3 *" aXY $end
$var parameter 3 +" aZI $end
$var reg 16 ," A [15:0] $end
$var reg 8 -" ACC [7:0] $end
$var reg 4 ." ALU_Op_r [3:0] $end
$var reg 1 /" Alternate $end
$var reg 8 0" Ap [7:0] $end
$var reg 1 1" Arith16_r $end
$var reg 1 2" Auto_Wait $end
$var reg 1 3" Auto_Wait_t1 $end
$var reg 1 4" Auto_Wait_t2 $end
$var reg 1 5" BTR_r $end
$var reg 8 6" BusA [7:0] $end
$var reg 1 7" BusAck $end
$var reg 8 8" BusB [7:0] $end
$var reg 1 9" BusReq_s $end
$var reg 1 :" ClkEn $end
$var reg 8 ;" DI_Reg [7:0] $end
$var reg 8 <" F [7:0] $end
$var reg 8 =" Fp [7:0] $end
$var reg 1 >" Halt_FF $end
$var reg 8 ?" I [7:0] $end
$var reg 16 @" ID16 [15:0] $end
$var reg 1 A" INT_s $end
$var reg 8 B" IR [7:0] $end
$var reg 2 C" ISet [1:0] $end
$var reg 2 D" IStatus [1:0] $end
$var reg 1 E" IncDecZ $end
$var reg 1 F" IntCycle $end
$var reg 1 G" IntE $end
$var reg 1 H" IntE_FF1 $end
$var reg 1 I" IntE_FF2 $end
$var reg 1 J" NMICycle $end
$var reg 1 K" NMI_s $end
$var reg 1 L" NextIs_XY_Fetch $end
$var reg 1 M" No_BTR $end
$var reg 1 N" Oldnmi_n $end
$var reg 16 O" PC [15:0] $end
$var reg 16 P" PC16 [15:0] $end
$var reg 16 Q" PC16_B [15:0] $end
$var reg 3 R" Pre_XY_F_M [2:0] $end
$var reg 1 S" PreserveC_r $end
$var reg 8 T" R [7:0] $end
$var reg 5 U" Read_To_Reg_r [4:0] $end
$var reg 3 V" RegAddrA [2:0] $end
$var reg 3 W" RegAddrA_r [2:0] $end
$var reg 3 X" RegAddrB [2:0] $end
$var reg 3 Y" RegAddrB_r [2:0] $end
$var reg 3 Z" RegAddrC [2:0] $end
$var reg 16 [" RegBusA_r [15:0] $end
$var reg 8 \" RegDIH [7:0] $end
$var reg 8 ]" RegDIL [7:0] $end
$var reg 1 ^" RegWEH $end
$var reg 1 _" RegWEL $end
$var reg 16 `" SP [15:0] $end
$var reg 16 a" SP16 [15:0] $end
$var reg 16 b" SP16_A [15:0] $end
$var reg 16 c" SP16_B [15:0] $end
$var reg 1 d" Save_ALU_r $end
$var reg 8 e" Save_Mux [7:0] $end
$var reg 1 f" T_Res $end
$var reg 16 g" TmpAddr [15:0] $end
$var reg 1 h" XY_Ind $end
$var reg 2 i" XY_State [1:0] $end
$var reg 1 j" Z16_r $end
$var reg 1 , busak_n $end
$var reg 8 k" dout [7:0] $end
$var reg 1 ) halt_n $end
$var reg 1 > intcycle_n $end
$var reg 1 = iorq $end
$var reg 1 l" last_mcycle $end
$var reg 1 m" last_tstate $end
$var reg 1 ' m1_n $end
$var reg 7 n" mc [6:0] $end
$var reg 7 o" mcycle [6:0] $end
$var reg 3 p" mcycles [2:0] $end
$var reg 1 q" rfsh_n_r $end
$var reg 1 r" stop $end
$var reg 7 s" ts [6:0] $end
$var reg 7 t" tstate [6:0] $end
$scope function mcyc_to_number $end
$var reg 7 u" mcyc [6:0] $end
$upscope $end
$scope function number_to_bitvec $end
$var reg 3 v" num [2:0] $end
$upscope $end
$scope module i_alu $end
$var wire 4 w" ALU_Op [3:0] $end
$var wire 1 1" Arith16 $end
$var wire 8 x" BusA [7:0] $end
$var wire 8 y" BusB [7:0] $end
$var wire 8 z" F_In [7:0] $end
$var wire 6 {" IR [5:0] $end
$var wire 2 |" ISet [1:0] $end
$var wire 1 j" Z16 $end
$var parameter 32 }" Flag_C $end
$var parameter 32 ~" Flag_H $end
$var parameter 32 !# Flag_N $end
$var parameter 32 "# Flag_P $end
$var parameter 32 ## Flag_S $end
$var parameter 32 $# Flag_X $end
$var parameter 32 %# Flag_Y $end
$var parameter 32 &# Flag_Z $end
$var parameter 32 '# Mode $end
$var reg 8 (# BitMask [7:0] $end
$var reg 1 )# Carry7_v $end
$var reg 1 *# Carry_v $end
$var reg 9 +# DAA_Q [8:0] $end
$var reg 8 ,# F_Out [7:0] $end
$var reg 1 -# HalfCarry_v $end
$var reg 1 .# OverFlow_v $end
$var reg 8 /# Q [7:0] $end
$var reg 8 0# Q_t [7:0] $end
$var reg 8 1# Q_v [7:0] $end
$var reg 1 2# UseCarry $end
$scope function AddSub1 $end
$var reg 1 3# A $end
$var reg 1 4# B $end
$var reg 1 5# Carry_In $end
$var reg 1 6# Sub $end
$upscope $end
$scope function AddSub3 $end
$var reg 3 7# A [2:0] $end
$var reg 3 8# B [2:0] $end
$var reg 1 9# Carry_In $end
$var reg 1 :# Sub $end
$upscope $end
$scope function AddSub4 $end
$var reg 4 ;# A [3:0] $end
$var reg 4 <# B [3:0] $end
$var reg 1 =# Carry_In $end
$var reg 1 ># Sub $end
$upscope $end
$upscope $end
$scope module mcode $end
$var wire 8 ?# F [7:0] $end
$var wire 1 F" INTCycle $end
$var wire 8 @# IR [7:0] $end
$var wire 2 A# ISet [1:0] $end
$var wire 7 B# MCycle [6:0] $end
$var wire 1 J" NMICycle $end
$var wire 1 h" XY_Ind $end
$var wire 3 C# w_cc [2:0] $end
$var wire 1 D# f_cc_true $end
$var wire 3 E# SSS [2:0] $end
$var wire 2 F# DPAIR [1:0] $end
$var wire 3 G# DDD [2:0] $end
$var parameter 32 H# Flag_C $end
$var parameter 32 I# Flag_H $end
$var parameter 32 J# Flag_N $end
$var parameter 32 K# Flag_P $end
$var parameter 32 L# Flag_S $end
$var parameter 32 M# Flag_X $end
$var parameter 32 N# Flag_Y $end
$var parameter 32 O# Flag_Z $end
$var parameter 32 P# Mode $end
$var parameter 3 Q# aBC $end
$var parameter 3 R# aDE $end
$var parameter 3 S# aIOA $end
$var parameter 3 T# aNone $end
$var parameter 3 U# aSP $end
$var parameter 3 V# aXY $end
$var parameter 3 W# aZI $end
$var reg 4 X# ALU_Op [3:0] $end
$var reg 1 v Arith16 $end
$var reg 1 u Call $end
$var reg 1 t ExchangeAF $end
$var reg 1 s ExchangeDH $end
$var reg 1 r ExchangeRS $end
$var reg 1 q ExchangeRp $end
$var reg 1 p Extra_Reg_Save $end
$var reg 1 n Halt $end
$var reg 2 Y# IMode [1:0] $end
$var reg 1 I IORQ $end
$var reg 1 l I_BC $end
$var reg 1 k I_BT $end
$var reg 1 j I_BTR $end
$var reg 1 i I_CCF $end
$var reg 1 h I_CPL $end
$var reg 1 g I_DJNZ $end
$var reg 1 f I_INRC $end
$var reg 1 e I_RETN $end
$var reg 1 d I_RLD $end
$var reg 1 c I_RRD $end
$var reg 1 b I_SCF $end
$var reg 4 Z# IncDec_16 [3:0] $end
$var reg 1 ` Inc_PC $end
$var reg 1 _ Inc_WZ $end
$var reg 1 ^ Jump $end
$var reg 1 ] JumpE $end
$var reg 1 \ JumpXY $end
$var reg 1 [ LDSPHL $end
$var reg 1 Z LDW $end
$var reg 1 Y LDZ $end
$var reg 3 [# MCycles [2:0] $end
$var reg 1 ; NoRead $end
$var reg 2 \# Prefix [1:0] $end
$var reg 1 W PreserveC $end
$var reg 1 V Read_To_Acc $end
$var reg 1 U Read_To_Reg $end
$var reg 1 Q RstP $end
$var reg 1 P Save_ALU $end
$var reg 1 O SetDI $end
$var reg 1 N SetEI $end
$var reg 3 ]# Set_Addr_To [2:0] $end
$var reg 4 ^# Set_BusA_To [3:0] $end
$var reg 4 _# Set_BusB_To [3:0] $end
$var reg 3 `# Special_LD [2:0] $end
$var reg 3 a# TStates [2:0] $end
$var reg 1 9 Write $end
$scope begin default_ed_block $end
$upscope $end
$scope begin handle_prefixes $end
$upscope $end
$upscope $end
$scope module regs $end
$var wire 3 b# AddrA [2:0] $end
$var wire 3 c# AddrB [2:0] $end
$var wire 3 d# AddrC [2:0] $end
$var wire 8 e# B [7:0] $end
$var wire 8 f# C [7:0] $end
$var wire 1 :" CEN $end
$var wire 8 g# D [7:0] $end
$var wire 8 h# DIH [7:0] $end
$var wire 8 i# DIL [7:0] $end
$var wire 8 j# DOAH [7:0] $end
$var wire 8 k# DOAL [7:0] $end
$var wire 8 l# DOBH [7:0] $end
$var wire 8 m# DOBL [7:0] $end
$var wire 8 n# DOCH [7:0] $end
$var wire 8 o# DOCL [7:0] $end
$var wire 8 p# E [7:0] $end
$var wire 8 q# H [7:0] $end
$var wire 8 r# L [7:0] $end
$var wire 1 ^" WEH $end
$var wire 1 _" WEL $end
$var wire 1 ! clk $end
$var wire 16 s# IY [15:0] $end
$var wire 16 t# IX [15:0] $end
$var wire 16 u# HLp [15:0] $end
$var wire 16 v# HL [15:0] $end
$var wire 16 w# DEp [15:0] $end
$var wire 16 x# DE [15:0] $end
$var wire 16 y# BCp [15:0] $end
$var wire 16 z# BC [15:0] $end
$upscope $end
$scope begin sync_inputs $end
$upscope $end
$upscope $end
$upscope $end
$scope task ASSERT $end
$var reg 8 {# I [7:0] $end
$var reg 2 |# IFF [1:0] $end
$var reg 8 }# R [7:0] $end
$var reg 192 ~# REGS [191:0] $end
$var reg 1 !$ alt $end
$upscope $end
$scope task ASSERTMEM $end
$var reg 16 "$ addr [15:0] $end
$var reg 8 #$ expected [7:0] $end
$upscope $end
$scope task RESULT $end
$upscope $end
$scope task SETFAIL $end
$upscope $end
$scope task SETMEM $end
$var reg 16 $$ addr [15:0] $end
$var reg 8 %$ value [7:0] $end
$upscope $end
$scope task SETUP $end
$var reg 8 &$ I [7:0] $end
$var reg 2 '$ IFF [1:0] $end
$var reg 8 ($ R [7:0] $end
$var reg 192 )$ REGS [191:0] $end
$var reg 1 *$ alt $end
$upscope $end
$scope task TESTCASE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 W#
b10 V#
b101 U#
b111 T#
b100 S#
b1 R#
b0 Q#
b0 P#
b110 O#
b101 N#
b11 M#
b111 L#
b10 K#
b1 J#
b100 I#
b0 H#
b0 '#
b110 &#
b101 %#
b11 $#
b111 ##
b10 "#
b1 !#
b100 ~"
b0 }"
b110 +"
b10 *"
b101 )"
b111 ("
b100 '"
b1 &"
b0 %"
b0 $"
b1 #"
b110 ""
b101 !"
b11 ~
b111 }
b10 |
b1 {
b100 z
b0 y
b1 C
b0 B
b1 A
$end
#0
$dumpvars
x*$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
x!$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx G#
bx F#
bx E#
xD#
bx C#
bx B#
bx A#
bx @#
bx ?#
x>#
x=#
bx <#
bx ;#
x:#
x9#
bx 8#
bx 7#
x6#
x5#
x4#
x3#
x2#
bx 1#
bx 0#
bx /#
x.#
x-#
bx ,#
bx +#
x*#
x)#
bx (#
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
xr"
1q"
bx p"
bx o"
bx n"
xm"
xl"
bx k"
xj"
bx i"
xh"
bx g"
0f"
bx e"
xd"
bx c"
bx b"
bx a"
bx `"
0_"
0^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
xS"
bx R"
bx Q"
bx P"
bx O"
xN"
xM"
0L"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
bx D"
bx C"
bx B"
xA"
bx @"
bx ?"
x>"
bx ="
bx <"
bx ;"
x:"
x9"
bx 8"
x7"
bx 6"
x5"
x4"
x3"
x2"
x1"
bx 0"
x/"
bx ."
bx -"
bx ,"
bx x
bx w
xv
xu
xt
xs
xr
xq
xp
bx o
xn
bx m
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
bx a
x`
x_
x^
x]
x\
x[
xZ
xY
bx X
xW
xV
xU
bx T
bx S
bx R
xQ
xP
xO
xN
bx M
bx L
bx K
bx J
xI
bx H
bx G
bx F
bx E
bx D
bx @
bx ?
x>
x=
bx <
x;
bx :
x9
18
17
16
bx 5
14
13
bx 2
bx 1
10
0/
0.
bx -
x,
bx +
bx *
x)
1(
x'
1&
1%
1$
1#
1"
0!
$end
#5
0r"
0=
0m"
09
0;
0n
b11 m
b11 Y#
0N
0O
0f
0c
0d
0j
0l
0k
0e
0b
0i
0h
0g
0r
0t
0q
0s
b0 J
b0 `#
0[
0Z
0Y
0Q
0u
0\
0]
0^
b111 M
b111 ]#
0I
0v
0W
0P
b0 x
b0 X#
b0 L
b0 ^#
b0 K
b0 _#
0p
0U
0V
b0 a
b0 Z#
0_
0`
b100 G
b100 a#
b1 H
b1 [#
0D#
b0 ]"
b0 i#
b0 \"
b0 h#
06#
0:#
0>#
0=#
02#
b1 (#
bx0xxxx0x o
bx0xxxx0x ,#
b0 {"
b0 X
b0 \#
b0 C#
b0 G#
b0 E#
b0 F#
b0 a"
b1 P"
b1 c"
b1111111111111111 b"
b1 Q"
b0 e"
1:"
02"
0G"
1>
1,
1)
b0 ;"
b1 :
b1 s"
b1 <
b1 n"
0N"
0K"
0A"
09"
0h"
0S"
0d"
b0 ."
b0 w"
0j"
05"
01"
b0 U"
0/"
b1111111111111111 `"
b0 T"
b0 ?"
b11111111 ="
b11111111 0"
b11111111 <"
b11111111 z"
b11111111 ?#
b11111111 -"
b0 *
b0 ?
b0 k"
b0 p"
b0 D"
b0 i"
b0 C"
b0 |"
b0 A#
b0 B"
b0 @#
b0 g"
b0 -
b0 @
b0 ,"
b0 O"
1'
04"
03"
0M"
0I"
0H"
0F"
0J"
07"
0>"
b0 R"
b1 t"
b1 o"
b1 B#
b0 D
b0 E
1!
1/
#10
0!
0/
#15
b0 X"
b0 c#
b0 V"
b0 b#
b11 Z"
b11 d#
b0 Y"
b0 W"
1!
1/
#20
0!
0/
#25
1!
1/
#30
0!
0/
0"
00
#35
b1010110 w
b1010110 /#
b1010110 0#
1.#
1*#
13#
14#
05#
0)#
b10 7#
b10 8#
19#
1-#
b1010110 1#
b1011 ;#
b1011 <#
b10 :
b10 s"
1l"
b10101011 6"
b10101011 x"
b10101011 8"
b10101011 y"
b1010101111001100 ["
1N"
0'
b10 t"
b1 p"
1D#
b1 a"
b1010101111001101 @"
b0 b"
b10101 o
b10101 ,#
1!
1/
b10100010 %$
b1 $$
b0 `"
b0 s#
b0 o#
b0 R
b0 n#
b0 t#
b0 u#
b0 w#
b0 y#
b0 r#
b10000000 q#
b1000000000000000 v#
b0 p#
b0 g#
b0 x#
b11001100 k#
b11001100 m#
b11001100 f#
b1010101111001100 T
b10101011 j#
b1010101111001100 S
b10101011 l#
b10101011 e#
b1010101111001100 z#
b0 ="
b0 0"
b0 <"
b0 z"
b0 ?#
b0 -"
0*$
b0 '$
b0 ($
b0 &$
b10101011110011000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 )$
#40
b11101101 +
b11101101 5
b11101101 F
b11101101 2
0!
0/
#45
b100 :
b100 s"
b10101011 *
b10101011 ?
b10101011 k"
b100 t"
0&
0%
1!
1/
#50
0!
0/
#55
b101 x
b101 X#
b11101101 ]"
b11101101 i#
b11101101 \"
b11101101 h#
b11101101 e"
b10101 o
b10101 ,#
b1010110 0#
b100000 (#
0D#
b11101101 ;"
b1000 :
b1000 s"
b101101 {"
b10 X
b10 \#
b101 C#
b101 G#
b101 E#
b10 F#
b1111111111101101 a"
b10 P"
b1111111111101101 c"
b11101101 D
b11101101 E
1&
1%
b1000 t"
1'
0$
0q"
b11101101 B"
b11101101 @#
b1 O"
b1 T"
1!
1/
#60
0!
0/
#65
1f"
b1 a"
b1 c"
b10000 :
b10000 s"
1m"
b10000 t"
0&
1!
1/
#70
0!
0/
#75
0f"
b10 :
b10 s"
0m"
b0 w
b0 /#
b1000100 o
b1000100 ,#
b0 0#
1&
0'
b10 t"
1$
1q"
b101 ."
b101 w"
b1 -
b1 @
b1 ,"
1!
1/
#80
b10100010 +
b10100010 5
b10100010 F
b10100010 2
0!
0/
#85
b1010110 w
b1010110 /#
b10101 o
b10101 ,#
b1010110 0#
b100 :
b100 s"
b0 ."
b0 w"
b100 t"
0&
0%
1!
1/
#90
0!
0/
#95
1P
1U
b1010 K
b1010 _#
b0 M
b0 ]#
b100 H
b100 [#
b10 x
b10 X#
1D#
b10100010 ]"
b10100010 i#
b10100010 \"
b10100010 h#
b10100010 e"
b10000 (#
b10100010 ;"
b1000 :
b1000 s"
b10101 o
b10101 ,#
b1010110 0#
b100010 {"
b0 X
b0 \#
b100 C#
b100 G#
b10 E#
b1111111110100010 a"
b11 P"
b1111111110100010 c"
b10100010 D
b10100010 E
1&
1%
b1000 t"
1'
0$
0q"
b10 C"
b10 |"
b10 A#
b10100010 B"
b10100010 @#
b10 O"
b10 T"
1!
1/
#100
0!
0/
#105
b10101100 w
b10101100 /#
b10101000 o
b10101000 ,#
b10101100 0#
0.#
0*#
04#
b0 8#
09#
0-#
b10101100 1#
b1 <#
1f"
0l"
b1 a"
b1 c"
b10000 :
b10000 s"
b0 l#
b0 S
b0 m#
b1 X"
b1 c#
1m"
b10101011 n#
b1010101111001100 R
b11001100 o#
b0 Z"
b0 d#
b1 Y"
b1 8"
b1 y"
b100 p"
b10000 t"
0&
1!
1/
#110
0!
0/
#115
1=
1I
b10 M
b10 ]#
0P
b100 x
b100 X#
b110 K
b110 _#
0U
b11 G
b11 a#
b100 H
b100 [#
0f"
b10 :
b10 s"
b10 <
b10 n"
b10101010 ]"
b10101010 i#
b10101010 \"
b10101010 h#
0m"
b10101010 w
b10101010 /#
b10101010 o
b10101010 ,#
b10101010 0#
1*#
16#
15#
1)#
1:#
19#
1-#
b10101010 1#
1>#
1=#
1^"
b10101010 e"
1&
b10 o"
b10 B#
b10 t"
1$
1q"
b10000 U"
b10 ."
b10 w"
1d"
b1010101111001100 -
b1010101111001100 @
b1010101111001100 ,"
1!
1/
#120
bx +
bx 5
bx F
bx 2
0!
0/
#125
b10 M
b10 ]#
1I
b110 K
b110 _#
b100 H
b100 [#
b1010101011001101 @"
b11 X"
b11 c#
b10100010 ]"
b10100010 i#
b10100010 \"
b10100010 h#
b10100010 e"
b1001101 w
b1001101 /#
b1101 o
b1101 ,#
b1001101 0#
1.#
14#
06#
05#
0)#
b10 8#
0:#
09#
0-#
b1001101 1#
b10 <#
0>#
0=#
0^"
b1010101011001100 T
b10101010 j#
b10101010 e#
b1010101011001100 z#
b10000000 n#
b1000000000000000 R
b0 o#
b10 Z"
b10 d#
b11 Y"
b10100010 8"
b10100010 y"
b1 *
b1 ?
b1 k"
b10101010 <"
b10101010 z"
b10101010 ?#
b0 U"
0d"
b0 ."
b0 w"
13"
0(
0%
1!
1/
#130
0!
0/
#135
b1001100 w
b1001100 /#
b1101 o
b1101 ,#
b1001100 0#
b1001100 1#
b1010 ;#
b100 :
b100 s"
b10101010 6"
b10101010 x"
b1010101011001100 ["
0(
0%
b100 t"
14"
1!
1/
#140
0!
0/
#145
bx ]"
bx i#
bx \"
bx h#
bx e"
1f"
bx a"
bx c"
b1000000000000000 b"
1m"
bx ;"
b1000 :
b1000 s"
b1000 t"
03"
bx D
bx E
1(
1%
1!
1/
#150
0!
0/
#155
0=
1j
19
b100 G
b100 a#
b110 a
b110 Z#
b111 M
b111 ]#
0I
b0 K
b0 _#
b100 H
b100 [#
0f"
b1 a"
b1 c"
b0 b"
b10 :
b10 s"
b100 <
b100 n"
0m"
bx0x0x0x0 w
bx0x0x0x0 /#
bx0x1xx00 o
bx0x1xx00 ,#
bx0x0x0x0 0#
x.#
x*#
x4#
x5#
x)#
bx 8#
x9#
x-#
bx 1#
bx <#
bx 8"
bx y"
b100 o"
b100 B#
b10 t"
04"
b100 ."
b100 w"
b1000000000000000 -
b1000000000000000 @
b1000000000000000 ,"
1!
1/
#160
0!
0/
#165
b10101010 w
b10101010 /#
b10101000 o
b10101000 ,#
b10101010 0#
0.#
0*#
04#
05#
0)#
b0 8#
09#
0-#
b10101010 1#
b0 <#
b1000000000000001 @"
b100 :
b100 s"
b1 ]"
b1 i#
b10000000 \"
b10000000 h#
1_"
1^"
b10101010 l#
b1010101011001100 S
b11001100 m#
b0 X"
b0 c#
b10000000 j#
b1000000000000000 T
b0 k#
b10 V"
b10 b#
b0 R
b0 n#
b11 Z"
b11 d#
b0 Y"
b0 8"
b0 y"
bx *
bx ?
bx k"
b0 ."
b0 w"
b100 t"
1M"
0&
0#
1!
1/
#170
0!
0/
#175
b101010 w
b101010 /#
b101101 o
b101101 ,#
b101010 0#
1.#
1*#
b101010 1#
14#
b0 7#
b10 8#
b0 ;#
b1010 <#
bx a"
b1010101011001101 @"
bx c"
b1000 :
b1000 s"
bx ]"
bx i#
bx \"
bx h#
0_"
0^"
b10101010 j#
b0 V"
b0 b#
b10000000 6"
b10000000 x"
b10101010 8"
b10101010 y"
b1000000000000000 ["
b1010101011001100 T
b11001100 k#
b1 r#
b1000000000000001 v#
1&
1#
b1000 t"
1!
1/
#180
0!
0/
#185
1f"
b1010100 w
b1010100 /#
b10101 o
b10101 ,#
b1010100 0#
b10 7#
19#
1-#
b1010100 1#
b1010 ;#
b1 a"
b1 c"
b10000 :
b10000 s"
1m"
b1010101011001100 ["
b10101010 6"
b10101010 x"
b10000 t"
1!
1/
#190
0!
0/
#195
b10 x
b10 X#
1P
1U
b1010 K
b1010 _#
b0 M
b0 ]#
09
0j
b0 a
b0 Z#
b100 H
b100 [#
0f"
b10 :
b10 s"
b1 <
b1 n"
0m"
b10101010 w
b10101010 /#
b10111100 o
b10111100 ,#
b10101010 0#
b1 o"
b1 B#
0'
b10 t"
b100 ."
b100 w"
b10 -
b10 @
b10 ,"
1!
1/
#200
0!
0/
#205
b10101011 w
b10101011 /#
b10101000 o
b10101000 ,#
b10101011 0#
0.#
0*#
04#
b0 8#
09#
0-#
b10101011 1#
b1 <#
b100 :
b100 s"
b0 l#
b0 S
b0 m#
b1 X"
b1 c#
b10101010 n#
b1010101011001100 R
b11001100 o#
b0 Z"
b0 d#
b1 Y"
b1 8"
b1 y"
b10101010 *
b10101010 ?
b10101010 k"
b0 ."
b0 w"
b100 t"
0M"
0&
0%
1!
1/
#210
0!
0/
#215
b1 ]"
b1 i#
b1 \"
b1 h#
b1 e"
b0xxx L
b0xxx ^#
1q
b111 M
b111 ]#
0P
b0xxx x
b0xxx X#
b0xxx K
b0xxx _#
1U
b1 H
b1 [#
b10000000 (#
xD#
b1000 :
b1000 s"
b10101000 o
b10101000 ,#
b10101011 0#
bx {"
bx C#
bx G#
bx E#
bx F#
bx a"
b100 P"
bx c"
b1010101011001100 b"
1&
1%
b1000 t"
1'
0$
0q"
b0 C"
b0 |"
b0 A#
bx B"
bx @#
b11 O"
b11 T"
1!
1/
1.
0!$
b0 |#
b10 }#
b0 {#
b1011111110101010110011000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 ~#
b10101011 #$
b1000000000000000 "$
