{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744357546818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744357546818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 14:45:46 2025 " "Processing started: Fri Apr 11 14:45:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744357546818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744357546818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestGK -c TestGK " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestGK -c TestGK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744357546818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744357546955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgk.v 1 1 " "Found 1 design units, including 1 entities, in source file testgk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestGK " "Found entity 1: TestGK" {  } { { "TestGK.v" "" { Text "E:/CE433/ThucHanh/KiemTraGiuaKy/TestGK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744357546977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744357546977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "median_filter.v(17) " "Verilog HDL information at median_filter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "median_filter.v" "" { Text "E:/CE433/ThucHanh/KiemTraGiuaKy/median_filter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1744357546979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "median_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file median_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 median_filter " "Found entity 1: median_filter" {  } { { "median_filter.v" "" { Text "E:/CE433/ThucHanh/KiemTraGiuaKy/median_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744357546979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744357546979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "median_filter " "Elaborating entity \"median_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744357546998 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "sorted_data median_filter.v(12) " "Verilog HDL error at median_filter.v(12): variable \"sorted_data\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "median_filter.v" "" { Text "E:/CE433/ThucHanh/KiemTraGiuaKy/median_filter.v" 12 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1744357547002 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dataout median_filter.v(17) " "Verilog HDL Always Construct warning at median_filter.v(17): inferring latch(es) for variable \"Dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "median_filter.v" "" { Text "E:/CE433/ThucHanh/KiemTraGiuaKy/median_filter.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744357547002 "|median_filter"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1744357547003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CE433/ThucHanh/KiemTraGiuaKy/output_files/TestGK.map.smsg " "Generated suppressed messages file E:/CE433/ThucHanh/KiemTraGiuaKy/output_files/TestGK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1744357547015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744357547035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 14:45:47 2025 " "Processing ended: Fri Apr 11 14:45:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744357547035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744357547035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744357547035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744357547035 ""}
