Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Aug  1 13:46:13 2022
| Host         : aceadmin-Latitude-5590 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -warn_on_violation -file timing_impl.log
| Design       : system_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (446)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/r_puf_w_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (446)
--------------------------------
 There are 446 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.302        0.000                      0                 1166        0.020        0.000                      0                 1166        3.000        0.000                       0                   452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {0.000 10.417}     20.833          48.001          
board_clk_100mhz                         {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0_1      {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0_1      {0.000 25.000}     50.000          20.000          
clk_100mhz                               {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0        {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk_100mhz                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0_1       12.305        0.000                      0                 1145        0.161        0.000                      0                 1145        9.437        0.000                       0                   448  
  clkfbout_system_clk_wiz_48mhz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
clk_100mhz                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0         12.302        0.000                      0                 1145        0.161        0.000                      0                 1145        9.437        0.000                       0                   448  
  clkfbout_system_clk_wiz_48mhz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_48mhz_0_1        VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       14.557        0.000                      0                    1        2.239        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       14.554        0.000                      0                    1        2.236        0.000                      0                    1  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0_1             15.958        0.000                      0                    1        1.087        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          clk_out1_system_clk_wiz_48mhz_0_1             12.302        0.000                      0                 1145        0.020        0.000                      0                 1145  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0               15.955        0.000                      0                    1        1.083        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0_1        clk_out1_system_clk_wiz_48mhz_0               12.302        0.000                      0                 1145        0.020        0.000                      0                 1145  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0         17.366        0.000                      0                   19        0.766        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0         17.366        0.000                      0                   19        0.624        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0_1       17.366        0.000                      0                   19        0.624        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0_1       17.369        0.000                      0                   19        0.766        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk_100mhz
  To Clock:  board_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.782ns (35.069%)  route 5.151ns (64.931%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 19.481 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.731    -0.736    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X13Y115        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/Q
                         net (fo=20, routed)          1.465     1.148    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[3]
    SLICE_X15Y114        LUT5 (Prop_lut5_I1_O)        0.297     1.445 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.445    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.995 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.995    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.337 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.537     2.874    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X15Y118        LUT2 (Prop_lut2_I0_O)        0.313     3.187 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.954     4.141    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.152     4.293 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.216     5.509    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X17Y120        LUT5 (Prop_lut5_I2_O)        0.358     5.867 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3/O
                         net (fo=1, routed)           0.436     6.303    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3_n_0
    SLICE_X17Y120        LUT3 (Prop_lut3_I0_O)        0.351     6.654 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1/O
                         net (fo=8, routed)           0.543     7.197    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.599    19.481    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/C
                         clock pessimism              0.573    20.054    
                         clock uncertainty           -0.138    19.916    
    SLICE_X16Y121        FDRE (Setup_fdre_C_CE)      -0.413    19.503    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         19.503    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 12.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.634    -0.513    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X17Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/Q
                         net (fo=1, routed)           0.099    -0.272    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X18Y122        FDRE (Hold_fdre_C_D)         0.066    -0.434    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y46     i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y109    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y109    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0_1
  To Clock:  clkfbout_system_clk_wiz_48mhz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.782ns (35.069%)  route 5.151ns (64.931%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 19.481 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.731    -0.736    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X13Y115        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/Q
                         net (fo=20, routed)          1.465     1.148    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[3]
    SLICE_X15Y114        LUT5 (Prop_lut5_I1_O)        0.297     1.445 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.445    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.995 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.995    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.337 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.537     2.874    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X15Y118        LUT2 (Prop_lut2_I0_O)        0.313     3.187 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.954     4.141    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.152     4.293 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.216     5.509    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X17Y120        LUT5 (Prop_lut5_I2_O)        0.358     5.867 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3/O
                         net (fo=1, routed)           0.436     6.303    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3_n_0
    SLICE_X17Y120        LUT3 (Prop_lut3_I0_O)        0.351     6.654 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1/O
                         net (fo=8, routed)           0.543     7.197    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.599    19.481    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/C
                         clock pessimism              0.573    20.054    
                         clock uncertainty           -0.141    19.912    
    SLICE_X16Y121        FDRE (Setup_fdre_C_CE)      -0.413    19.499    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 12.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.634    -0.513    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X17Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/Q
                         net (fo=1, routed)           0.099    -0.272    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X18Y122        FDRE (Hold_fdre_C_D)         0.066    -0.434    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y46     i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y109    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X14Y109    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0
  To Clock:  clkfbout_system_clk_wiz_48mhz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.557ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 4.149ns (69.033%)  route 1.861ns (30.967%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.799    -0.668    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X0Y116         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           1.861     1.650    ftdi_rx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.693     5.343 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.343    ftdi_rx
    D10                                                               r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.433    20.400    
                         output delay                -0.500    19.900    
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                 14.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.239ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 2.683ns (86.541%)  route 0.417ns (13.459%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.668    -0.479    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X0Y116         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           0.417     0.080    ftdi_rx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         2.542     2.622 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     2.622    ftdi_rx
    D10                                                               r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.433     0.433    
                         output delay                -0.050     0.383    
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  2.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 4.149ns (69.033%)  route 1.861ns (30.967%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.799    -0.668    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X0Y116         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.212 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           1.861     1.650    ftdi_rx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.693     5.343 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.343    ftdi_rx
    D10                                                               r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.436    20.397    
                         output delay                -0.500    19.897    
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                 14.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.236ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 2.683ns (86.541%)  route 0.417ns (13.459%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.668    -0.479    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X0Y116         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           0.417     0.080    ftdi_rx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         2.542     2.622 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     2.622    ftdi_rx
    D10                                                               r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.436     0.436    
                         output delay                -0.050     0.386    
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  2.236    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.958ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.539ns (56.541%)  route 1.183ns (43.459%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 19.479 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    A9                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.839 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           1.183     3.021    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.597    19.479    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    19.479    
                         clock uncertainty           -0.433    19.046    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.067    18.979    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.306ns (37.375%)  route 0.513ns (62.625%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    A9                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.326 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           0.513     0.839    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -0.751    
                         clock uncertainty            0.433    -0.318    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.070    -0.248    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  1.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.782ns (35.069%)  route 5.151ns (64.931%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 19.481 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.731    -0.736    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X13Y115        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/Q
                         net (fo=20, routed)          1.465     1.148    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[3]
    SLICE_X15Y114        LUT5 (Prop_lut5_I1_O)        0.297     1.445 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.445    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.995 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.995    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.337 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.537     2.874    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X15Y118        LUT2 (Prop_lut2_I0_O)        0.313     3.187 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.954     4.141    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.152     4.293 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.216     5.509    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X17Y120        LUT5 (Prop_lut5_I2_O)        0.358     5.867 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3/O
                         net (fo=1, routed)           0.436     6.303    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3_n_0
    SLICE_X17Y120        LUT3 (Prop_lut3_I0_O)        0.351     6.654 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1/O
                         net (fo=8, routed)           0.543     7.197    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.599    19.481    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/C
                         clock pessimism              0.573    20.054    
                         clock uncertainty           -0.141    19.912    
    SLICE_X16Y121        FDRE (Setup_fdre_C_CE)      -0.413    19.499    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 12.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.634    -0.513    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X17Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/Q
                         net (fo=1, routed)           0.099    -0.272    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.141    -0.358    
    SLICE_X18Y122        FDRE (Hold_fdre_C_D)         0.066    -0.292    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.539ns (56.541%)  route 1.183ns (43.459%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 19.479 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    A9                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.839 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           1.183     3.021    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.597    19.479    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    19.479    
                         clock uncertainty           -0.436    19.043    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.067    18.976    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.306ns (37.375%)  route 0.513ns (62.625%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    A9                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.326 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           0.513     0.839    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X9Y123         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -0.751    
                         clock uncertainty            0.436    -0.315    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.070    -0.245    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  1.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 2.782ns (35.069%)  route 5.151ns (64.931%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 19.481 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.731    -0.736    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X13Y115        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[3]/Q
                         net (fo=20, routed)          1.465     1.148    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[3]
    SLICE_X15Y114        LUT5 (Prop_lut5_I1_O)        0.297     1.445 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.445    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.995 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.995    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.337 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.537     2.874    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X15Y118        LUT2 (Prop_lut2_I0_O)        0.313     3.187 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.954     4.141    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.152     4.293 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.216     5.509    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X17Y120        LUT5 (Prop_lut5_I2_O)        0.358     5.867 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3/O
                         net (fo=1, routed)           0.436     6.303    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_3_n_0
    SLICE_X17Y120        LUT3 (Prop_lut3_I0_O)        0.351     6.654 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1/O
                         net (fo=8, routed)           0.543     7.197    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.599    19.481    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X16Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]/C
                         clock pessimism              0.573    20.054    
                         clock uncertainty           -0.141    19.912    
    SLICE_X16Y121        FDRE (Setup_fdre_C_CE)      -0.413    19.499    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                 12.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.634    -0.513    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X17Y121        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]/Q
                         net (fo=1, routed)           0.099    -0.272    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][1]
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.904    -0.751    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X18Y122        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.141    -0.358    
    SLICE_X18Y122        FDRE (Hold_fdre_C_D)         0.066    -0.292    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.608ns (22.686%)  route 2.072ns (77.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 19.490 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.735    -0.732    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X9Y111         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.588     1.312    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X15Y113        LUT1 (Prop_lut1_I0_O)        0.152     1.464 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.484     1.949    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X15Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.608    19.490    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.573    20.063    
                         clock uncertainty           -0.141    19.921    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.607    19.314    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 17.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.009%)  route 0.503ns (72.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.641    -0.506    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.316    -0.049    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.045    -0.004 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.187     0.183    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X13Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.914    -0.741    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X13Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X13Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.608ns (22.686%)  route 2.072ns (77.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 19.490 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.735    -0.732    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X9Y111         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.588     1.312    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X15Y113        LUT1 (Prop_lut1_I0_O)        0.152     1.464 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.484     1.949    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X15Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.608    19.490    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.573    20.063    
                         clock uncertainty           -0.141    19.921    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.607    19.314    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 17.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.009%)  route 0.503ns (72.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.641    -0.506    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.316    -0.049    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.045    -0.004 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.187     0.183    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X13Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.914    -0.741    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X13Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.250    -0.491    
                         clock uncertainty            0.141    -0.349    
    SLICE_X13Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.608ns (22.686%)  route 2.072ns (77.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 19.490 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.735    -0.732    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X9Y111         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.588     1.312    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X15Y113        LUT1 (Prop_lut1_I0_O)        0.152     1.464 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.484     1.949    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X15Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.608    19.490    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.573    20.063    
                         clock uncertainty           -0.141    19.921    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.607    19.314    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 17.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.009%)  route 0.503ns (72.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.641    -0.506    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.316    -0.049    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.045    -0.004 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.187     0.183    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X13Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.914    -0.741    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X13Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.250    -0.491    
                         clock uncertainty            0.141    -0.349    
    SLICE_X13Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.608ns (22.686%)  route 2.072ns (77.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 19.490 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.735    -0.732    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X9Y111         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.588     1.312    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X15Y113        LUT1 (Prop_lut1_I0_O)        0.152     1.464 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.484     1.949    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X15Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.414    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    16.210 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.791    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.882 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         1.608    19.490    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.573    20.063    
                         clock uncertainty           -0.138    19.925    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.607    19.318    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.318    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 17.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.009%)  route 0.503ns (72.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.641    -0.506    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X15Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.316    -0.049    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X15Y112        LUT1 (Prop_lut1_I0_O)        0.045    -0.004 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.187     0.183    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X13Y112        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=446, routed)         0.914    -0.741    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X13Y112        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X13Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.766    





