.include "macros.inc"

.section .text  # 0x801F7BDC - 0x801F7D14

.global sndInit
sndInit:
/* 801F7BDC 001F4BDC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F7BE0 001F4BE0  7C 08 02 A6 */	mflr r0
/* 801F7BE4 001F4BE4  39 20 00 00 */	li r9, 0
/* 801F7BE8 001F4BE8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F7BEC 001F4BEC  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F7BF0 001F4BF0  28 00 00 40 */	cmplwi r0, 0x40
/* 801F7BF4 001F4BF4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F7BF8 001F4BF8  7D 1F 43 78 */	mr r31, r8
/* 801F7BFC 001F4BFC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F7C00 001F4C00  7C FE 3B 78 */	mr r30, r7
/* 801F7C04 001F4C04  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F7C08 001F4C08  93 81 00 10 */	stw r28, 0x10(r1)
/* 801F7C0C 001F4C0C  99 2D 91 C8 */	stb r9, lbl_80277AE8@sda21(r13)
/* 801F7C10 001F4C10  41 81 00 14 */	bgt lbl_801F7C24
/* 801F7C14 001F4C14  3C E0 80 26 */	lis r7, lbl_8025C190@ha
/* 801F7C18 001F4C18  38 E7 C1 90 */	addi r7, r7, lbl_8025C190@l
/* 801F7C1C 001F4C1C  98 67 02 10 */	stb r3, 0x210(r7)
/* 801F7C20 001F4C20  48 00 00 14 */	b lbl_801F7C34
lbl_801F7C24:
/* 801F7C24 001F4C24  3C 60 80 26 */	lis r3, lbl_8025C190@ha
/* 801F7C28 001F4C28  38 00 00 40 */	li r0, 0x40
/* 801F7C2C 001F4C2C  38 63 C1 90 */	addi r3, r3, lbl_8025C190@l
/* 801F7C30 001F4C30  98 03 02 10 */	stb r0, 0x210(r3)
lbl_801F7C34:
/* 801F7C34 001F4C34  54 C0 06 3E */	clrlwi r0, r6, 0x18
/* 801F7C38 001F4C38  28 00 00 08 */	cmplwi r0, 8
/* 801F7C3C 001F4C3C  41 81 00 14 */	bgt lbl_801F7C50
/* 801F7C40 001F4C40  3C 60 80 26 */	lis r3, lbl_8025C190@ha
/* 801F7C44 001F4C44  38 63 C1 90 */	addi r3, r3, lbl_8025C190@l
/* 801F7C48 001F4C48  98 C3 02 13 */	stb r6, 0x213(r3)
/* 801F7C4C 001F4C4C  48 00 00 14 */	b lbl_801F7C60
lbl_801F7C50:
/* 801F7C50 001F4C50  3C 60 80 26 */	lis r3, lbl_8025C190@ha
/* 801F7C54 001F4C54  38 00 00 08 */	li r0, 8
/* 801F7C58 001F4C58  38 63 C1 90 */	addi r3, r3, lbl_8025C190@l
/* 801F7C5C 001F4C5C  98 03 02 13 */	stb r0, 0x213(r3)
lbl_801F7C60:
/* 801F7C60 001F4C60  3C 60 80 26 */	lis r3, lbl_8025C190@ha
/* 801F7C64 001F4C64  38 00 7D 00 */	li r0, 0x7d00
/* 801F7C68 001F4C68  3B A3 C1 90 */	addi r29, r3, lbl_8025C190@l
/* 801F7C6C 001F4C6C  90 01 00 08 */	stw r0, 8(r1)
/* 801F7C70 001F4C70  7F C6 F3 78 */	mr r6, r30
/* 801F7C74 001F4C74  38 61 00 08 */	addi r3, r1, 8
/* 801F7C78 001F4C78  98 9D 02 11 */	stb r4, 0x211(r29)
/* 801F7C7C 001F4C7C  88 9D 02 10 */	lbz r4, 0x210(r29)
/* 801F7C80 001F4C80  98 BD 02 12 */	stb r5, 0x212(r29)
/* 801F7C84 001F4C84  88 BD 02 13 */	lbz r5, 0x213(r29)
/* 801F7C88 001F4C88  48 00 29 25 */	bl hwInit
/* 801F7C8C 001F4C8C  2C 03 00 00 */	cmpwi r3, 0
/* 801F7C90 001F4C90  40 82 00 64 */	bne lbl_801F7CF4
/* 801F7C94 001F4C94  48 00 3D 89 */	bl aramGetFirstUserAddress
/* 801F7C98 001F4C98  8B BD 02 10 */	lbz r29, 0x210(r29)
/* 801F7C9C 001F4C9C  7C 7C 1B 78 */	mr r28, r3
/* 801F7CA0 001F4CA0  7F E3 FB 78 */	mr r3, r31
/* 801F7CA4 001F4CA4  48 00 3D 9D */	bl aramGetUserBytes
/* 801F7CA8 001F4CA8  7C 64 1B 78 */	mr r4, r3
/* 801F7CAC 001F4CAC  7F 83 E3 78 */	mr r3, r28
/* 801F7CB0 001F4CB0  4B FF 9D AD */	bl dataInitStack
/* 801F7CB4 001F4CB4  7F E4 FB 78 */	mr r4, r31
/* 801F7CB8 001F4CB8  38 60 00 00 */	li r3, 0
/* 801F7CBC 001F4CBC  4B FF 1F 41 */	bl dataInit
/* 801F7CC0 001F4CC0  4B FE BA 39 */	bl seqInit
/* 801F7CC4 001F4CC4  38 00 00 00 */	li r0, 0
/* 801F7CC8 001F4CC8  7F A4 EB 78 */	mr r4, r29
/* 801F7CCC 001F4CCC  98 0D 92 00 */	stb r0, lbl_80277B20@sda21(r13)
/* 801F7CD0 001F4CD0  38 60 7D 00 */	li r3, 0x7d00
/* 801F7CD4 001F4CD4  4B FE EA AD */	bl synthInit
/* 801F7CD8 001F4CD8  4B FE F7 A5 */	bl streamInit
/* 801F7CDC 001F4CDC  4B FF 93 E9 */	bl vsInit
/* 801F7CE0 001F4CE0  7F C3 F3 78 */	mr r3, r30
/* 801F7CE4 001F4CE4  4B FF FE C1 */	bl s3dInit
/* 801F7CE8 001F4CE8  38 00 00 01 */	li r0, 1
/* 801F7CEC 001F4CEC  38 60 00 00 */	li r3, 0
/* 801F7CF0 001F4CF0  98 0D 91 C8 */	stb r0, lbl_80277AE8@sda21(r13)
lbl_801F7CF4:
/* 801F7CF4 001F4CF4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F7CF8 001F4CF8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F7CFC 001F4CFC  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F7D00 001F4D00  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F7D04 001F4D04  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801F7D08 001F4D08  7C 08 03 A6 */	mtlr r0
/* 801F7D0C 001F4D0C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F7D10 001F4D10  4E 80 00 20 */	blr 
