
AVRASM ver. 2.2.8  D:\CDX\Workspace\_Synthos\Synthos\Synthos\main.asm Thu May 29 07:00:26 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
                                 
                                 ; By: Argedia & CyndxTs
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 #define _M16DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16
                                 #pragma AVRPART ADMIN PART_NAME ATmega16
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 ; Declaracion de Constantes de Programa
                                 .EQU NumNotas	=	21		; Cantidad de notas utilizadas en el programa
                                 .EQU Pos_S		=	0 		; Posicion en la que se encuentra declarado el 'Silencio'. En este caso es '0', pues se declar en la posicin inicial.
                                 .EQU Posiciones =	0x0060	; Direccin de Memoria en donde se empieza a almacenar las posiciones iniciales de cada seccin dentro del patrn de secciones
                                 .EQU Duraciones	=	0x0280	; Direccin de Memoria en donde se empieza a almacenar las duraciones de cada seccin del patrn de secciones
                                 
                                 ; Vectores de Programa
                                 .CSEG
000000 c0cc                      .ORG 0		RJMP	Synthos
000026 c0d2                      .ORG 0x26	RJMP	ProcesarSemifusa
                                 .ORG 0x30
                                 
                                 ; Almacenamiento de Notas Musicales en Flash
                                 NotasMusicales:
000030 0000                      .DW 0x0     ; OCR1(A|B) de S
000031 017b                      .DW 0x017B  ; OCR1(A|B) de E6
000032 01a9                      .DW 0x01A9  ; OCR1(A|B) de D6
000033 01dd                      .DW 0x01DD  ; OCR1(A|B) de C6
000034 0238                      .DW 0x0238  ; OCR1(A|B) de A5
000035 027d                      .DW 0x027D  ; OCR1(A|B) de G5
000036 02cb                      .DW 0x02CB  ; OCR1(A|B) de F5
000037 02f6                      .DW 0x02F6  ; OCR1(A|B) de E5
000038 0353                      .DW 0x0353  ; OCR1(A|B) de D5
000039 03bb                      .DW 0x03BB  ; OCR1(A|B) de C5
00003a 0430                      .DW 0x0430  ; OCR1(A|B) de A4B4
00003b 0470                      .DW 0x0470  ; OCR1(A|B) de A4
00003c 04fb                      .DW 0x04FB  ; OCR1(A|B) de G4
00003d 0547                      .DW 0x0547  ; OCR1(A|B) de F4G4
00003e 0597                      .DW 0x0597  ; OCR1(A|B) de F4
00003f 05ec                      .DW 0x05EC  ; OCR1(A|B) de E4
000040 06a6                      .DW 0x06A6  ; OCR1(A|B) de D4
000041 0777                      .DW 0x0777  ; OCR1(A|B) de C4
000042 0861                      .DW 0x0861  ; OCR1(A|B) de A3B3
000043 08e0                      .DW 0x08E0  ; OCR1(A|B) de A3
000044 09f7                      .DW 0x09F7  ; OCR1(A|B) de G3
                                 
                                 ; Almacenamiento de las Secciones Musicales en Flash
                                 SeccionesMusicales:
                                 ; SEC 1
000045 069b                      .DB 0b10011011, 0b00000110
000046 0683                      .DB 0b10000011, 0b00000110
000047 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 2
000048 069b                      .DB 0b10011011, 0b00000110
000049 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 3
00004a 0693                      .DB 0b10010011, 0b00000110
00004b 0683                      .DB 0b10000011, 0b00000110
00004c 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 4
00004d 0693                      .DB 0b10010011, 0b00000110
00004e 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 5
00004f 06a3                      .DB 0b10100011, 0b00000110
000050 068b                      .DB 0b10001011, 0b00000110
000051 067b                      .DB 0b01111011, 0b00000110
                                 ; SEC 6
000052 06a3                      .DB 0b10100011, 0b00000110
000053 067b                      .DB 0b01111011, 0b00000110
                                 ; SEC 7
000054 069b                      .DB 0b10011011, 0b00000110
000055 068b                      .DB 0b10001011, 0b00000110
000056 067b                      .DB 0b01111011, 0b00000110
                                 ; SEC 8
000057 069b                      .DB 0b10011011, 0b00000110
000058 067b                      .DB 0b01111011, 0b00000110
                                 ; SEC 9
000059 069b                      .DB 0b10011011, 0b00000110
00005a 068b                      .DB 0b10001011, 0b00000110
00005b 0683                      .DB 0b10000011, 0b00000110
                                 ; SEC 10
00005c 069b                      .DB 0b10011011, 0b00000110
00005d 0683                      .DB 0b10000011, 0b00000110
                                 ; SEC 11
00005e 0633                      .DB 0b00110011, 0b00000110
00005f 0643                      .DB 0b01000011, 0b00000110
000060 065b                      .DB 0b01011011, 0b00000110
                                 ; SEC 12
000061 0633                      .DB 0b00110011, 0b00000110
000062 065b                      .DB 0b01011011, 0b00000110
                                 ; SEC 13
000063 0633                      .DB 0b00110011, 0b00000110
000064 0643                      .DB 0b01000011, 0b00000110
000065 064b                      .DB 0b01001011, 0b00000110
                                 ; SEC 14
000066 0633                      .DB 0b00110011, 0b00000110
000067 064b                      .DB 0b01001011, 0b00000110
                                 ; SEC 15
000068 0633                      .DB 0b00110011, 0b00000110
000069 063b                      .DB 0b00111011, 0b00000110
00006a 064b                      .DB 0b01001011, 0b00000110
                                 ; SEC 16
00006b 0633                      .DB 0b00110011, 0b00000110
00006c 063b                      .DB 0b00111011, 0b00000110
00006d 4241                      .DB 0b01000001, 0b01000010
00006e 0302                      .DB 0b00000010, 0b00000011
                                 ; SEC 17
00006f 055a                      .DB 0b01011010, 0b00000101
000070 0562                      .DB 0b01100010, 0b00000101
000071 0572                      .DB 0b01110010, 0b00000101
000072 068b                      .DB 0b10001011, 0b00000110
000073 0461                      .DB 0b01100001, 0b00000100
                                 ; SEC 18
000074 0663                      .DB 0b01100011, 0b00000110
000075 065b                      .DB 0b01011011, 0b00000110
000076 0653                      .DB 0b01010011, 0b00000110
000077 4b4a                      .DB 0b01001010, 0b01001011
000078 0504                      .DB 0b00000100, 0b00000101
000079 0552                      .DB 0b01010010, 0b00000101
00007a 0552                      .DB 0b01010010, 0b00000101
00007b 064b                      .DB 0b01001011, 0b00000110
00007c 055a                      .DB 0b01011010, 0b00000101
00007d 0663                      .DB 0b01100011, 0b00000110
00007e 7372                      .DB 0b01110010, 0b01110011
00007f 0504                      .DB 0b00000100, 0b00000101
                                 ; SEC 19
000080 0683                      .DB 0b10000011, 0b00000110
000081 067b                      .DB 0b01111011, 0b00000110
000082 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 20
000083 0683                      .DB 0b10000011, 0b00000110
000084 0673                      .DB 0b01110011, 0b00000110
000085 0683                      .DB 0b10000011, 0b00000110
000086 0261                      .DB 0b01100001, 0b00000010
000087 065b                      .DB 0b01011011, 0b00000110
000088 0663                      .DB 0b01100011, 0b00000110
000089 0269                      .DB 0b01101001, 0b00000010
                                 ; SEC 21
00008a 065b                      .DB 0b01011011, 0b00000110
00008b 0663                      .DB 0b01100011, 0b00000110
00008c 0683                      .DB 0b10000011, 0b00000110
00008d 0261                      .DB 0b01100001, 0b00000010
00008e 065b                      .DB 0b01011011, 0b00000110
00008f 0663                      .DB 0b01100011, 0b00000110
000090 8382                      .DB 0b10000010, 0b10000011
000091 0504                      .DB 0b00000100, 0b00000101
                                 ; SEC 22
000092 0673                      .DB 0b01110011, 0b00000110
000093 067b                      .DB 0b01111011, 0b00000110
                                 ; SEC 23
000094 0643                      .DB 0b01000011, 0b00000110
000095 065b                      .DB 0b01011011, 0b00000110
000096 0673                      .DB 0b01110011, 0b00000110
000097 069b                      .DB 0b10011011, 0b00000110
                                 ; SEC 24
000098 0683                      .DB 0b10000011, 0b00000110
000099 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 25
00009a 065b                      .DB 0b01011011, 0b00000110
00009b 0673                      .DB 0b01110011, 0b00000110
                                 ; SEC 26
00009c 0633                      .DB 0b00110011, 0b00000110
00009d 0643                      .DB 0b01000011, 0b00000110
                                 ; SEC 27
00009e 069b                      .DB 0b10011011, 0b00000110
                                 ; SEC 28
00009f 0693                      .DB 0b10010011, 0b00000110
                                 ; SEC 29
0000a0 0653                      .DB 0b01010011, 0b00000110
0000a1 0633                      .DB 0b00110011, 0b00000110
0000a2 06a3                      .DB 0b10100011, 0b00000110
                                 ; SEC 30
0000a3 068b                      .DB 0b10001011, 0b00000110
                                 ; SEC 31
0000a4 067b                      .DB 0b01111011, 0b00000110
0000a5 064b                      .DB 0b01001011, 0b00000110
                                 ; SEC 32
0000a6 063b                      .DB 0b00111011, 0b00000110
                                 ; SEC 33
0000a7 067b                      .DB 0b01111011, 0b00000110
0000a8 0663                      .DB 0b01100011, 0b00000110
0000a9 064b                      .DB 0b01001011, 0b00000110
                                 ; SEC 34
0000aa 2322                      .DB 0b00100010, 0b00100011
0000ab 0504                      .DB 0b00000100, 0b00000101
0000ac 053a                      .DB 0b00111010, 0b00000101
0000ad 0522                      .DB 0b00100010, 0b00000101
0000ae 053a                      .DB 0b00111010, 0b00000101
0000af 0633                      .DB 0b00110011, 0b00000110
0000b0 063b                      .DB 0b00111011, 0b00000110
0000b1 0441                      .DB 0b01000001, 0b00000100
0000b2 0522                      .DB 0b00100010, 0b00000101
0000b3 0532                      .DB 0b00110010, 0b00000101
0000b4 0542                      .DB 0b01000010, 0b00000101
0000b5 2322                      .DB 0b00100010, 0b00100011
0000b6 0504                      .DB 0b00000100, 0b00000101
0000b7 052a                      .DB 0b00101010, 0b00000101
0000b8 0532                      .DB 0b00110010, 0b00000101
0000b9 1a19                      .DB 0b00011001, 0b00011010
0000ba 0403                      .DB 0b00000011, 0b00000100
0000bb 3332                      .DB 0b00110010, 0b00110011
0000bc 0504                      .DB 0b00000100, 0b00000101
0000bd 1b1a                      .DB 0b00011010, 0b00011011
0000be 0504                      .DB 0b00000100, 0b00000101
0000bf 2b2a                      .DB 0b00101010, 0b00101011
0000c0 0504                      .DB 0b00000100, 0b00000101
                                 ; SEC 35
0000c1 0542                      .DB 0b01000010, 0b00000101
0000c2 4b4a                      .DB 0b01001010, 0b01001011
0000c3 0504                      .DB 0b00000100, 0b00000101
0000c4 0542                      .DB 0b01000010, 0b00000101
0000c5 0643                      .DB 0b01000011, 0b00000110
0000c6 0542                      .DB 0b01000010, 0b00000101
0000c7 054a                      .DB 0b01001010, 0b00000101
0000c8 0449                      .DB 0b01001001, 0b00000100
0000c9 053a                      .DB 0b00111010, 0b00000101
0000ca 054a                      .DB 0b01001010, 0b00000101
0000cb 4241                      .DB 0b01000001, 0b01000010
0000cc 0403                      .DB 0b00000011, 0b00000100
                                 
                                 ; Welcome to Synthos!
                                 Synthos:
                                 	; Inicializacion de Elementos [STACK]
0000cd e004                      	LDI		R16, high(RAMend)
0000ce bf0e                      	OUT		SPH, R16
0000cf e50f                      	LDI		R16, low(RAMend)
0000d0 bf0d                      	OUT		SPL, R16
                                 	; Inicializacion de Elementos [I/O] {A (Entrada)}
0000d1 2700                      	CLR		R16
0000d2 bb0a                      	OUT		ddrA, R16
                                 	; Inicializacion de Elementos [I/O] {B (Salida), C (Salida), D (Salida)}
0000d3 ef0f                      	SER		R16
0000d4 bb07                      	OUT		ddrB, R16
0000d5 bb04                      	OUT		ddrC, R16
0000d6 bb01                      	OUT		ddrD, R16
                                 	; Inicializacin de Elementos [Visualizador de Audio]
0000d7 d075                      	RCALL	CargarVisualizador
                                 	; Inicializacion de Elementos [Patrn de Secciones]
0000d8 d07e                      	RCALL	CargarPatronDeSecciones
                                 	; Activacin de Programa
                                 	EsperarActivacion:
0000d9 b309                      	IN		R16,pinA
0000da 3000                      	CPI		R16,0
0000db f3e9                         	BREQ	EsperarActivacion
                                 	; Inicializacin de Elementos [Punteros a Datos de Seccin]
0000dc d017                      	RCALL	InicializarPunterosDeSeccion
                                 	; Inicializacion de Elementos [Timer Counter 0]
                                 	; TCCR0 [CTC][N = 64]
0000dd e00b                      	LDI		R16, (1 << WGM01 | 0 << WGM00 | 0<<CS02 | 1 << CS01 | 1 << CS00)
0000de bf03                      	OUT		TCCR0, R16
                                 	; OCR0
0000df ef04                      	LDI		R16, 244
0000e0 bf0c                      	OUT		OCR0, R16
                                 	; TIMSK
0000e1 e002                      	LDI		R16, (1 << OCIE0)
0000e2 bf09                      	OUT		TIMSK, R16
                                 	; Inicializacion de Elementos [Timer Counter 1]
                                 	; TCCR1A [CTC][N = 1]
0000e3 e400                      	LDI		R16, (0 << WGM11 | 0 << WGM10 | 0 << COM1A1 | 1 << COM1A0)
0000e4 bd0f                      	OUT		TCCR1A, R16
                                 	; TCCR1B [CTC][N = 1]
0000e5 e009                      	LDI		R16, (0 << WGM13 | 1 << WGM12 | 0 << CS12 | 0 << CS11 | 1 << CS10)
0000e6 bd0e                      	OUT		TCCR1B, R16
                                 	; OCR1A
0000e7 2700                      	CLR		R16
0000e8 bd0b                      	OUT		OCR1AH, R16
0000e9 bd0a                      	OUT		OCR1AL, R16
                                 	; Inicializacion de Elementos [Registros Auxiliares]
                                 							; R16 = Registro Multipropsito
0000ea 2711                      	CLR		R17				; R17 = Medida de Seccion
0000eb e021                      	LDI		R18, 1			; R18 = Duracion de Nota
                                 							; R19 = Registro Multipropsito
                                 							; R20 = Medida de Segmentacin de Visualizador
                                 							; R21 = Posicin de Nota
                                 							; R22 =	Valor Acumulado en Y [Matriz]
0000ec 2777                      	CLR		R23				; R23 = Seal de Fin de Reproduccin // Lo hara simplemente con 'BRIE' o 'BRID', pero por algun motivo no funciona .-.
                                 	; Inicializacion de Elementos [Interrupciones]
0000ed 9478                      	SEI
                                 	; Dormammu he venido para negociar.jpg
                                 	Dormammu:
0000ee ff70                      	SBRS	R23, 0	
0000ef cffe                      	RJMP	Dormammu
                                 	EsperarDesactivacion:
0000f0 b309                      	IN		R16, pinA
0000f1 3000                      	CPI		R16, 0
0000f2 f7e9                      	BRNE	EsperarDesactivacion
0000f3 cfe5                      	RJMP	EsperarActivacion
                                 
                                 ; Inicializacin de Punteros de Datos de Seccin
                                 InicializarPunterosDeSeccion:
0000f4 e0b0                      	LDI		XH,	high(Posiciones)
0000f5 e6a0                      	LDI		XL,	low(Posiciones)
0000f6 e0d2                      	LDI		YH, high(Duraciones)
0000f7 e8c0                      	LDI		YL, low(Duraciones)
0000f8 9508                      RET
                                 
                                 ; Subrutina de Interrupcion por Semifusa
                                 ProcesarSemifusa:
                                 	; Validacin por Duracin de Nota Anterior
0000f9 952a                      	DEC		R18
0000fa f561                      	BRNE	VisualizarNota
                                 	; Validacin por Duracin de Seccin Anterior
0000fb 3010                      	CPI		R17, 0
0000fc f459                      	BRNE	CargarProximaNota
                                 	; Carga de Datos de Prxima Seccin
                                 	CargarProximaSeccion:
0000fd 9119                      	LD		R17, Y+
0000fe 3010                      	CPI		R17, 0 
0000ff f411                      	BRNE	PosicionarSeccion
000100 d03e                      	RCALL	FinalizarReproduccion
000101 c027                      	RJMP	FinDeSemifusa
                                 	; Posicionamiento en Seccin Cargada
                                 	PosicionarSeccion:
000102 e0f0                      	LDI		ZH, high(2*SeccionesMusicales)
000103 e8ea                      	LDI		ZL, low(2*SeccionesMusicales)
000104 910d                      	LD		R16, X+
000105 0fe0                      	ADD		ZL, R16
000106 2700                      	CLR		R16
000107 1ff0                      	ADC		ZH, R16
                                 	; Carga de Datos de Prxima Nota
                                 	CargarProximaNota:
000108 9105                         	LPM		R16, Z+
000109 e220                      	LDI		R18, 0b00100000
00010a e037                      	LDI		R19, 0b00000111
00010b 2330                      	AND		R19, R16
                                 	; Clculo de Duracin de Nota
                                 	CalcularDuracion:
00010c 953a                      	DEC		R19
00010d f011                      	BREQ	CalcularPosicion
00010e 9526                      	LSR		R18
00010f cffc                      	RJMP	CalcularDuracion
                                 	; Clculo de Posicin de Nota
                                 	CalcularPosicion:
000110 9506                      	LSR		R16
000111 9506                      	LSR		R16
000112 9506                      	LSR		R16
000113 2f30                      	MOV		R19, R16
000114 0f00                      	LSL		R16
000115 1753                      	CP		R21, R19
000116 f011                      	BREQ	PosicionarNota
000117 2f53                      	MOV		R21, R19
000118 e061                      	LDI		R22, 1
                                 	; Posicionamiento en Nota Cargada
                                 	PosicionarNota:
000119 93ef                      	PUSH	ZL
00011a 93ff                      	PUSH	ZH
00011b e0f0                      	LDI		ZH, high(2*NotasMusicales)
00011c e6e0                      	LDI		ZL, low(2*NotasMusicales)
00011d 0fe0                      	ADD		ZL, R16
00011e 2700                      	CLR		R16
00011f 1ff0                      	ADC		ZH, R16
                                 	; Reproduccin de Nota
                                 	ReproducirNota:
000120 9105                      	LPM		R16, Z+
000121 9135                      	LPM		R19, Z+
000122 bd3b                      	OUT		OCR1AH, R19
000123 bd0a                      	OUT		OCR1AL, R16
000124 951a                      	DEC		R17
000125 91ff                      	POP		ZH
000126 91ef                      	POP		ZL
                                 	; Visualizacin de Nota
                                 	VisualizarNota:
000127 ff20                      	SBRS	R18, 0
000128 d001                      	RCALL	ActualizarVisualizador
                                 	; Fin de Procesamiento de Semifusa
                                 	FinDeSemifusa:
000129 9518                      RETI
                                 
                                 ; Subrutina de Visualizacin de Nota en Matriz LED
                                 ActualizarVisualizador:
                                 	; Validacin de por Nueva Posicin de Nota
00012a 3061                      	CPI		R22, 1
00012b f479                      	BRNE	Actualizar_Y
00012c e001                      	LDI		R16, 0b00000001
00012d 2733                      	CLR		R19
                                 	; Validacin por Nota de 'Silencio'
00012e 3050                      	CPI		R21, Pos_S
00012f f419                      	BRNE	CalcularSegmento
000130 bb35                      	OUT		portC, R19
000131 940c 013e                 	JMP		FinDeVisualizacion
                                 	; Clculo de posicin de Segmento [Posicin X [Matriz]]
                                 	CalcularSegmento:
000133 1735                      	CP		R19, R21
000134 f424                      	BRGE	Actualizar_X
000135 0f34                      	ADD		R19, R20
000136 0f00                      	LSL		R16
000137 940c 0133                 	JMP		CalcularSegmento
                                 	; Actualizacin de Posicin de Segmento [Posicin X [Matriz]]
                                 	Actualizar_X:
000139 9500                      	COM		R16
00013a bb08                      	OUT		portB, R16
                                 	; Actualizacin de Posicin Y de Segmento
                                 	Actualizar_Y:
00013b bb65                      	OUT		portC, R22
00013c 0f66                      	LSL		R22
00013d 9563                      	INC		R22
                                 	FinDeVisualizacion:
00013e 9508                      RET
                                 
                                 ; Subrutina de Finalizacin de Reproduccin de Audio
                                 FinalizarReproduccion:
00013f 94f8                      	CLI
000140 e000                      	LDI		R16, (0<<WGM11 | 0<<WGM10 | 0<<COM1A1 | 0<<COM1A0 | 0<<COM1B1 | 0<<COM1B0)
000141 bd0f                      	OUT		TCCR1A, R16
000142 e009                      	LDI		R16, (0<<WGM13 | 1<<WGM12 | 0<<CS12 | 0<<CS11 | 1<<CS10)
000143 bd0e                      	OUT		TCCR1B, R16
000144 2700                      	CLR		R16
000145 bf03                      	OUT		TCCR0, R16
000146 bf0c                      	OUT		OCR0, R16
000147 bf09                      	OUT		TIMSK, R16
000148 bb05                      	OUT		portC, R16
000149 9500                      	COM		R16
00014a bb08                      	OUT		portB, R16
00014b e071                      	LDI		R23, 1
00014c 9508                      RET
                                 
                                 ; Subrutina de Carga de Visualizador de Audio
                                 CargarVisualizador:
                                 	; Inicializacin de Elementos
00014d e008                      	LDI		R16, 8
00014e 2733                      	CLR		R19
00014f 2744                      	CLR		R20
                                 	; Clculo de Medida de Segmentacin de Notas en Visualizador
                                 	CalcularSegmentacion:
000150 3135                      	CPI		R19, NumNotas
000151 f424                      	BRGE	FinDeSegmentacion
000152 0f30                      	ADD		R19, R16
000153 9543                      	INC		R20
000154 940c 0150                 	JMP		CalcularSegmentacion
                                 	FinDeSegmentacion:
000156 9508                      RET
                                 ; Subrutina de Carga de Patrn de Secciones
                                 CargarPatronDeSecciones:
                                 	; Inicializacin de Elementos [Punteros a Datos de Seccin]
000157 df9c                      	RCALL	InicializarPunterosDeSeccion
                                 	/* PARTE 'A' */
                                 		; SEC 1 || 0 -> (6)
000158 e000                      		LDI     R16, 0
000159 930d                      		ST      X+, R16
00015a e006                      		LDI     R16, 6
00015b 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
00015c e000                      		LDI     R16, 0
00015d 930d                      		ST      X+, R16
00015e e006                      		LDI     R16, 6
00015f 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
000160 e006                      		LDI     R16, 6
000161 930d                      		ST      X+, R16
000162 e004                      		LDI     R16, 4
000163 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
000164 e000                      		LDI     R16, 0
000165 930d                      		ST      X+, R16
000166 e006                      		LDI     R16, 6
000167 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
000168 e000                      		LDI     R16, 0
000169 930d                      		ST      X+, R16
00016a e006                      		LDI     R16, 6
00016b 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
00016c e006                      		LDI     R16, 6
00016d 930d                      		ST      X+, R16
00016e e004                      		LDI     R16, 4
00016f 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
000170 e000                      		LDI     R16, 0
000171 930d                      		ST      X+, R16
000172 e006                      		LDI     R16, 6
000173 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
000174 e000                      		LDI     R16, 0
000175 930d                      		ST      X+, R16
000176 e006                      		LDI     R16, 6
000177 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
000178 e006                      		LDI     R16, 6
000179 930d                      		ST      X+, R16
00017a e004                      		LDI     R16, 4
00017b 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
00017c e000                      		LDI     R16, 0
00017d 930d                      		ST      X+, R16
00017e e006                      		LDI     R16, 6
00017f 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
000180 e000                      		LDI     R16, 0
000181 930d                      		ST      X+, R16
000182 e006                      		LDI     R16, 6
000183 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
000184 e006                      		LDI     R16, 6
000185 930d                      		ST      X+, R16
000186 e004                      		LDI     R16, 4
000187 9309                      		ST      Y+, R16
                                 		; SEC 3 || 10 -> (16)
000188 e00a                      		LDI     R16, 10
000189 930d                      		ST      X+, R16
00018a e006                      		LDI     R16, 6
00018b 9309                      		ST      Y+, R16
                                 		; SEC 3 || 10 -> (16)
00018c e00a                      		LDI     R16, 10
00018d 930d                      		ST      X+, R16
00018e e006                      		LDI     R16, 6
00018f 9309                      		ST      Y+, R16
                                 		; SEC 4 || 16 -> (20)
000190 e100                      		LDI     R16, 16
000191 930d                      		ST      X+, R16
000192 e004                      		LDI     R16, 4
000193 9309                      		ST      Y+, R16
                                 		; SEC 5 || 20 -> (26)
000194 e104                      		LDI     R16, 20
000195 930d                      		ST      X+, R16
000196 e006                      		LDI     R16, 6
000197 9309                      		ST      Y+, R16
                                 		; SEC 5 || 20 -> (26)
000198 e104                      		LDI     R16, 20
000199 930d                      		ST      X+, R16
00019a e006                      		LDI     R16, 6
00019b 9309                      		ST      Y+, R16
                                 		; SEC 6 || 26 -> (30)
00019c e10a                      		LDI     R16, 26
00019d 930d                      		ST      X+, R16
00019e e004                      		LDI     R16, 4
00019f 9309                      		ST      Y+, R16
                                 		; SEC 7 || 30 -> (36)
0001a0 e10e                      		LDI     R16, 30
0001a1 930d                      		ST      X+, R16
0001a2 e006                      		LDI     R16, 6
0001a3 9309                      		ST      Y+, R16
                                 		; SEC 7 || 30 -> (36)
0001a4 e10e                      		LDI     R16, 30
0001a5 930d                      		ST      X+, R16
0001a6 e006                      		LDI     R16, 6
0001a7 9309                      		ST      Y+, R16
                                 		; SEC 8 || 36 -> (40)
0001a8 e204                      		LDI     R16, 36
0001a9 930d                      		ST      X+, R16
0001aa e004                      		LDI     R16, 4
0001ab 9309                      		ST      Y+, R16
                                 		; SEC 9 || 40 -> (46)
0001ac e208                      		LDI     R16, 40
0001ad 930d                      		ST      X+, R16
0001ae e006                      		LDI     R16, 6
0001af 9309                      		ST      Y+, R16
                                 		; SEC 9 || 40 -> (46)
0001b0 e208                      		LDI     R16, 40
0001b1 930d                      		ST      X+, R16
0001b2 e006                      		LDI     R16, 6
0001b3 9309                      		ST      Y+, R16
                                 		; SEC 10 || 46 -> (50)
0001b4 e20e                      		LDI     R16, 46
0001b5 930d                      		ST      X+, R16
0001b6 e004                      		LDI     R16, 4
0001b7 9309                      		ST      Y+, R16
                                 	/* PARTE 'A' */
                                 		; SEC 1 || 0 -> (6)
0001b8 e000                      		LDI     R16, 0
0001b9 930d                      		ST      X+, R16
0001ba e006                      		LDI     R16, 6
0001bb 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001bc e000                      		LDI     R16, 0
0001bd 930d                      		ST      X+, R16
0001be e006                      		LDI     R16, 6
0001bf 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
0001c0 e006                      		LDI     R16, 6
0001c1 930d                      		ST      X+, R16
0001c2 e004                      		LDI     R16, 4
0001c3 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001c4 e000                      		LDI     R16, 0
0001c5 930d                      		ST      X+, R16
0001c6 e006                      		LDI     R16, 6
0001c7 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001c8 e000                      		LDI     R16, 0
0001c9 930d                      		ST      X+, R16
0001ca e006                      		LDI     R16, 6
0001cb 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
0001cc e006                      		LDI     R16, 6
0001cd 930d                      		ST      X+, R16
0001ce e004                      		LDI     R16, 4
0001cf 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001d0 e000                      		LDI     R16, 0
0001d1 930d                      		ST      X+, R16
0001d2 e006                      		LDI     R16, 6
0001d3 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001d4 e000                      		LDI     R16, 0
0001d5 930d                      		ST      X+, R16
0001d6 e006                      		LDI     R16, 6
0001d7 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
0001d8 e006                      		LDI     R16, 6
0001d9 930d                      		ST      X+, R16
0001da e004                      		LDI     R16, 4
0001db 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001dc e000                      		LDI     R16, 0
0001dd 930d                      		ST      X+, R16
0001de e006                      		LDI     R16, 6
0001df 9309                      		ST      Y+, R16
                                 		; SEC 1 || 0 -> (6)
0001e0 e000                      		LDI     R16, 0
0001e1 930d                      		ST      X+, R16
0001e2 e006                      		LDI     R16, 6
0001e3 9309                      		ST      Y+, R16
                                 		; SEC 2 || 6 -> (10)
0001e4 e006                      		LDI     R16, 6
0001e5 930d                      		ST      X+, R16
0001e6 e004                      		LDI     R16, 4
0001e7 9309                      		ST      Y+, R16
                                 		; SEC 3 || 10 -> (16)
0001e8 e00a                      		LDI     R16, 10
0001e9 930d                      		ST      X+, R16
0001ea e006                      		LDI     R16, 6
0001eb 9309                      		ST      Y+, R16
                                 		; SEC 3 || 10 -> (16)
0001ec e00a                      		LDI     R16, 10
0001ed 930d                      		ST      X+, R16
0001ee e006                      		LDI     R16, 6
0001ef 9309                      		ST      Y+, R16
                                 		; SEC 4 || 16 -> (20)
0001f0 e100                      		LDI     R16, 16
0001f1 930d                      		ST      X+, R16
0001f2 e004                      		LDI     R16, 4
0001f3 9309                      		ST      Y+, R16
                                 		; SEC 5 || 20 -> (26)
0001f4 e104                      		LDI     R16, 20
0001f5 930d                      		ST      X+, R16
0001f6 e006                      		LDI     R16, 6
0001f7 9309                      		ST      Y+, R16
                                 		; SEC 5 || 20 -> (26)
0001f8 e104                      		LDI     R16, 20
0001f9 930d                      		ST      X+, R16
0001fa e006                      		LDI     R16, 6
0001fb 9309                      		ST      Y+, R16
                                 		; SEC 6 || 26 -> (30)
0001fc e10a                      		LDI     R16, 26
0001fd 930d                      		ST      X+, R16
0001fe e004                      		LDI     R16, 4
0001ff 9309                      		ST      Y+, R16
                                 		; SEC 7 || 30 -> (36)
000200 e10e                      		LDI     R16, 30
000201 930d                      		ST      X+, R16
000202 e006                      		LDI     R16, 6
000203 9309                      		ST      Y+, R16
                                 		; SEC 7 || 30 -> (36)
000204 e10e                      		LDI     R16, 30
000205 930d                      		ST      X+, R16
000206 e006                      		LDI     R16, 6
000207 9309                      		ST      Y+, R16
                                 		; SEC 8 || 36 -> (40)
000208 e204                      		LDI     R16, 36
000209 930d                      		ST      X+, R16
00020a e004                      		LDI     R16, 4
00020b 9309                      		ST      Y+, R16
                                 		; SEC 9 || 40 -> (46)
00020c e208                      		LDI     R16, 40
00020d 930d                      		ST      X+, R16
00020e e006                      		LDI     R16, 6
00020f 9309                      		ST      Y+, R16
                                 		; SEC 9 || 40 -> (46)
000210 e208                      		LDI     R16, 40
000211 930d                      		ST      X+, R16
000212 e006                      		LDI     R16, 6
000213 9309                      		ST      Y+, R16
                                 		; SEC 10 || 46 -> (50)
000214 e20e                      		LDI     R16, 46
000215 930d                      		ST      X+, R16
000216 e004                      		LDI     R16, 4
000217 9309                      		ST      Y+, R16
                                 	/* PARTE 'B' */
                                 		; SEC 11 || 50 -> (56)
000218 e302                      		LDI     R16, 50
000219 930d                      		ST      X+, R16
00021a e006                      		LDI     R16, 6
00021b 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
00021c e302                      		LDI     R16, 50
00021d 930d                      		ST      X+, R16
00021e e006                      		LDI     R16, 6
00021f 9309                      		ST      Y+, R16
                                 		; SEC 12 || 56 -> (60)
000220 e308                      		LDI     R16, 56
000221 930d                      		ST      X+, R16
000222 e004                      		LDI     R16, 4
000223 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
000224 e302                      		LDI     R16, 50
000225 930d                      		ST      X+, R16
000226 e006                      		LDI     R16, 6
000227 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
000228 e302                      		LDI     R16, 50
000229 930d                      		ST      X+, R16
00022a e006                      		LDI     R16, 6
00022b 9309                      		ST      Y+, R16
                                 		; SEC 12 || 56 -> (60)
00022c e308                      		LDI     R16, 56
00022d 930d                      		ST      X+, R16
00022e e004                      		LDI     R16, 4
00022f 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
000230 e302                      		LDI     R16, 50
000231 930d                      		ST      X+, R16
000232 e006                      		LDI     R16, 6
000233 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
000234 e302                      		LDI     R16, 50
000235 930d                      		ST      X+, R16
000236 e006                      		LDI     R16, 6
000237 9309                      		ST      Y+, R16
                                 		; SEC 12 || 56 -> (60)
000238 e308                      		LDI     R16, 56
000239 930d                      		ST      X+, R16
00023a e004                      		LDI     R16, 4
00023b 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
00023c e302                      		LDI     R16, 50
00023d 930d                      		ST      X+, R16
00023e e006                      		LDI     R16, 6
00023f 9309                      		ST      Y+, R16
                                 		; SEC 11 || 50 -> (56)
000240 e302                      		LDI     R16, 50
000241 930d                      		ST      X+, R16
000242 e006                      		LDI     R16, 6
000243 9309                      		ST      Y+, R16
                                 		; SEC 12 || 56 -> (60)
000244 e308                      		LDI     R16, 56
000245 930d                      		ST      X+, R16
000246 e004                      		LDI     R16, 4
000247 9309                      		ST      Y+, R16
                                 		; SEC 13 || 60 -> (66)
000248 e30c                      		LDI     R16, 60
000249 930d                      		ST      X+, R16
00024a e006                      		LDI     R16, 6
00024b 9309                      		ST      Y+, R16
                                 		; SEC 13 || 60 -> (66)
00024c e30c                      		LDI     R16, 60
00024d 930d                      		ST      X+, R16
00024e e006                      		LDI     R16, 6
00024f 9309                      		ST      Y+, R16
                                 		; SEC 14 || 66 -> (70)
000250 e402                      		LDI     R16, 66
000251 930d                      		ST      X+, R16
000252 e004                      		LDI     R16, 4
000253 9309                      		ST      Y+, R16
                                 		; SEC 13 || 60 -> (66)
000254 e30c                      		LDI     R16, 60
000255 930d                      		ST      X+, R16
000256 e006                      		LDI     R16, 6
000257 9309                      		ST      Y+, R16
                                 		; SEC 13 || 60 -> (66)
000258 e30c                      		LDI     R16, 60
000259 930d                      		ST      X+, R16
00025a e006                      		LDI     R16, 6
00025b 9309                      		ST      Y+, R16
                                 		; SEC 14 || 66 -> (70)
00025c e402                      		LDI     R16, 66
00025d 930d                      		ST      X+, R16
00025e e004                      		LDI     R16, 4
00025f 9309                      		ST      Y+, R16
                                 		; SEC 15 || 70 -> (76)
000260 e406                      		LDI     R16, 70
000261 930d                      		ST      X+, R16
000262 e006                      		LDI     R16, 6
000263 9309                      		ST      Y+, R16
                                 		; SEC 15 || 70 -> (76)
000264 e406                      		LDI     R16, 70
000265 930d                      		ST      X+, R16
000266 e006                      		LDI     R16, 6
000267 9309                      		ST      Y+, R16
                                 		; SEC 16 || 76 -> (84)
000268 e40c                      		LDI     R16, 76
000269 930d                      		ST      X+, R16
00026a e008                      		LDI     R16, 8
00026b 9309                      		ST      Y+, R16
                                 	/* PARTE 'C' */
                                 		; SEC 17 || 84 -> (94)
00026c e504                      		LDI     R16, 84
00026d 930d                      		ST      X+, R16
00026e e00a                      		LDI     R16, 10
00026f 9309                      		ST      Y+, R16
                                 		; SEC 18 || 94 -> (118)
000270 e50e                      		LDI     R16, 94
000271 930d                      		ST      X+, R16
000272 e108                      		LDI     R16, 24
000273 9309                      		ST      Y+, R16
                                 		; SEC 19 || 118 -> (124)
000274 e706                      		LDI     R16, 118
000275 930d                      		ST      X+, R16
000276 e006                      		LDI     R16, 6
000277 9309                      		ST      Y+, R16
                                 		; SEC 17 || 84 -> (94)
000278 e504                      		LDI     R16, 84
000279 930d                      		ST      X+, R16
00027a e00a                      		LDI     R16, 10
00027b 9309                      		ST      Y+, R16
                                 		; SEC 20 || 124 -> (138)
00027c e70c                      		LDI     R16, 124
00027d 930d                      		ST      X+, R16
00027e e00e                      		LDI     R16, 14
00027f 9309                      		ST      Y+, R16
                                 		; SEC 19 || 118 -> (124)
000280 e706                      		LDI     R16, 118
000281 930d                      		ST      X+, R16
000282 e006                      		LDI     R16, 6
000283 9309                      		ST      Y+, R16
                                 		; SEC 17 || 84 -> (94)
000284 e504                      		LDI     R16, 84
000285 930d                      		ST      X+, R16
000286 e00a                      		LDI     R16, 10
000287 9309                      		ST      Y+, R16
                                 		; SEC 18 || 94 -> (118)
000288 e50e                      		LDI     R16, 94
000289 930d                      		ST      X+, R16
00028a e108                      		LDI     R16, 24
00028b 9309                      		ST      Y+, R16
                                 		; SEC 19 || 118 -> (124)
00028c e706                      		LDI     R16, 118
00028d 930d                      		ST      X+, R16
00028e e006                      		LDI     R16, 6
00028f 9309                      		ST      Y+, R16
                                 		; SEC 17 || 84 -> (94)
000290 e504                      		LDI     R16, 84
000291 930d                      		ST      X+, R16
000292 e00a                      		LDI     R16, 10
000293 9309                      		ST      Y+, R16
                                 		; SEC 21 || 138 -> (154)
000294 e80a                      		LDI     R16, 138
000295 930d                      		ST      X+, R16
000296 e100                      		LDI     R16, 16
000297 9309                      		ST      Y+, R16
                                 	/* PARTE 'D' */
                                 		; SEC 22 || 154 -> (158)
000298 e90a                      		LDI     R16, 154
000299 930d                      		ST      X+, R16
00029a e004                      		LDI     R16, 4
00029b 9309                      		ST      Y+, R16
                                 		; SEC 22 || 154 -> (158)
00029c e90a                      		LDI     R16, 154
00029d 930d                      		ST      X+, R16
00029e e004                      		LDI     R16, 4
00029f 9309                      		ST      Y+, R16
                                 		; SEC 23 || 158 -> (166)
0002a0 e90e                      		LDI     R16, 158
0002a1 930d                      		ST      X+, R16
0002a2 e008                      		LDI     R16, 8
0002a3 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002a4 ea06                      		LDI     R16, 166
0002a5 930d                      		ST      X+, R16
0002a6 e004                      		LDI     R16, 4
0002a7 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
0002a8 ea0a                      		LDI     R16, 170
0002a9 930d                      		ST      X+, R16
0002aa e004                      		LDI     R16, 4
0002ab 9309                      		ST      Y+, R16
                                 		; SEC 23 || 158 -> (166)
0002ac e90e                      		LDI     R16, 158
0002ad 930d                      		ST      X+, R16
0002ae e008                      		LDI     R16, 8
0002af 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
0002b0 ea0a                      		LDI     R16, 170
0002b1 930d                      		ST      X+, R16
0002b2 e004                      		LDI     R16, 4
0002b3 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002b4 ea06                      		LDI     R16, 166
0002b5 930d                      		ST      X+, R16
0002b6 e004                      		LDI     R16, 4
0002b7 9309                      		ST      Y+, R16
                                 		; SEC 26 || 174 -> (178)
0002b8 ea0e                      		LDI     R16, 174
0002b9 930d                      		ST      X+, R16
0002ba e004                      		LDI     R16, 4
0002bb 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
0002bc ea0a                      		LDI     R16, 170
0002bd 930d                      		ST      X+, R16
0002be e004                      		LDI     R16, 4
0002bf 9309                      		ST      Y+, R16
                                 		; SEC 26 || 174 -> (178)
0002c0 ea0e                      		LDI     R16, 174
0002c1 930d                      		ST      X+, R16
0002c2 e004                      		LDI     R16, 4
0002c3 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
0002c4 ea0a                      		LDI     R16, 170
0002c5 930d                      		ST      X+, R16
0002c6 e004                      		LDI     R16, 4
0002c7 9309                      		ST      Y+, R16
                                 		; SEC 27 || 178 -> (180)
0002c8 eb02                      		LDI     R16, 178
0002c9 930d                      		ST      X+, R16
0002ca e002                      		LDI     R16, 2
0002cb 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002cc ea06                      		LDI     R16, 166
0002cd 930d                      		ST      X+, R16
0002ce e004                      		LDI     R16, 4
0002cf 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
0002d0 ea0a                      		LDI     R16, 170
0002d1 930d                      		ST      X+, R16
0002d2 e002                      		LDI     R16, 2
0002d3 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002d4 ea06                      		LDI     R16, 166
0002d5 930d                      		ST      X+, R16
0002d6 e004                      		LDI     R16, 4
0002d7 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
0002d8 ea0a                      		LDI     R16, 170
0002d9 930d                      		ST      X+, R16
0002da e002                      		LDI     R16, 2
0002db 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
0002dc eb00                      		LDI     R16, 176
0002dd 930d                      		ST      X+, R16
0002de e002                      		LDI     R16, 2
0002df 9309                      		ST      Y+, R16
                                 		; SEC 28 || 180 -> (182)
0002e0 eb04                      		LDI     R16, 180
0002e1 930d                      		ST      X+, R16
0002e2 e002                      		LDI     R16, 2
0002e3 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002e4 ea06                      		LDI     R16, 166
0002e5 930d                      		ST      X+, R16
0002e6 e004                      		LDI     R16, 4
0002e7 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
0002e8 eb00                      		LDI     R16, 176
0002e9 930d                      		ST      X+, R16
0002ea e002                      		LDI     R16, 2
0002eb 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0002ec ea06                      		LDI     R16, 166
0002ed 930d                      		ST      X+, R16
0002ee e004                      		LDI     R16, 4
0002ef 9309                      		ST      Y+, R16
                                 		; SEC 29 || 182 -> (188)
0002f0 eb06                      		LDI     R16, 182
0002f1 930d                      		ST      X+, R16
0002f2 e006                      		LDI     R16, 6
0002f3 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
0002f4 eb0c                      		LDI     R16, 188
0002f5 930d                      		ST      X+, R16
0002f6 e002                      		LDI     R16, 2
0002f7 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
0002f8 eb0e                      		LDI     R16, 190
0002f9 930d                      		ST      X+, R16
0002fa e004                      		LDI     R16, 4
0002fb 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
0002fc eb0c                      		LDI     R16, 188
0002fd 930d                      		ST      X+, R16
0002fe e002                      		LDI     R16, 2
0002ff 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
000300 eb0e                      		LDI     R16, 190
000301 930d                      		ST      X+, R16
000302 e004                      		LDI     R16, 4
000303 9309                      		ST      Y+, R16
                                 		; SEC 32 || 194 -> (196)
000304 ec02                      		LDI     R16, 194
000305 930d                      		ST      X+, R16
000306 e002                      		LDI     R16, 2
000307 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
000308 eb0c                      		LDI     R16, 188
000309 930d                      		ST      X+, R16
00030a e002                      		LDI     R16, 2
00030b 9309                      		ST      Y+, R16
                                 		; SEC 33 || 196 -> (202)
00030c ec04                      		LDI     R16, 196
00030d 930d                      		ST      X+, R16
00030e e006                      		LDI     R16, 6
00030f 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
000310 ea06                      		LDI     R16, 166
000311 930d                      		ST      X+, R16
000312 e004                      		LDI     R16, 4
000313 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
000314 ea0a                      		LDI     R16, 170
000315 930d                      		ST      X+, R16
000316 e002                      		LDI     R16, 2
000317 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
000318 eb00                      		LDI     R16, 176
000319 930d                      		ST      X+, R16
00031a e002                      		LDI     R16, 2
00031b 9309                      		ST      Y+, R16
                                 		; SEC 27 || 178 -> (180)
00031c eb02                      		LDI     R16, 178
00031d 930d                      		ST      X+, R16
00031e e002                      		LDI     R16, 2
00031f 9309                      		ST      Y+, R16
                                 		; SEC 24 [--] || 166 -> (168) [170 --]
000320 ea06                      		LDI     R16, 166
000321 930d                      		ST      X+, R16
000322 e002                      		LDI     R16, 2
000323 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
000324 eb0e                      		LDI     R16, 190
000325 930d                      		ST      X+, R16
000326 e004                      		LDI     R16, 4
000327 9309                      		ST      Y+, R16
                                 	/* PARTE 'D' ++ ++ */
                                 		; SEC 22 || 154 -> (158)
000328 e90a                      		LDI     R16, 154
000329 930d                      		ST      X+, R16
00032a e004                      		LDI     R16, 4
00032b 9309                      		ST      Y+, R16
                                 		; SEC 22 || 154 -> (158)
00032c e90a                      		LDI     R16, 154
00032d 930d                      		ST      X+, R16
00032e e004                      		LDI     R16, 4
00032f 9309                      		ST      Y+, R16
                                 		; SEC 23 || 158 -> (166)
000330 e90e                      		LDI     R16, 158
000331 930d                      		ST      X+, R16
000332 e008                      		LDI     R16, 8
000333 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
000334 ea06                      		LDI     R16, 166
000335 930d                      		ST      X+, R16
000336 e004                      		LDI     R16, 4
000337 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
000338 ea0a                      		LDI     R16, 170
000339 930d                      		ST      X+, R16
00033a e004                      		LDI     R16, 4
00033b 9309                      		ST      Y+, R16
                                 		; SEC 23 || 158 -> (166)
00033c e90e                      		LDI     R16, 158
00033d 930d                      		ST      X+, R16
00033e e008                      		LDI     R16, 8
00033f 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
000340 ea0a                      		LDI     R16, 170
000341 930d                      		ST      X+, R16
000342 e004                      		LDI     R16, 4
000343 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
000344 ea06                      		LDI     R16, 166
000345 930d                      		ST      X+, R16
000346 e004                      		LDI     R16, 4
000347 9309                      		ST      Y+, R16
                                 		; SEC 26 || 174 -> (178)
000348 ea0e                      		LDI     R16, 174
000349 930d                      		ST      X+, R16
00034a e004                      		LDI     R16, 4
00034b 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
00034c ea0a                      		LDI     R16, 170
00034d 930d                      		ST      X+, R16
00034e e004                      		LDI     R16, 4
00034f 9309                      		ST      Y+, R16
                                 		; SEC 26 || 174 -> (178)
000350 ea0e                      		LDI     R16, 174
000351 930d                      		ST      X+, R16
000352 e004                      		LDI     R16, 4
000353 9309                      		ST      Y+, R16
                                 		; SEC 25 || 170 -> (174)
000354 ea0a                      		LDI     R16, 170
000355 930d                      		ST      X+, R16
000356 e004                      		LDI     R16, 4
000357 9309                      		ST      Y+, R16
                                 		; SEC 27 || 178 -> (180)
000358 eb02                      		LDI     R16, 178
000359 930d                      		ST      X+, R16
00035a e002                      		LDI     R16, 2
00035b 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
00035c ea06                      		LDI     R16, 166
00035d 930d                      		ST      X+, R16
00035e e004                      		LDI     R16, 4
00035f 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
000360 ea0a                      		LDI     R16, 170
000361 930d                      		ST      X+, R16
000362 e002                      		LDI     R16, 2
000363 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
000364 ea06                      		LDI     R16, 166
000365 930d                      		ST      X+, R16
000366 e004                      		LDI     R16, 4
000367 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
000368 ea0a                      		LDI     R16, 170
000369 930d                      		ST      X+, R16
00036a e002                      		LDI     R16, 2
00036b 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
00036c eb00                      		LDI     R16, 176
00036d 930d                      		ST      X+, R16
00036e e002                      		LDI     R16, 2
00036f 9309                      		ST      Y+, R16
                                 		; SEC 28 || 180 -> (182)
000370 eb04                      		LDI     R16, 180
000371 930d                      		ST      X+, R16
000372 e002                      		LDI     R16, 2
000373 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
000374 ea06                      		LDI     R16, 166
000375 930d                      		ST      X+, R16
000376 e004                      		LDI     R16, 4
000377 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
000378 eb00                      		LDI     R16, 176
000379 930d                      		ST      X+, R16
00037a e002                      		LDI     R16, 2
00037b 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
00037c ea06                      		LDI     R16, 166
00037d 930d                      		ST      X+, R16
00037e e004                      		LDI     R16, 4
00037f 9309                      		ST      Y+, R16
                                 		; SEC 29 || 182 -> (188)
000380 eb06                      		LDI     R16, 182
000381 930d                      		ST      X+, R16
000382 e006                      		LDI     R16, 6
000383 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
000384 eb0c                      		LDI     R16, 188
000385 930d                      		ST      X+, R16
000386 e002                      		LDI     R16, 2
000387 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
000388 eb0e                      		LDI     R16, 190
000389 930d                      		ST      X+, R16
00038a e004                      		LDI     R16, 4
00038b 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
00038c eb0c                      		LDI     R16, 188
00038d 930d                      		ST      X+, R16
00038e e002                      		LDI     R16, 2
00038f 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
000390 eb0e                      		LDI     R16, 190
000391 930d                      		ST      X+, R16
000392 e004                      		LDI     R16, 4
000393 9309                      		ST      Y+, R16
                                 		; SEC 32 || 194 -> (196)
000394 ec02                      		LDI     R16, 194
000395 930d                      		ST      X+, R16
000396 e002                      		LDI     R16, 2
000397 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
000398 eb0c                      		LDI     R16, 188
000399 930d                      		ST      X+, R16
00039a e002                      		LDI     R16, 2
00039b 9309                      		ST      Y+, R16
                                 		; SEC 33 || 196 -> (202)
00039c ec04                      		LDI     R16, 196
00039d 930d                      		ST      X+, R16
00039e e006                      		LDI     R16, 6
00039f 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0003a0 ea06                      		LDI     R16, 166
0003a1 930d                      		ST      X+, R16
0003a2 e004                      		LDI     R16, 4
0003a3 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
0003a4 ea0a                      		LDI     R16, 170
0003a5 930d                      		ST      X+, R16
0003a6 e002                      		LDI     R16, 2
0003a7 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
0003a8 eb00                      		LDI     R16, 176
0003a9 930d                      		ST      X+, R16
0003aa e002                      		LDI     R16, 2
0003ab 9309                      		ST      Y+, R16
                                 		; SEC 27 || 178 -> (180)
0003ac eb02                      		LDI     R16, 178
0003ad 930d                      		ST      X+, R16
0003ae e002                      		LDI     R16, 2
0003af 9309                      		ST      Y+, R16
                                 		; SEC 24 [--] || 166 -> (168) [170 --]
0003b0 ea06                      		LDI     R16, 166
0003b1 930d                      		ST      X+, R16
0003b2 e002                      		LDI     R16, 2
0003b3 9309                      		ST      Y+, R16
                                 		; SEC 31 || 190 -> (194)
0003b4 eb0e                      		LDI     R16, 190
0003b5 930d                      		ST      X+, R16
0003b6 e004                      		LDI     R16, 4
0003b7 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
0003b8 eb0c                      		LDI     R16, 188
0003b9 930d                      		ST      X+, R16
0003ba e002                      		LDI     R16, 2
0003bb 9309                      		ST      Y+, R16
                                 		; SEC 33 || 196 -> (202)
0003bc ec04                      		LDI     R16, 196
0003bd 930d                      		ST      X+, R16
0003be e006                      		LDI     R16, 6
0003bf 9309                      		ST      Y+, R16
                                 	/* PARTE 'E' */
                                 		; SEC 34 || 202 -> (246)
0003c0 ec0a                      		LDI     R16, 202
0003c1 930d                      		ST      X+, R16
0003c2 e20c                      		LDI     R16, 44
0003c3 9309                      		ST      Y+, R16
                                 		; SEC 24 || 166 -> (170)
0003c4 ea06                      		LDI     R16, 166
0003c5 930d                      		ST      X+, R16
0003c6 e004                      		LDI     R16, 4
0003c7 9309                      		ST      Y+, R16
                                 		; SEC 25 [--] || 170 -> (172) [174 --]
0003c8 ea0a                      		LDI     R16, 170
0003c9 930d                      		ST      X+, R16
0003ca e002                      		LDI     R16, 2
0003cb 9309                      		ST      Y+, R16
                                 		; SEC 26 [++] || [174 ++] 176 -> (178)
0003cc eb00                      		LDI     R16, 176
0003cd 930d                      		ST      X+, R16
0003ce e002                      		LDI     R16, 2
0003cf 9309                      		ST      Y+, R16
                                 		; SEC 27 || 178 -> (180)
0003d0 eb02                      		LDI     R16, 178
0003d1 930d                      		ST      X+, R16
0003d2 e002                      		LDI     R16, 2
0003d3 9309                      		ST      Y+, R16
                                 		; SEC 33 || 196 -> (202)
0003d4 ec04                      		LDI     R16, 196
0003d5 930d                      		ST      X+, R16
0003d6 e006                      		LDI     R16, 6
0003d7 9309                      		ST      Y+, R16
                                 		; SEC 30 || 188 -> (190)
0003d8 eb0c                      		LDI     R16, 188
0003d9 930d                      		ST      X+, R16
0003da e002                      		LDI     R16, 2
0003db 9309                      		ST      Y+, R16
                                 		; SEC 33 || 196 -> (202)
0003dc ec04                      		LDI     R16, 196
0003dd 930d                      		ST      X+, R16
0003de e006                      		LDI     R16, 6
0003df 9309                      		ST      Y+, R16
                                 	/* PARTE 'F' */
                                 		; SEC 17 || 84 -> (94)
0003e0 e504                      		LDI     R16, 84
0003e1 930d                      		ST      X+, R16
0003e2 e00a                      		LDI     R16, 10
0003e3 9309                      		ST      Y+, R16
                                 		; SEC 18 || 94 -> (118)
0003e4 e50e                      		LDI     R16, 94
0003e5 930d                      		ST      X+, R16
0003e6 e108                      		LDI     R16, 24
0003e7 9309                      		ST      Y+, R16
                                 		; SEC 19 || 118 -> (124)
0003e8 e706                      		LDI     R16, 118
0003e9 930d                      		ST      X+, R16
0003ea e006                      		LDI     R16, 6
0003eb 9309                      		ST      Y+, R16
                                 		; SEC 17 || 84 -> (94)
0003ec e504                      		LDI     R16, 84
0003ed 930d                      		ST      X+, R16
0003ee e00a                      		LDI     R16, 10
0003ef 9309                      		ST      Y+, R16
                                 		; SEC 20 || 124 -> (138)
0003f0 e70c                      		LDI     R16, 124
0003f1 930d                      		ST      X+, R16
0003f2 e00e                      		LDI     R16, 14
0003f3 9309                      		ST      Y+, R16
                                 		; SEC 19 || 118 -> (124)
0003f4 e706                      		LDI     R16, 118
0003f5 930d                      		ST      X+, R16
0003f6 e006                      		LDI     R16, 6
0003f7 9309                      		ST      Y+, R16
                                 		; SEC 17 || 84 -> (94)
0003f8 e504                      		LDI     R16, 84
0003f9 930d                      		ST      X+, R16
0003fa e00a                      		LDI     R16, 10
0003fb 9309                      		ST      Y+, R16
                                 		; SEC 18 [-- -- --]|| 94 -> (112) [118 -- -- --]
0003fc e50e                      		LDI     R16, 94
0003fd 930d                      		ST      X+, R16
0003fe e102                      		LDI     R16, 18
0003ff 9309                      		ST      Y+, R16
                                 		; SEC 35 || 246 -> (270) -> (255 + 15)
000400 ef06                      		LDI     R16, 246
000401 930d                      		ST      X+, R16
000402 e108                      		LDI     R16, 24
000403 9309                      		ST      Y+, R16
                                 	; Marcador de Final
000404 e000                      	LDI     R16, 0
000405 930d                      	ST      X+, R16
000406 e000                      	LDI     R16, 0
000407 9309                      	ST      Y+, R16
000408 9508                      RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
x  : 173 y  : 173 z  :   3 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 748 r17:   5 r18:   5 r19:  15 r20:   3 
r21:   4 r22:   5 r23:   3 r24:   0 r25:   0 r26:   1 r27:   1 r28:   1 
r29:   1 r30:   6 r31:   6 
Registers used: 17 out of 35 (48.6%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   4 adiw  :   0 and   :   1 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   3 brge  :   2 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  10 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :   2 cpc   :   0 
cpi   :   7 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :   2 jmp   :   3 
ld    :   2 ldd   :   0 ldi   : 368 lds   :   0 lpm   :   3 lsl   :   3 
lsr   :   4 mov   :   2 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  25 pop   :   2 
push  :   2 rcall :   6 ret   :   5 reti  :   1 rjmp  :   6 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   1 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    : 344 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000812   1660    314   1974   16384  12.0%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
