// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "dds_pll")
  (DATE "10/22/2022 09:24:50")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.345:1.345:1.345) (1.242:1.242:1.242))
        (PORT d[1] (2.784:2.784:2.784) (2.527:2.527:2.527))
        (PORT d[2] (2.744:2.744:2.744) (2.389:2.389:2.389))
        (PORT d[3] (3.158:3.158:3.158) (2.846:2.846:2.846))
        (PORT d[4] (2.389:2.389:2.389) (2.134:2.134:2.134))
        (PORT d[5] (1.557:1.557:1.557) (1.419:1.419:1.419))
        (PORT d[6] (1.929:1.929:1.929) (1.718:1.718:1.718))
        (PORT d[7] (2.354:2.354:2.354) (2.09:2.09:2.09))
        (PORT d[8] (3.031:3.031:3.031) (2.639:2.639:2.639))
        (PORT d[9] (2.34:2.34:2.34) (2.096:2.096:2.096))
        (PORT d[10] (1.641:1.641:1.641) (1.451:1.451:1.451))
        (PORT d[11] (1.581:1.581:1.581) (1.429:1.429:1.429))
        (PORT d[12] (2.734:2.734:2.734) (2.434:2.434:2.434))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
        (PORT d[0] (1.017:1.017:1.017) (0.824:0.824:0.824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.848:0.848:0.848) (0.872:0.872:0.872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.07:2.07:2.07) (1.926:1.926:1.926))
        (PORT d[1] (2.813:2.813:2.813) (2.519:2.519:2.519))
        (PORT d[2] (2.877:2.877:2.877) (2.572:2.572:2.572))
        (PORT d[3] (2.503:2.503:2.503) (2.294:2.294:2.294))
        (PORT d[4] (2.099:2.099:2.099) (1.923:1.923:1.923))
        (PORT d[5] (2.104:2.104:2.104) (1.908:1.908:1.908))
        (PORT d[6] (2:2:2) (1.791:1.791:1.791))
        (PORT d[7] (2.162:2.162:2.162) (1.942:1.942:1.942))
        (PORT d[8] (1.965:1.965:1.965) (1.777:1.777:1.777))
        (PORT d[9] (2.466:2.466:2.466) (2.198:2.198:2.198))
        (PORT d[10] (2.018:2.018:2.018) (1.811:1.811:1.811))
        (PORT d[11] (2.337:2.337:2.337) (2.079:2.079:2.079))
        (PORT d[12] (2.448:2.448:2.448) (2.179:2.179:2.179))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
        (PORT d[0] (1.472:1.472:1.472) (1.247:1.247:1.247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.846:1.846:1.846))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.88:0.88:0.88))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.089:2.089:2.089) (1.952:1.952:1.952))
        (PORT d[1] (2.824:2.824:2.824) (2.511:2.511:2.511))
        (PORT d[2] (2.487:2.487:2.487) (2.23:2.23:2.23))
        (PORT d[3] (2.514:2.514:2.514) (2.298:2.298:2.298))
        (PORT d[4] (2.417:2.417:2.417) (2.19:2.19:2.19))
        (PORT d[5] (2.467:2.467:2.467) (2.22:2.22:2.22))
        (PORT d[6] (2.695:2.695:2.695) (2.399:2.399:2.399))
        (PORT d[7] (2.457:2.457:2.457) (2.205:2.205:2.205))
        (PORT d[8] (2.331:2.331:2.331) (2.087:2.087:2.087))
        (PORT d[9] (2.427:2.427:2.427) (2.163:2.163:2.163))
        (PORT d[10] (2.39:2.39:2.39) (2.129:2.129:2.129))
        (PORT d[11] (2.33:2.33:2.33) (2.072:2.072:2.072))
        (PORT d[12] (2.366:2.366:2.366) (2.109:2.109:2.109))
        (PORT clk (1.824:1.824:1.824) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.885:1.885:1.885))
        (PORT d[0] (1.794:1.794:1.794) (1.519:1.519:1.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.851:0.851:0.851) (0.872:0.872:0.872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.873:0.873:0.873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.006:2.006:2.006) (1.661:1.661:1.661))
        (IOPATH i o (2.803:2.803:2.803) (2.767:2.767:2.767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.868:1.868:1.868) (1.596:1.596:1.596))
        (IOPATH i o (2.8:2.8:2.8) (2.762:2.762:2.762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.396:1.396:1.396) (1.161:1.161:1.161))
        (IOPATH i o (2.79:2.79:2.79) (2.752:2.752:2.752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.088:2.088:2.088) (1.742:1.742:1.742))
        (IOPATH i o (4.043:4.043:4.043) (4.063:4.063:4.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.742:1.742:1.742) (1.465:1.465:1.465))
        (IOPATH i o (2.773:2.773:2.773) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.748:1.748:1.748) (1.472:1.472:1.472))
        (IOPATH i o (2.783:2.783:2.783) (2.747:2.747:2.747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.47:1.47:1.47) (1.272:1.272:1.272))
        (IOPATH i o (2.823:2.823:2.823) (2.787:2.787:2.787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.412:1.412:1.412) (1.204:1.204:1.204))
        (IOPATH i o (2.783:2.783:2.783) (2.747:2.747:2.747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.748:0.748:0.748) (0.773:0.773:0.773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1.18:1.18:1.18) (1.18:1.18:1.18))
        (PORT inclk[0] (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.046:2.046:2.046) (2.011:2.011:2.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.592:0.592:0.592) (0.542:0.542:0.542))
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rstn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.758:0.758:0.758) (0.783:0.783:0.783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rstn\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.194:0.194:0.194) (0.19:0.19:0.19))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.371:0.371:0.371))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.379:0.379:0.379))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[19\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[20\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[21\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[22\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[23\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[24\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[25\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[26\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[27\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[28\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[29\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[30\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT asdata (1.35:1.35:1.35) (1.278:1.278:1.278))
        (PORT clrn (1.506:1.506:1.506) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[31\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.192:1.192:1.192) (1.045:1.045:1.045))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.279:0.279:0.279) (0.343:0.343:0.343))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.431:0.431:0.431))
        (PORT datad (0.303:0.303:0.303) (0.372:0.372:0.372))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.29:0.29:0.29) (0.357:0.357:0.357))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.524:0.524:0.524) (0.491:0.491:0.491))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.29:0.29:0.29) (0.349:0.349:0.349))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.276:0.276:0.276) (0.339:0.339:0.339))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.885:0.885:0.885) (0.813:0.813:0.813))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.938:0.938:0.938) (0.852:0.852:0.852))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.9:0.9:0.9) (0.818:0.818:0.818))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.858:0.858:0.858) (0.787:0.787:0.787))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.877:0.877:0.877) (0.806:0.806:0.806))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.332:0.332:0.332))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.852:0.852:0.852) (0.799:0.799:0.799))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.281:0.281:0.281) (0.337:0.337:0.337))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.895:0.895:0.895) (0.823:0.823:0.823))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.916:0.916:0.916) (0.848:0.848:0.848))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.28:0.28:0.28) (0.335:0.335:0.335))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.876:0.876:0.876) (0.801:0.801:0.801))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.277:0.277:0.277) (0.34:0.34:0.34))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.908:0.908:0.908) (0.841:0.841:0.841))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.28:0.28:0.28) (0.335:0.335:0.335))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.899:0.899:0.899) (0.828:0.828:0.828))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.088:2.088:2.088) (1.952:1.952:1.952))
        (PORT d[1] (2.793:2.793:2.793) (2.496:2.496:2.496))
        (PORT d[2] (2.486:2.486:2.486) (2.236:2.236:2.236))
        (PORT d[3] (2.143:2.143:2.143) (1.976:1.976:1.976))
        (PORT d[4] (2.501:2.501:2.501) (2.266:2.266:2.266))
        (PORT d[5] (2.436:2.436:2.436) (2.2:2.2:2.2))
        (PORT d[6] (2.318:2.318:2.318) (2.077:2.077:2.077))
        (PORT d[7] (2.495:2.495:2.495) (2.239:2.239:2.239))
        (PORT d[8] (2.345:2.345:2.345) (2.107:2.107:2.107))
        (PORT d[9] (2.401:2.401:2.401) (2.138:2.138:2.138))
        (PORT d[10] (2.378:2.378:2.378) (2.125:2.125:2.125))
        (PORT d[11] (2.347:2.347:2.347) (2.083:2.083:2.083))
        (PORT d[12] (2.383:2.383:2.383) (2.121:2.121:2.121))
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
        (PORT d[0] (1.851:1.851:1.851) (1.576:1.576:1.576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.854:1.854:1.854))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.865:0.865:0.865) (0.888:0.888:0.888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.866:0.866:0.866) (0.889:0.889:0.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.866:0.866:0.866) (0.889:0.889:0.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.866:0.866:0.866) (0.889:0.889:0.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode142w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.426:0.426:0.426))
        (PORT datad (0.308:0.308:0.308) (0.376:0.376:0.376))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.08:2.08:2.08) (1.915:1.915:1.915))
        (PORT d[1] (2.033:2.033:2.033) (1.846:1.846:1.846))
        (PORT d[2] (1.782:1.782:1.782) (1.624:1.624:1.624))
        (PORT d[3] (1.768:1.768:1.768) (1.606:1.606:1.606))
        (PORT d[4] (2.038:2.038:2.038) (1.856:1.856:1.856))
        (PORT d[5] (2.376:2.376:2.376) (2.118:2.118:2.118))
        (PORT d[6] (1.561:1.561:1.561) (1.405:1.405:1.405))
        (PORT d[7] (1.65:1.65:1.65) (1.474:1.474:1.474))
        (PORT d[8] (1.636:1.636:1.636) (1.493:1.493:1.493))
        (PORT d[9] (2.109:2.109:2.109) (1.906:1.906:1.906))
        (PORT d[10] (1.978:1.978:1.978) (1.769:1.769:1.769))
        (PORT d[11] (2.036:2.036:2.036) (1.822:1.822:1.822))
        (PORT d[12] (2.042:2.042:2.042) (1.841:1.841:1.841))
        (PORT clk (1.827:1.827:1.827) (1.892:1.892:1.892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.892:1.892:1.892))
        (PORT d[0] (1.895:1.895:1.895) (1.624:1.624:1.624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.845:1.845:1.845))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.854:0.854:0.854) (0.879:0.879:0.879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.88:0.88:0.88))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.88:0.88:0.88))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.88:0.88:0.88))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.374:0.374:0.374))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT asdata (1.6:1.6:1.6) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT asdata (0.942:0.942:0.942) (0.925:0.925:0.925))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT asdata (0.701:0.701:0.701) (0.762:0.762:0.762))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.444:1.444:1.444) (1.194:1.194:1.194))
        (PORT datab (1.522:1.522:1.522) (1.305:1.305:1.305))
        (PORT datad (1.274:1.274:1.274) (1.158:1.158:1.158))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.364:0.364:0.364) (0.427:0.427:0.427))
        (PORT datad (0.307:0.307:0.307) (0.376:0.376:0.376))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.069:2.069:2.069) (1.911:1.911:1.911))
        (PORT d[1] (1.991:1.991:1.991) (1.807:1.807:1.807))
        (PORT d[2] (1.79:1.79:1.79) (1.633:1.633:1.633))
        (PORT d[3] (2.098:2.098:2.098) (1.877:1.877:1.877))
        (PORT d[4] (2.337:2.337:2.337) (2.095:2.095:2.095))
        (PORT d[5] (2.316:2.316:2.316) (2.064:2.064:2.064))
        (PORT d[6] (1.937:1.937:1.937) (1.738:1.738:1.738))
        (PORT d[7] (1.641:1.641:1.641) (1.471:1.471:1.471))
        (PORT d[8] (1.946:1.946:1.946) (1.752:1.752:1.752))
        (PORT d[9] (2.086:2.086:2.086) (1.895:1.895:1.895))
        (PORT d[10] (1.651:1.651:1.651) (1.474:1.474:1.474))
        (PORT d[11] (2.041:2.041:2.041) (1.826:1.826:1.826))
        (PORT d[12] (2.063:2.063:2.063) (1.864:1.864:1.864))
        (PORT clk (1.827:1.827:1.827) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.893:1.893:1.893))
        (PORT d[0] (1.823:1.823:1.823) (1.549:1.549:1.549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.894:1.894:1.894))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.846:1.846:1.846))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.854:0.854:0.854) (0.88:0.88:0.88))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.855:0.855:0.855) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.887:1.887:1.887) (1.637:1.637:1.637))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (1.887:1.887:1.887) (1.603:1.603:1.603))
        (PORT datad (1.27:1.27:1.27) (1.153:1.153:1.153))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.092:2.092:2.092) (1.941:1.941:1.941))
        (PORT d[1] (2.847:2.847:2.847) (2.546:2.546:2.546))
        (PORT d[2] (2.77:2.77:2.77) (2.466:2.466:2.466))
        (PORT d[3] (2.562:2.562:2.562) (2.342:2.342:2.342))
        (PORT d[4] (2.417:2.417:2.417) (2.193:2.193:2.193))
        (PORT d[5] (2.063:2.063:2.063) (1.874:1.874:1.874))
        (PORT d[6] (2.706:2.706:2.706) (2.411:2.411:2.411))
        (PORT d[7] (2.519:2.519:2.519) (2.25:2.25:2.25))
        (PORT d[8] (2.392:2.392:2.392) (2.148:2.148:2.148))
        (PORT d[9] (2.392:2.392:2.392) (2.136:2.136:2.136))
        (PORT d[10] (2.057:2.057:2.057) (1.846:1.846:1.846))
        (PORT d[11] (2.336:2.336:2.336) (2.078:2.078:2.078))
        (PORT d[12] (2.405:2.405:2.405) (2.144:2.144:2.144))
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
        (PORT d[0] (1.819:1.819:1.819) (1.529:1.529:1.529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.788:1.788:1.788) (1.85:1.85:1.85))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.86:0.86:0.86) (0.884:0.884:0.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.861:0.861:0.861) (0.885:0.885:0.885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.861:0.861:0.861) (0.885:0.885:0.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.861:0.861:0.861) (0.885:0.885:0.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.429:0.429:0.429))
        (PORT datad (0.306:0.306:0.306) (0.375:0.375:0.375))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.742:1.742:1.742) (1.617:1.617:1.617))
        (PORT d[1] (2.086:2.086:2.086) (1.89:1.89:1.89))
        (PORT d[2] (1.372:1.372:1.372) (1.258:1.258:1.258))
        (PORT d[3] (1.361:1.361:1.361) (1.254:1.254:1.254))
        (PORT d[4] (1.28:1.28:1.28) (1.177:1.177:1.177))
        (PORT d[5] (1.586:1.586:1.586) (1.428:1.428:1.428))
        (PORT d[6] (1.258:1.258:1.258) (1.13:1.13:1.13))
        (PORT d[7] (1.7:1.7:1.7) (1.516:1.516:1.516))
        (PORT d[8] (1.263:1.263:1.263) (1.144:1.144:1.144))
        (PORT d[9] (1.697:1.697:1.697) (1.551:1.551:1.551))
        (PORT d[10] (2.03:2.03:2.03) (1.819:1.819:1.819))
        (PORT d[11] (1.635:1.635:1.635) (1.471:1.471:1.471))
        (PORT d[12] (1.682:1.682:1.682) (1.524:1.524:1.524))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
        (PORT d[0] (1.425:1.425:1.425) (1.209:1.209:1.209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.846:1.846:1.846))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.88:0.88:0.88))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.881:0.881:0.881))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.694:1.694:1.694) (1.574:1.574:1.574))
        (PORT d[1] (2.17:2.17:2.17) (1.993:1.993:1.993))
        (PORT d[2] (2.082:2.082:2.082) (1.869:1.869:1.869))
        (PORT d[3] (1.729:1.729:1.729) (1.576:1.576:1.576))
        (PORT d[4] (2.468:2.468:2.468) (2.248:2.248:2.248))
        (PORT d[5] (1.677:1.677:1.677) (1.518:1.518:1.518))
        (PORT d[6] (1.953:1.953:1.953) (1.739:1.739:1.739))
        (PORT d[7] (1.676:1.676:1.676) (1.501:1.501:1.501))
        (PORT d[8] (1.658:1.658:1.658) (1.485:1.485:1.485))
        (PORT d[9] (1.672:1.672:1.672) (1.498:1.498:1.498))
        (PORT d[10] (2.042:2.042:2.042) (1.827:1.827:1.827))
        (PORT d[11] (2.41:2.41:2.41) (2.162:2.162:2.162))
        (PORT d[12] (1.643:1.643:1.643) (1.489:1.489:1.489))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
        (PORT d[0] (1.413:1.413:1.413) (1.19:1.19:1.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.847:1.847:1.847))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.35:1.35:1.35) (1.245:1.245:1.245))
        (PORT d[1] (2.792:2.792:2.792) (2.53:2.53:2.53))
        (PORT d[2] (2.358:2.358:2.358) (2.074:2.074:2.074))
        (PORT d[3] (3.15:3.15:3.15) (2.838:2.838:2.838))
        (PORT d[4] (2.371:2.371:2.371) (2.114:2.114:2.114))
        (PORT d[5] (1.933:1.933:1.933) (1.733:1.733:1.733))
        (PORT d[6] (1.942:1.942:1.942) (1.733:1.733:1.733))
        (PORT d[7] (1.972:1.972:1.972) (1.77:1.77:1.77))
        (PORT d[8] (2.981:2.981:2.981) (2.598:2.598:2.598))
        (PORT d[9] (2.396:2.396:2.396) (2.14:2.14:2.14))
        (PORT d[10] (2.998:2.998:2.998) (2.615:2.615:2.615))
        (PORT d[11] (1.595:1.595:1.595) (1.444:1.444:1.444))
        (PORT d[12] (2.728:2.728:2.728) (2.427:2.427:2.427))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
        (PORT d[0] (1.04:1.04:1.04) (0.865:0.865:0.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.847:0.847:0.847) (0.872:0.872:0.872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.848:0.848:0.848) (0.873:0.873:0.873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.848:0.848:0.848) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.848:0.848:0.848) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.639:0.639:0.639))
        (PORT datab (1.334:1.334:1.334) (1.194:1.194:1.194))
        (PORT datac (1.555:1.555:1.555) (1.353:1.353:1.353))
        (PORT datad (1.403:1.403:1.403) (1.152:1.152:1.152))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.623:0.623:0.623) (0.638:0.638:0.638))
        (PORT datab (1.693:1.693:1.693) (1.515:1.515:1.515))
        (PORT datac (1.556:1.556:1.556) (1.312:1.312:1.312))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.069:2.069:2.069) (1.911:1.911:1.911))
        (PORT d[1] (2.667:2.667:2.667) (2.382:2.382:2.382))
        (PORT d[2] (2.144:2.144:2.144) (1.939:1.939:1.939))
        (PORT d[3] (2.152:2.152:2.152) (1.919:1.919:1.919))
        (PORT d[4] (1.991:1.991:1.991) (1.803:1.803:1.803))
        (PORT d[5] (1.955:1.955:1.955) (1.75:1.75:1.75))
        (PORT d[6] (1.975:1.975:1.975) (1.772:1.772:1.772))
        (PORT d[7] (1.683:1.683:1.683) (1.506:1.506:1.506))
        (PORT d[8] (2.002:2.002:2.002) (1.799:1.799:1.799))
        (PORT d[9] (2.087:2.087:2.087) (1.895:1.895:1.895))
        (PORT d[10] (1.987:1.987:1.987) (1.754:1.754:1.754))
        (PORT d[11] (2.375:2.375:2.375) (2.122:2.122:2.122))
        (PORT d[12] (2.063:2.063:2.063) (1.865:1.865:1.865))
        (PORT clk (1.817:1.817:1.817) (1.88:1.88:1.88))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.88:1.88:1.88))
        (PORT d[0] (1.84:1.84:1.84) (1.569:1.569:1.569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.881:1.881:1.881))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.844:0.844:0.844) (0.867:0.867:0.867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.845:0.845:0.845) (0.868:0.868:0.868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.845:0.845:0.845) (0.868:0.868:0.868))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.845:0.845:0.845) (0.868:0.868:0.868))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.446:2.446:2.446) (2.263:2.263:2.263))
        (PORT d[1] (1.732:1.732:1.732) (1.6:1.6:1.6))
        (PORT d[2] (2.883:2.883:2.883) (2.578:2.578:2.578))
        (PORT d[3] (2.065:2.065:2.065) (1.87:1.87:1.87))
        (PORT d[4] (2.051:2.051:2.051) (1.879:1.879:1.879))
        (PORT d[5] (2.083:2.083:2.083) (1.882:1.882:1.882))
        (PORT d[6] (2.349:2.349:2.349) (2.099:2.099:2.099))
        (PORT d[7] (2.08:2.08:2.08) (1.87:1.87:1.87))
        (PORT d[8] (2.33:2.33:2.33) (2.1:2.1:2.1))
        (PORT d[9] (1.722:1.722:1.722) (1.559:1.559:1.559))
        (PORT d[10] (2.001:2.001:2.001) (1.793:1.793:1.793))
        (PORT d[11] (1.648:1.648:1.648) (1.503:1.503:1.503))
        (PORT d[12] (1.724:1.724:1.724) (1.569:1.569:1.569))
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
        (PORT d[0] (1.815:1.815:1.815) (1.551:1.551:1.551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.847:1.847:1.847))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.156:2.156:2.156) (2.004:2.004:2.004))
        (PORT d[1] (2.177:2.177:2.177) (1.99:1.99:1.99))
        (PORT d[2] (2.119:2.119:2.119) (1.911:1.911:1.911))
        (PORT d[3] (1.767:1.767:1.767) (1.616:1.616:1.616))
        (PORT d[4] (2.432:2.432:2.432) (2.197:2.197:2.197))
        (PORT d[5] (2.036:2.036:2.036) (1.836:1.836:1.836))
        (PORT d[6] (2.364:2.364:2.364) (2.117:2.117:2.117))
        (PORT d[7] (2.107:2.107:2.107) (1.887:1.887:1.887))
        (PORT d[8] (2.368:2.368:2.368) (2.135:2.135:2.135))
        (PORT d[9] (1.667:1.667:1.667) (1.512:1.512:1.512))
        (PORT d[10] (1.669:1.669:1.669) (1.498:1.498:1.498))
        (PORT d[11] (1.989:1.989:1.989) (1.797:1.797:1.797))
        (PORT d[12] (2.026:2.026:2.026) (1.825:1.825:1.825))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
        (PORT d[0] (1.444:1.444:1.444) (1.229:1.229:1.229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.848:1.848:1.848))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.781:1.781:1.781) (1.59:1.59:1.59))
        (PORT datab (1.337:1.337:1.337) (1.197:1.197:1.197))
        (PORT datac (1.524:1.524:1.524) (1.294:1.294:1.294))
        (PORT datad (0.578:0.578:0.578) (0.588:0.588:0.588))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.986:1.986:1.986) (1.723:1.723:1.723))
        (PORT datab (1.547:1.547:1.547) (1.333:1.333:1.333))
        (PORT datac (0.226:0.226:0.226) (0.242:0.242:0.242))
        (PORT datad (1.272:1.272:1.272) (1.155:1.155:1.155))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.085:2.085:2.085) (1.945:1.945:1.945))
        (PORT d[1] (2.464:2.464:2.464) (2.2:2.2:2.2))
        (PORT d[2] (2.814:2.814:2.814) (2.519:2.519:2.519))
        (PORT d[3] (2.396:2.396:2.396) (2.187:2.187:2.187))
        (PORT d[4] (2.477:2.477:2.477) (2.247:2.247:2.247))
        (PORT d[5] (2.484:2.484:2.484) (2.24:2.24:2.24))
        (PORT d[6] (2.366:2.366:2.366) (2.111:2.111:2.111))
        (PORT d[7] (2.539:2.539:2.539) (2.273:2.273:2.273))
        (PORT d[8] (2.732:2.732:2.732) (2.438:2.438:2.438))
        (PORT d[9] (2.042:2.042:2.042) (1.814:1.814:1.814))
        (PORT d[10] (2.378:2.378:2.378) (2.124:2.124:2.124))
        (PORT d[11] (1.992:1.992:1.992) (1.767:1.767:1.767))
        (PORT d[12] (2.038:2.038:2.038) (1.81:1.81:1.81))
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
        (PORT d[0] (1.805:1.805:1.805) (1.514:1.514:1.514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.858:1.858:1.858))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.867:0.867:0.867) (0.892:0.892:0.892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.868:0.868:0.868) (0.893:0.893:0.893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.868:0.868:0.868) (0.893:0.893:0.893))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.868:0.868:0.868) (0.893:0.893:0.893))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.041:2.041:2.041) (1.855:1.855:1.855))
        (PORT d[1] (2.288:2.288:2.288) (1.997:1.997:1.997))
        (PORT d[2] (2.307:2.307:2.307) (2.059:2.059:2.059))
        (PORT d[3] (2.585:2.585:2.585) (2.271:2.271:2.271))
        (PORT d[4] (2.079:2.079:2.079) (1.878:1.878:1.878))
        (PORT d[5] (2.608:2.608:2.608) (2.326:2.326:2.326))
        (PORT d[6] (3.236:3.236:3.236) (2.814:2.814:2.814))
        (PORT d[7] (2.761:2.761:2.761) (2.434:2.434:2.434))
        (PORT d[8] (2.96:2.96:2.96) (2.58:2.58:2.58))
        (PORT d[9] (2.303:2.303:2.303) (2.034:2.034:2.034))
        (PORT d[10] (3.335:3.335:3.335) (2.919:2.919:2.919))
        (PORT d[11] (1.941:1.941:1.941) (1.731:1.731:1.731))
        (PORT d[12] (2.286:2.286:2.286) (2.026:2.026:2.026))
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (PORT d[0] (1.337:1.337:1.337) (1.116:1.116:1.116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.843:1.843:1.843))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.851:0.851:0.851) (0.877:0.877:0.877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.878:0.878:0.878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.878:0.878:0.878))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.878:0.878:0.878))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.622:0.622:0.622) (0.637:0.637:0.637))
        (PORT datab (1.335:1.335:1.335) (1.195:1.195:1.195))
        (PORT datac (2.296:2.296:2.296) (1.971:1.971:1.971))
        (PORT datad (2.054:2.054:2.054) (1.725:1.725:1.725))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.357:1.357:1.357) (1.246:1.246:1.246))
        (PORT d[1] (2.007:2.007:2.007) (1.774:1.774:1.774))
        (PORT d[2] (2.327:2.327:2.327) (2.043:2.043:2.043))
        (PORT d[3] (3.639:3.639:3.639) (3.269:3.269:3.269))
        (PORT d[4] (1.601:1.601:1.601) (1.41:1.41:1.41))
        (PORT d[5] (2.056:2.056:2.056) (1.853:1.853:1.853))
        (PORT d[6] (1.638:1.638:1.638) (1.455:1.455:1.455))
        (PORT d[7] (2.373:2.373:2.373) (2.13:2.13:2.13))
        (PORT d[8] (1.852:1.852:1.852) (1.644:1.644:1.644))
        (PORT d[9] (2.022:2.022:2.022) (1.816:1.816:1.816))
        (PORT d[10] (1.53:1.53:1.53) (1.378:1.378:1.378))
        (PORT d[11] (1.683:1.683:1.683) (1.528:1.528:1.528))
        (PORT d[12] (2.309:2.309:2.309) (2.067:2.067:2.067))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
        (PORT d[0] (1.141:1.141:1.141) (0.952:0.952:0.952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.88:1.88:1.88))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.832:1.832:1.832))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.84:0.84:0.84) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.462:2.462:2.462) (2.274:2.274:2.274))
        (PORT d[1] (2.19:2.19:2.19) (2.007:2.007:2.007))
        (PORT d[2] (2.109:2.109:2.109) (1.899:1.899:1.899))
        (PORT d[3] (1.701:1.701:1.701) (1.56:1.56:1.56))
        (PORT d[4] (2.459:2.459:2.459) (2.238:2.238:2.238))
        (PORT d[5] (1.707:1.707:1.707) (1.552:1.552:1.552))
        (PORT d[6] (2.37:2.37:2.37) (2.123:2.123:2.123))
        (PORT d[7] (1.76:1.76:1.76) (1.576:1.576:1.576))
        (PORT d[8] (2.412:2.412:2.412) (2.169:2.169:2.169))
        (PORT d[9] (1.255:1.255:1.255) (1.131:1.131:1.131))
        (PORT d[10] (1.631:1.631:1.631) (1.463:1.463:1.463))
        (PORT d[11] (2.046:2.046:2.046) (1.847:1.847:1.847))
        (PORT d[12] (1.255:1.255:1.255) (1.135:1.135:1.135))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
        (PORT d[0] (1.092:1.092:1.092) (0.909:0.909:0.909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.848:1.848:1.848))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.858:0.858:0.858) (0.883:0.883:0.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (1.42:1.42:1.42) (1.168:1.168:1.168))
        (PORT datac (1.303:1.303:1.303) (1.131:1.131:1.131))
        (PORT datad (0.578:0.578:0.578) (0.589:0.589:0.589))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.075:2.075:2.075) (1.868:1.868:1.868))
        (PORT d[1] (2.368:2.368:2.368) (2.149:2.149:2.149))
        (PORT d[2] (2.708:2.708:2.708) (2.394:2.394:2.394))
        (PORT d[3] (2.422:2.422:2.422) (2.187:2.187:2.187))
        (PORT d[4] (2.418:2.418:2.418) (2.154:2.154:2.154))
        (PORT d[5] (2.256:2.256:2.256) (2.02:2.02:2.02))
        (PORT d[6] (2.597:2.597:2.597) (2.3:2.3:2.3))
        (PORT d[7] (2.397:2.397:2.397) (2.121:2.121:2.121))
        (PORT d[8] (2.96:2.96:2.96) (2.579:2.579:2.579))
        (PORT d[9] (2.034:2.034:2.034) (1.801:1.801:1.801))
        (PORT d[10] (2.713:2.713:2.713) (2.378:2.378:2.378))
        (PORT d[11] (1.996:1.996:1.996) (1.787:1.787:1.787))
        (PORT d[12] (2.327:2.327:2.327) (2.068:2.068:2.068))
        (PORT clk (1.822:1.822:1.822) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.887:1.887:1.887))
        (PORT d[0] (1.37:1.37:1.37) (1.139:1.139:1.139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.84:1.84:1.84))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.874:0.874:0.874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.85:0.85:0.85) (0.875:0.875:0.875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.85:0.85:0.85) (0.875:0.875:0.875))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.85:0.85:0.85) (0.875:0.875:0.875))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.715:1.715:1.715) (1.566:1.566:1.566))
        (PORT d[1] (1.889:1.889:1.889) (1.693:1.693:1.693))
        (PORT d[2] (1.534:1.534:1.534) (1.382:1.382:1.382))
        (PORT d[3] (1.79:1.79:1.79) (1.563:1.563:1.563))
        (PORT d[4] (1.582:1.582:1.582) (1.423:1.423:1.423))
        (PORT d[5] (1.518:1.518:1.518) (1.367:1.367:1.367))
        (PORT d[6] (1.643:1.643:1.643) (1.487:1.487:1.487))
        (PORT d[7] (1.631:1.631:1.631) (1.461:1.461:1.461))
        (PORT d[8] (1.883:1.883:1.883) (1.666:1.666:1.666))
        (PORT d[9] (1.907:1.907:1.907) (1.703:1.703:1.703))
        (PORT d[10] (1.587:1.587:1.587) (1.428:1.428:1.428))
        (PORT d[11] (2.381:2.381:2.381) (2.088:2.088:2.088))
        (PORT d[12] (2.018:2.018:2.018) (1.789:1.789:1.789))
        (PORT clk (1.811:1.811:1.811) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.811:1.811:1.811) (1.878:1.878:1.878))
        (PORT d[0] (1.4:1.4:1.4) (1.187:1.187:1.187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.838:0.838:0.838) (0.865:0.865:0.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.839:0.839:0.839) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.839:0.839:0.839) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.839:0.839:0.839) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.678:1.678:1.678) (1.538:1.538:1.538))
        (PORT d[1] (2.393:2.393:2.393) (2.178:2.178:2.178))
        (PORT d[2] (2.747:2.747:2.747) (2.418:2.418:2.418))
        (PORT d[3] (2.795:2.795:2.795) (2.519:2.519:2.519))
        (PORT d[4] (1.684:1.684:1.684) (1.528:1.528:1.528))
        (PORT d[5] (1.963:1.963:1.963) (1.766:1.766:1.766))
        (PORT d[6] (1.939:1.939:1.939) (1.73:1.73:1.73))
        (PORT d[7] (2.009:2.009:2.009) (1.787:1.787:1.787))
        (PORT d[8] (2.59:2.59:2.59) (2.249:2.249:2.249))
        (PORT d[9] (2.408:2.408:2.408) (2.128:2.128:2.128))
        (PORT d[10] (2.338:2.338:2.338) (2.061:2.061:2.061))
        (PORT d[11] (1.645:1.645:1.645) (1.486:1.486:1.486))
        (PORT d[12] (2.348:2.348:2.348) (2.093:2.093:2.093))
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
        (PORT d[0] (1.047:1.047:1.047) (0.873:0.873:0.873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.845:0.845:0.845) (0.87:0.87:0.87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.846:0.846:0.846) (0.871:0.871:0.871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.846:0.846:0.846) (0.871:0.871:0.871))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.846:0.846:0.846) (0.871:0.871:0.871))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.965:0.965:0.965) (0.908:0.908:0.908))
        (PORT d[1] (2.062:2.062:2.062) (1.807:1.807:1.807))
        (PORT d[2] (2.415:2.415:2.415) (2.129:2.129:2.129))
        (PORT d[3] (3.133:3.133:3.133) (2.829:2.829:2.829))
        (PORT d[4] (2.4:2.4:2.4) (2.146:2.146:2.146))
        (PORT d[5] (2.047:2.047:2.047) (1.843:1.843:1.843))
        (PORT d[6] (1.659:1.659:1.659) (1.48:1.48:1.48))
        (PORT d[7] (2.414:2.414:2.414) (2.164:2.164:2.164))
        (PORT d[8] (1.895:1.895:1.895) (1.684:1.684:1.684))
        (PORT d[9] (1.998:1.998:1.998) (1.798:1.798:1.798))
        (PORT d[10] (1.545:1.545:1.545) (1.394:1.394:1.394))
        (PORT d[11] (1.659:1.659:1.659) (1.503:1.503:1.503))
        (PORT d[12] (2.267:2.267:2.267) (2.034:2.034:2.034))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
        (PORT d[0] (1.093:1.093:1.093) (0.909:0.909:0.909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.88:1.88:1.88))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.832:1.832:1.832))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.84:0.84:0.84) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.643:0.643:0.643))
        (PORT datab (1.332:1.332:1.332) (1.192:1.192:1.192))
        (PORT datac (1.858:1.858:1.858) (1.524:1.524:1.524))
        (PORT datad (1.029:1.029:1.029) (0.821:0.821:0.821))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.748:1.748:1.748) (1.47:1.47:1.47))
        (PORT datab (1.333:1.333:1.333) (1.192:1.192:1.192))
        (PORT datac (1.777:1.777:1.777) (1.461:1.461:1.461))
        (PORT datad (0.225:0.225:0.225) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.41:1.41:1.41) (1.299:1.299:1.299))
        (PORT d[1] (2.259:2.259:2.259) (2.007:2.007:2.007))
        (PORT d[2] (1.923:1.923:1.923) (1.692:1.692:1.692))
        (PORT d[3] (3.553:3.553:3.553) (3.203:3.203:3.203))
        (PORT d[4] (1.608:1.608:1.608) (1.443:1.443:1.443))
        (PORT d[5] (2.458:2.458:2.458) (2.21:2.21:2.21))
        (PORT d[6] (1.636:1.636:1.636) (1.479:1.479:1.479))
        (PORT d[7] (1.613:1.613:1.613) (1.445:1.445:1.445))
        (PORT d[8] (1.877:1.877:1.877) (1.655:1.655:1.655))
        (PORT d[9] (2.272:2.272:2.272) (2.021:2.021:2.021))
        (PORT d[10] (1.611:1.611:1.611) (1.447:1.447:1.447))
        (PORT d[11] (2.303:2.303:2.303) (2.033:2.033:2.033))
        (PORT d[12] (1.88:1.88:1.88) (1.693:1.693:1.693))
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
        (PORT d[0] (1.332:1.332:1.332) (1.109:1.109:1.109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.811:1.811:1.811) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.765:1.765:1.765) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.837:0.837:0.837) (0.865:0.865:0.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.838:0.838:0.838) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.838:0.838:0.838) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.838:0.838:0.838) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.387:1.387:1.387) (1.278:1.278:1.278))
        (PORT d[1] (2.763:2.763:2.763) (2.504:2.504:2.504))
        (PORT d[2] (2.044:2.044:2.044) (1.804:1.804:1.804))
        (PORT d[3] (2.763:2.763:2.763) (2.491:2.491:2.491))
        (PORT d[4] (2.002:2.002:2.002) (1.784:1.784:1.784))
        (PORT d[5] (2.271:2.271:2.271) (2.026:2.026:2.026))
        (PORT d[6] (2.011:2.011:2.011) (1.778:1.778:1.778))
        (PORT d[7] (2.327:2.327:2.327) (2.078:2.078:2.078))
        (PORT d[8] (2.968:2.968:2.968) (2.583:2.583:2.583))
        (PORT d[9] (2.366:2.366:2.366) (2.095:2.095:2.095))
        (PORT d[10] (3.349:3.349:3.349) (2.936:2.936:2.936))
        (PORT d[11] (1.602:1.602:1.602) (1.451:1.451:1.451))
        (PORT d[12] (2.715:2.715:2.715) (2.412:2.412:2.412))
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
        (PORT d[0] (1.245:1.245:1.245) (1.005:1.005:1.005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.837:1.837:1.837))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.846:0.846:0.846) (0.871:0.871:0.871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.847:0.847:0.847) (0.872:0.872:0.872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.847:0.847:0.847) (0.872:0.872:0.872))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.847:0.847:0.847) (0.872:0.872:0.872))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.087:2.087:2.087) (1.891:1.891:1.891))
        (PORT d[1] (2.271:2.271:2.271) (2.03:2.03:2.03))
        (PORT d[2] (2.732:2.732:2.732) (2.393:2.393:2.393))
        (PORT d[3] (2.69:2.69:2.69) (2.414:2.414:2.414))
        (PORT d[4] (2.74:2.74:2.74) (2.432:2.432:2.432))
        (PORT d[5] (2.625:2.625:2.625) (2.345:2.345:2.345))
        (PORT d[6] (3.297:3.297:3.297) (2.864:2.864:2.864))
        (PORT d[7] (2.736:2.736:2.736) (2.421:2.421:2.421))
        (PORT d[8] (3.296:3.296:3.296) (2.863:2.863:2.863))
        (PORT d[9] (2.279:2.279:2.279) (2.017:2.017:2.017))
        (PORT d[10] (3.353:3.353:3.353) (2.937:2.937:2.937))
        (PORT d[11] (1.984:1.984:1.984) (1.783:1.783:1.783))
        (PORT d[12] (2.261:2.261:2.261) (2.004:2.004:2.004))
        (PORT clk (1.814:1.814:1.814) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.878:1.878:1.878))
        (PORT d[0] (1.775:1.775:1.775) (1.493:1.493:1.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.831:1.831:1.831))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.841:0.841:0.841) (0.865:0.865:0.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.842:0.842:0.842) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.842:0.842:0.842) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.842:0.842:0.842) (0.866:0.866:0.866))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.128:2.128:2.128) (1.959:1.959:1.959))
        (PORT d[1] (1.683:1.683:1.683) (1.546:1.546:1.546))
        (PORT d[2] (2.173:2.173:2.173) (1.97:1.97:1.97))
        (PORT d[3] (1.676:1.676:1.676) (1.531:1.531:1.531))
        (PORT d[4] (2.4:2.4:2.4) (2.16:2.16:2.16))
        (PORT d[5] (2.328:2.328:2.328) (2.079:2.079:2.079))
        (PORT d[6] (1.967:1.967:1.967) (1.757:1.757:1.757))
        (PORT d[7] (1.676:1.676:1.676) (1.497:1.497:1.497))
        (PORT d[8] (1.589:1.589:1.589) (1.439:1.439:1.439))
        (PORT d[9] (2.08:2.08:2.08) (1.888:1.888:1.888))
        (PORT d[10] (1.659:1.659:1.659) (1.481:1.481:1.481))
        (PORT d[11] (2.09:2.09:2.09) (1.872:1.872:1.872))
        (PORT d[12] (2.024:2.024:2.024) (1.83:1.83:1.83))
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
        (PORT d[0] (1.946:1.946:1.946) (1.663:1.663:1.663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.852:0.852:0.852) (0.878:0.878:0.878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.853:0.853:0.853) (0.879:0.879:0.879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.853:0.853:0.853) (0.879:0.879:0.879))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.853:0.853:0.853) (0.879:0.879:0.879))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.634:0.634:0.634))
        (PORT datab (1.338:1.338:1.338) (1.198:1.198:1.198))
        (PORT datac (1.771:1.771:1.771) (1.484:1.484:1.484))
        (PORT datad (1.667:1.667:1.667) (1.455:1.455:1.455))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.625:0.625:0.625) (0.64:0.64:0.64))
        (PORT datab (1.443:1.443:1.443) (1.186:1.186:1.186))
        (PORT datac (1.411:1.411:1.411) (1.156:1.156:1.156))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.115:2.115:2.115) (1.968:1.968:1.968))
        (PORT d[1] (2.05:2.05:2.05) (1.864:1.864:1.864))
        (PORT d[2] (2.11:2.11:2.11) (1.896:1.896:1.896))
        (PORT d[3] (2.504:2.504:2.504) (2.295:2.295:2.295))
        (PORT d[4] (2.113:2.113:2.113) (1.921:1.921:1.921))
        (PORT d[5] (2.055:2.055:2.055) (1.865:1.865:1.865))
        (PORT d[6] (1.951:1.951:1.951) (1.755:1.755:1.755))
        (PORT d[7] (2.12:2.12:2.12) (1.906:1.906:1.906))
        (PORT d[8] (1.994:1.994:1.994) (1.805:1.805:1.805))
        (PORT d[9] (1.728:1.728:1.728) (1.566:1.566:1.566))
        (PORT d[10] (2.015:2.015:2.015) (1.808:1.808:1.808))
        (PORT d[11] (1.681:1.681:1.681) (1.525:1.525:1.525))
        (PORT d[12] (1.701:1.701:1.701) (1.539:1.539:1.539))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
        (PORT d[0] (1.416:1.416:1.416) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.847:1.847:1.847))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.345:1.345:1.345) (1.243:1.243:1.243))
        (PORT d[1] (1.648:1.648:1.648) (1.461:1.461:1.461))
        (PORT d[2] (1.915:1.915:1.915) (1.706:1.706:1.706))
        (PORT d[3] (3.521:3.521:3.521) (3.176:3.176:3.176))
        (PORT d[4] (1.56:1.56:1.56) (1.399:1.399:1.399))
        (PORT d[5] (2.451:2.451:2.451) (2.189:2.189:2.189))
        (PORT d[6] (1.58:1.58:1.58) (1.43:1.43:1.43))
        (PORT d[7] (1.641:1.641:1.641) (1.463:1.463:1.463))
        (PORT d[8] (1.861:1.861:1.861) (1.638:1.638:1.638))
        (PORT d[9] (1.527:1.527:1.527) (1.381:1.381:1.381))
        (PORT d[10] (1.567:1.567:1.567) (1.405:1.405:1.405))
        (PORT d[11] (1.682:1.682:1.682) (1.529:1.529:1.529))
        (PORT d[12] (2.36:2.36:2.36) (2.1:2.1:2.1))
        (PORT clk (1.8:1.8:1.8) (1.864:1.864:1.864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.8:1.8:1.8) (1.864:1.864:1.864))
        (PORT d[0] (1.115:1.115:1.115) (0.932:0.932:0.932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.801:1.801:1.801) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.755:1.755:1.755) (1.817:1.817:1.817))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.827:0.827:0.827) (0.851:0.851:0.851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.828:0.828:0.828) (0.852:0.852:0.852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.828:0.828:0.828) (0.852:0.852:0.852))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.828:0.828:0.828) (0.852:0.852:0.852))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.291:2.291:2.291) (1.931:1.931:1.931))
        (PORT datab (1.241:1.241:1.241) (1.089:1.089:1.089))
        (PORT datac (0.295:0.295:0.295) (0.358:0.358:0.358))
        (PORT datad (1.127:1.127:1.127) (0.934:0.934:0.934))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.333:1.333:1.333) (1.227:1.227:1.227))
        (PORT d[1] (2.802:2.802:2.802) (2.527:2.527:2.527))
        (PORT d[2] (2.73:2.73:2.73) (2.394:2.394:2.394))
        (PORT d[3] (3.19:3.19:3.19) (2.873:2.873:2.873))
        (PORT d[4] (2.396:2.396:2.396) (2.142:2.142:2.142))
        (PORT d[5] (2.064:2.064:2.064) (1.853:1.853:1.853))
        (PORT d[6] (1.989:1.989:1.989) (1.776:1.776:1.776))
        (PORT d[7] (2.354:2.354:2.354) (2.091:2.091:2.091))
        (PORT d[8] (2.989:2.989:2.989) (2.606:2.606:2.606))
        (PORT d[9] (1.96:1.96:1.96) (1.768:1.768:1.768))
        (PORT d[10] (2.003:2.003:2.003) (1.764:1.764:1.764))
        (PORT d[11] (1.255:1.255:1.255) (1.139:1.139:1.139))
        (PORT d[12] (2.735:2.735:2.735) (2.435:2.435:2.435))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
        (PORT d[0] (0.688:0.688:0.688) (0.547:0.547:0.547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.848:0.848:0.848) (0.872:0.872:0.872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.849:0.849:0.849) (0.873:0.873:0.873))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.888:1.888:1.888) (1.582:1.582:1.582))
        (PORT datab (0.265:0.265:0.265) (0.272:0.272:0.272))
        (PORT datad (0.757:0.757:0.757) (0.608:0.608:0.608))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.603:1.603:1.603) (1.465:1.465:1.465))
        (PORT d[1] (2.17:2.17:2.17) (1.992:1.992:1.992))
        (PORT d[2] (2.034:2.034:2.034) (1.84:1.84:1.84))
        (PORT d[3] (1.721:1.721:1.721) (1.574:1.574:1.574))
        (PORT d[4] (1.702:1.702:1.702) (1.564:1.564:1.564))
        (PORT d[5] (1.653:1.653:1.653) (1.5:1.5:1.5))
        (PORT d[6] (1.581:1.581:1.581) (1.427:1.427:1.427))
        (PORT d[7] (1.715:1.715:1.715) (1.536:1.536:1.536))
        (PORT d[8] (1.629:1.629:1.629) (1.467:1.467:1.467))
        (PORT d[9] (1.721:1.721:1.721) (1.564:1.564:1.564))
        (PORT d[10] (1.625:1.625:1.625) (1.456:1.456:1.456))
        (PORT d[11] (1.664:1.664:1.664) (1.484:1.484:1.484))
        (PORT d[12] (1.661:1.661:1.661) (1.501:1.501:1.501))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
        (PORT d[0] (1.403:1.403:1.403) (1.179:1.179:1.179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.847:1.847:1.847))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.856:0.856:0.856) (0.881:0.881:0.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.857:0.857:0.857) (0.882:0.882:0.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.402:1.402:1.402) (1.29:1.29:1.29))
        (PORT d[1] (2.27:2.27:2.27) (2.015:2.015:2.015))
        (PORT d[2] (1.916:1.916:1.916) (1.706:1.706:1.706))
        (PORT d[3] (3.514:3.514:3.514) (3.168:3.168:3.168))
        (PORT d[4] (0.864:0.864:0.864) (0.807:0.807:0.807))
        (PORT d[5] (2.057:2.057:2.057) (1.854:1.854:1.854))
        (PORT d[6] (1.251:1.251:1.251) (1.139:1.139:1.139))
        (PORT d[7] (1.235:1.235:1.235) (1.101:1.101:1.101))
        (PORT d[8] (1.16:1.16:1.16) (1.046:1.046:1.046))
        (PORT d[9] (2.278:2.278:2.278) (2.028:2.028:2.028))
        (PORT d[10] (1.985:1.985:1.985) (1.758:1.758:1.758))
        (PORT d[11] (1.723:1.723:1.723) (1.564:1.564:1.564))
        (PORT d[12] (2.403:2.403:2.403) (2.135:2.135:2.135))
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
        (PORT d[0] (1.03:1.03:1.03) (0.836:0.836:0.836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.88:1.88:1.88))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.832:1.832:1.832))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.839:0.839:0.839) (0.866:0.866:0.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.84:0.84:0.84) (0.867:0.867:0.867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.84:0.84:0.84) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.84:0.84:0.84) (0.867:0.867:0.867))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.728:1.728:1.728) (1.579:1.579:1.579))
        (PORT d[1] (2.392:2.392:2.392) (2.177:2.177:2.177))
        (PORT d[2] (2.698:2.698:2.698) (2.391:2.391:2.391))
        (PORT d[3] (2.753:2.753:2.753) (2.48:2.48:2.48))
        (PORT d[4] (2.735:2.735:2.735) (2.435:2.435:2.435))
        (PORT d[5] (2.288:2.288:2.288) (2.046:2.046:2.046))
        (PORT d[6] (2.07:2.07:2.07) (1.879:1.879:1.879))
        (PORT d[7] (2.345:2.345:2.345) (2.096:2.096:2.096))
        (PORT d[8] (2.275:2.275:2.275) (2.013:2.013:2.013))
        (PORT d[9] (2.402:2.402:2.402) (2.12:2.12:2.12))
        (PORT d[10] (3.344:3.344:3.344) (2.93:2.93:2.93))
        (PORT d[11] (2.051:2.051:2.051) (1.841:1.841:1.841))
        (PORT d[12] (2.347:2.347:2.347) (2.092:2.092:2.092))
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
        (PORT d[0] (1.378:1.378:1.378) (1.15:1.15:1.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.835:1.835:1.835))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.843:0.843:0.843) (0.869:0.869:0.869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.844:0.844:0.844) (0.87:0.87:0.87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.844:0.844:0.844) (0.87:0.87:0.87))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.844:0.844:0.844) (0.87:0.87:0.87))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.626:0.626:0.626) (0.641:0.641:0.641))
        (PORT datab (1.449:1.449:1.449) (1.177:1.177:1.177))
        (PORT datac (1.754:1.754:1.754) (1.46:1.46:1.46))
        (PORT datad (1.271:1.271:1.271) (1.154:1.154:1.154))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.76:1.76:1.76) (1.586:1.586:1.586))
        (PORT d[1] (1.98:1.98:1.98) (1.747:1.747:1.747))
        (PORT d[2] (1.63:1.63:1.63) (1.446:1.446:1.446))
        (PORT d[3] (1.865:1.865:1.865) (1.619:1.619:1.619))
        (PORT d[4] (1.581:1.581:1.581) (1.423:1.423:1.423))
        (PORT d[5] (2.459:2.459:2.459) (2.21:2.21:2.21))
        (PORT d[6] (1.6:1.6:1.6) (1.453:1.453:1.453))
        (PORT d[7] (1.912:1.912:1.912) (1.704:1.704:1.704))
        (PORT d[8] (1.645:1.645:1.645) (1.449:1.449:1.449))
        (PORT d[9] (2.26:2.26:2.26) (2.009:2.009:2.009))
        (PORT d[10] (1.629:1.629:1.629) (1.46:1.46:1.46))
        (PORT d[11] (2.032:2.032:2.032) (1.832:1.832:1.832))
        (PORT d[12] (2.34:2.34:2.34) (2.077:2.077:2.077))
        (PORT clk (1.809:1.809:1.809) (1.877:1.877:1.877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.809:1.809:1.809) (1.877:1.877:1.877))
        (PORT d[0] (1.389:1.389:1.389) (1.154:1.154:1.154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
        (IOPATH (posedge clk) pulse (0:0:0) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.764:1.764:1.764) (1.83:1.83:1.83))
        (IOPATH (posedge clk) q (0.355:0.355:0.355) (0.355:0.355:0.355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.056:0.056:0.056))
      (HOLD d (posedge clk) (0.19:0.19:0.19))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.836:0.836:0.836) (0.864:0.864:0.864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.837:0.837:0.837) (0.865:0.865:0.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.837:0.837:0.837) (0.865:0.865:0.865))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.837:0.837:0.837) (0.865:0.865:0.865))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.973:0.973:0.973) (0.835:0.835:0.835))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (1.759:1.759:1.759) (1.457:1.457:1.457))
        (PORT datad (0.579:0.579:0.579) (0.59:0.59:0.59))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
)
