INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_phy_data_confirm_top glbl -prj phy_data_confirm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s phy_data_confirm -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_frame_to_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_frame_to_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_phy_data_confirm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_confirm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_confirm_bkb_ram
INFO: [VRFC 10-311] analyzing module phy_data_confirm_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.phy_data_confirm_bkb_ram
Compiling module xil_defaultlib.phy_data_confirm_bkb(DataWidth=8...
Compiling module xil_defaultlib.phy_data_request
Compiling module xil_defaultlib.phy_data_confirm
Compiling module xil_defaultlib.AESL_automem_frame_to_transfer
Compiling module xil_defaultlib.apatb_phy_data_confirm_top
Compiling module work.glbl
Built simulation snapshot phy_data_confirm
