# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../address_logic/address_logic.srcs/sources_1/new/AddressLogic.v" \
"../../../../../addressing_unit/addressing_unit.srcs/sources_1/new/AddressingUnit.v" \
"../../../../../arithmetic_logic_unit/arithmetic_logic_unit.srcs/sources_1/new/ArithmeticUnit.v" \
"../../../../../instruction_register/instruction_register.srcs/sources_1/new/InstrunctionRegister.v" \
"../../../../../program_counter/program_counter.srcs/sources_1/new/ProgramCounter.v" \
"../../../../../register_file/register_file.srcs/sources_1/new/RegisterFile.v" \
"../../../../../status_register/status_register.srcs/sources_1/new/StatusRegister.v" \
"../../../../../window_pointer/window_pointer.srcs/sources_1/new/WindowPointer.v" \
"../../../../SAYEH_datapath.srcs/sources_1/new/DataPath.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
