"use strict";(self.webpackChunktouchgfx_documentation=self.webpackChunktouchgfx_documentation||[]).push([[69813],{49613:(t,e,n)=>{n.d(e,{Zo:()=>u,kt:()=>c});var a=n(59496);function r(t,e,n){return e in t?Object.defineProperty(t,e,{value:n,enumerable:!0,configurable:!0,writable:!0}):t[e]=n,t}function l(t,e){var n=Object.keys(t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(t);e&&(a=a.filter((function(e){return Object.getOwnPropertyDescriptor(t,e).enumerable}))),n.push.apply(n,a)}return n}function p(t){for(var e=1;e<arguments.length;e++){var n=null!=arguments[e]?arguments[e]:{};e%2?l(Object(n),!0).forEach((function(e){r(t,e,n[e])})):Object.getOwnPropertyDescriptors?Object.defineProperties(t,Object.getOwnPropertyDescriptors(n)):l(Object(n)).forEach((function(e){Object.defineProperty(t,e,Object.getOwnPropertyDescriptor(n,e))}))}return t}function i(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},l=Object.keys(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}var m=a.createContext({}),o=function(t){var e=a.useContext(m),n=e;return t&&(n="function"==typeof t?t(e):p(p({},e),t)),n},u=function(t){var e=o(t.components);return a.createElement(m.Provider,{value:e},t.children)},d="mdxType",k={inlineCode:"code",wrapper:function(t){var e=t.children;return a.createElement(a.Fragment,{},e)}},N=a.forwardRef((function(t,e){var n=t.components,r=t.mdxType,l=t.originalType,m=t.parentName,u=i(t,["components","mdxType","originalType","parentName"]),d=o(n),N=r,c=d["".concat(m,".").concat(N)]||d[N]||k[N]||l;return n?a.createElement(c,p(p({ref:e},u),{},{components:n})):a.createElement(c,p({ref:e},u))}));function c(t,e){var n=arguments,r=e&&e.mdxType;if("string"==typeof t||r){var l=n.length,p=new Array(l);p[0]=N;var i={};for(var m in e)hasOwnProperty.call(e,m)&&(i[m]=e[m]);i.originalType=t,i[d]="string"==typeof t?t:r,p[1]=i;for(var o=2;o<l;o++)p[o]=n[o];return a.createElement.apply(null,p)}return a.createElement.apply(null,n)}N.displayName="MDXCreateElement"},89639:(t,e,n)=>{n.d(e,{Z:()=>l});var a=n(59496),r=n(97395);const l=function(t){const e=t.noShadow||!1,n=t.width,l=t.height,p=(0,r.Z)(t.imageSource);return e?a.createElement("div",{className:"figure noshadow"},a.createElement("a",{href:p,target:"_blank"},a.createElement("img",{width:n,height:l,src:p})),a.createElement("p",null,t.children)):a.createElement("div",{className:"figure"},a.createElement("a",{href:p,target:"_blank"},a.createElement("img",{width:n,height:l,src:p})),a.createElement("p",null,t.children))}},48753:(t,e,n)=>{n.d(e,{Z:()=>i});var a=n(59496),r=n(96151);const l=a.createElement("svg",{xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},a.createElement("path",{fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}));class p extends a.Component{render(){return a.createElement(r.Z,{color:"var(--highlight-color-further-reading)",header:"Further reading",type:"further-reading",icon:l},this.props.children)}}const i=p},96151:(t,e,n)=>{n.d(e,{Z:()=>l});var a=n(59496);class r extends a.Component{render(){const t=`highlight highlight-${this.props.type}`;return a.createElement("div",{className:t},a.createElement("div",{className:"highlight-heading"},a.createElement("h5",null,a.createElement("div",{className:"highlight-icon"},this.props.icon),this.props.header)),a.createElement("div",{className:"highlight-content"},this.props.children))}}const l=r},16908:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>d,contentTitle:()=>o,default:()=>s,frontMatter:()=>m,metadata:()=>u,toc:()=>k});n(59496);var a=n(49613),r=n(89639),l=n(48753);function p(){return p=Object.assign||function(t){for(var e=1;e<arguments.length;e++){var n=arguments[e];for(var a in n)Object.prototype.hasOwnProperty.call(n,a)&&(t[a]=n[a])}return t},p.apply(this,arguments)}function i(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},l=Object.keys(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}const m={id:"running-graphics-on-stm32h7r",title:"\u5728 STM32H7R7 \u8207 S7 \u4e0a\u57f7\u884c\u5716\u5f62\u8655\u7406"},o=void 0,u={unversionedId:"development/scenarios/running-graphics-on-stm32h7r",id:"development/scenarios/running-graphics-on-stm32h7r",title:"\u5728 STM32H7R7 \u8207 S7 \u4e0a\u57f7\u884c\u5716\u5f62\u8655\u7406",description:"\u672c\u6587\u4ecb\u7d39 STM32H7R/S \u7cfb\u5217 MCU \u7684\u5177\u9ad4\u67b6\u69cb\uff0c\u4e26\u8a0e\u8ad6\u7528\u65bc\u5716\u5f62\u61c9\u7528\u6642\u9700\u8981\u8003\u616e\u7684\u4e8b\u9805\u3002 \u7136\u800c\uff0c\u5927\u90e8\u5206\u8003\u91cf\u90fd\u9069\u7528\u65bc\u6240\u6709\u57f7\u884c\u542b\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u5716\u5f62\u8655\u7406\u7684 STM32 MCU\u3002",source:"@site/i18n/zh-TW/docusaurus-plugin-content-docs/current/development/scenarios/running-graphics-on-stm32h7r.mdx",sourceDirName:"development/scenarios",slug:"/development/scenarios/running-graphics-on-stm32h7r",permalink:"/4.25/zh-TW/docs/development/scenarios/running-graphics-on-stm32h7r",draft:!1,tags:[],version:"current",frontMatter:{id:"running-graphics-on-stm32h7r",title:"\u5728 STM32H7R7 \u8207 S7 \u4e0a\u57f7\u884c\u5716\u5f62\u8655\u7406"},sidebar:"docs",previous:{title:"NeoChrom/NeoChromVG\u4e0a\u7684TouchGFX",permalink:"/4.25/zh-TW/docs/development/scenarios/touchgfx-on-gpu2d"},next:{title:"\u5f9e\u5916\u90e8 RAM \u57f7\u884c\u5716\u5f62\u8655\u7406",permalink:"/4.25/zh-TW/docs/development/scenarios/running-graphics-from-external-ram"}},d={},k=[{value:"\u8a18\u61b6\u9ad4\u8a2d\u5b9a",id:"\u8a18\u61b6\u9ad4\u8a2d\u5b9a",level:2},{value:"\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668",id:"\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668",level:3},{value:"\u5916\u90e8 RAM \u4e2d\u7684\u5f71\u50cf\u7de9\u885d\u5340",id:"\u5916\u90e8-ram-\u4e2d\u7684\u5f71\u50cf\u7de9\u885d\u5340",level:3},{value:"\u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4",id:"\u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4",level:3},{value:"\u61c9\u7528\u7a0b\u5f0f\u985e\u578b",id:"\u61c9\u7528\u7a0b\u5f0f\u985e\u578b",level:2},{value:"\u5c31\u5730\u57f7\u884c (XiP)",id:"\u5c31\u5730\u57f7\u884c-xip",level:3},{value:"\u8f09\u5165\u4e26\u57f7\u884c (LRUN)",id:"\u8f09\u5165\u4e26\u57f7\u884c-lrun",level:3},{value:"\u6548\u80fd\u6bd4\u8f03",id:"\u6548\u80fd\u6bd4\u8f03",level:3},{value:"MPU \u8a2d\u5b9a",id:"mpu-\u8a2d\u5b9a",level:2},{value:"\u5075\u932f",id:"\u5075\u932f",level:2},{value:"\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u7d50\u8ad6\u548c\u4e00\u822c\u5efa\u8b70",id:"\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u7d50\u8ad6\u548c\u4e00\u822c\u5efa\u8b70",level:2}],N={toc:k},c="wrapper";function s(t){var{components:e}=t,n=i(t,["components"]);return(0,a.kt)(c,p({},N,n,{components:e,mdxType:"MDXLayout"}),(0,a.kt)("p",null,"\u672c\u6587\u4ecb\u7d39 STM32H7R/S \u7cfb\u5217 MCU \u7684\u5177\u9ad4\u67b6\u69cb\uff0c\u4e26\u8a0e\u8ad6\u7528\u65bc\u5716\u5f62\u61c9\u7528\u6642\u9700\u8981\u8003\u616e\u7684\u4e8b\u9805\u3002 \u7136\u800c\uff0c\u5927\u90e8\u5206\u8003\u91cf\u90fd\u9069\u7528\u65bc\u6240\u6709\u57f7\u884c\u542b\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u5716\u5f62\u8655\u7406\u7684 STM32 MCU\u3002"),(0,a.kt)("p",null,"\u672c\u6587\u4e0d\u662f\u6559\u5c0e\u5982\u4f55\u5efa\u7acb TouchGFX \u958b\u767c\u677f\u8a2d\u5b9a (TBS) \u7684\u521d\u5b78\u8005\u6307\u5357\uff0cSTM32H7R/S \u662f\u4e00\u6b3e\u9ad8\u6548\u80fd\u4e14\u9032\u968e\u7684 MCU\u3002 \u56e0\u6b64\uff0c\u672c\u6587\u5c07\u53ea\u7279\u5225\u91dd\u5c0d STM32H7R/S \u6df1\u5165\u63a2\u8a0e\u91cd\u8981\u7684\u9818\u57df\u3002 \u6709\u95dc\u5982\u4f55\u5efa\u7acb TouchGFX TBS \u7684\u4e00\u822c\u7c21\u4ecb\uff0c\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"../board-bring-up/board-introduction"}),"\u958b\u767c\u677f\u521d\u6b21\u555f\u52d5\u6307\u5357"),"\u300d\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u6709\u95dc STM32H7R7/S7 \u8a73\u7d30\u8cc7\u8a0a\u8acb\u53c3\u95b1",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/en/microcontrollers-microprocessors/stm32h7r7-7s7.html"}),"\u7522\u54c1\u9801\u9762"),"\u6216",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.youtube.com/playlist?list=PLnMKNibPkDnF2fL7nhQ08V0bPi2poXVpH"}),"\u5305\u542b\u5b8c\u6574 STM32H7RS \u793a\u7bc4\u5de5\u4f5c\u574a\u7684 YouTube \u64ad\u653e\u6e05\u55ae"),"\u3002"),(0,a.kt)("p",null,"TouchGFX Designer \u5305\u542b\u4e00\u500b\u9069\u7528\u65bc STM32H7S78 DK \u7684 TBS\uff0c\u9019\u662f\u5728 STM32H7R/S \u4e0a\u57f7\u884c TouchGFX \u7684\u5b8c\u6574\u7bc4\u4f8b\u5c08\u6848\u3002 \u5728\u70ba STM32H7R/S \u958b\u767c TouchGFX \u61c9\u7528\u7a0b\u5f0f\u6642\uff0c\u53ef\u4ee5\u4f7f\u7528 TBS \u4f5c\u70ba\u53c3\u8003\u3002 \u8a72\u5c08\u6848\u4ee5 STM32CubeMX \u70ba\u57fa\u790e\uff0c\u4ea6\u5373\u53ef\u4ee5\u900f\u904e\u958b\u555f STM32H7S78-DK.ioc \u6a94\u6848\u5b58\u53d6\u5feb\u53d6\u3001MPU\u3001\u5916\u90e8\u8a18\u61b6\u9ad4\u7b49\u7684\u5efa\u8b70\u8a2d\u5b9a\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/stm32h7s-tbs.png",mdxType:"Figure"},"TouchGFX Designer \u4e2d\u63d0\u4f9b\u7684 TouchGFX Board \u8a2d\u5b9a"),(0,a.kt)("h2",p({},{id:"\u8a18\u61b6\u9ad4\u8a2d\u5b9a"}),"\u8a18\u61b6\u9ad4\u8a2d\u5b9a"),(0,a.kt)("p",null,"STM32H7R/S \u662f\u4e00\u6b3e\u958b\u6a5f\u5feb\u9583\u8a18\u61b6\u9ad4 MCU\u3002 \u958b\u6a5f\u5feb\u9583\u8a18\u61b6\u9ad4 MCU \u662f\u4e00\u7a2e\u5177\u6709\u5c0f\u578b\u5d4c\u5165\u5f0f\u5feb\u9583\u8a18\u61b6\u9ad4\u7684 MCU\uff0c\u5176\u4e2d\u5305\u542b\u555f\u52d5\u7a0b\u5f0f\uff0c\u800c\u4e3b\u61c9\u7528\u7a0b\u5f0f\u8207\u8cc7\u7522\u4e00\u8d77\u653e\u5728\u5916\u90e8\u8a18\u61b6\u9ad4\u4e2d\u3002 STM32H7R/S \u9084\u5177\u6709 620 kB \u7684\u5d4c\u5165\u5f0f SRAM\u3002 \u56e0\u6b64\uff0cSTM32H7R/S \u5728\u7528\u65bc\u5716\u5f62\u61c9\u7528\u6642\u4f9d\u8cf4\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u3002 \u7576\u4f7f\u7528\u5916\u90e8\u8a18\u61b6\u9ad4\u9032\u884c\u5716\u5f62\u8655\u7406\u6642\uff0c\u5916\u90e8\u8a18\u61b6\u9ad4\u7684\u8a18\u61b6\u9ad4\u983b\u5bec\u901a\u5e38\u6703\u6210\u70ba\u74f6\u9838\uff0c\u56e0\u70ba\u5916\u90e8\u8a18\u61b6\u9ad4\u4ee5 CPU \u983b\u7387\u7684\u4e8c\u6216\u4e09\u5206\u4e4b\u4e00\u904b\u4f5c\u3002 \u5c0d\u65bc STM32H7R7/S7\uff0c\u5169\u500b XSPI (16 \u4f4d\u5143\u548c 8 \u4f4d\u5143) \u4ecb\u9762\u80fd\u5920\u4ee5\u9ad8\u9054 200 MHz \u7684\u96d9\u500d\u50b3\u8f38\u901f\u7387\u904b\u4f5c\uff0c\u800c FMC (16 \u4f4d\u5143\u6216 32 \u4f4d\u5143) \u80fd\u5920\u4ee5\u9ad8\u9054 100 MHz \u7684\u901f\u5ea6\u904b\u4f5c\u3002"),(0,a.kt)("h3",p({},{id:"\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668"}),"\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668"),(0,a.kt)("p",null,"STM32CubeMX \u7684\u300c\u985e\u5225\u300d\u2192\u300c\u4e2d\u4ecb\u8edf\u9ad4\u548c\u8edf\u9ad4\u5957\u4ef6\u300d\u4e0b\uff0c\u63d0\u4f9b\u4e86\u5169\u500b\u540d\u70ba\u300c\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668\u300d\u548c\u300c\u5916\u90e8\u8a18\u61b6\u9ad4\u8f09\u5165\u5668\u300d\u7684\u5de5\u5177\u3002 \u5efa\u7acb\u9019\u4e9b\u5de5\u5177\u662f\u70ba\u4e86\u5e6b\u52a9\u4f7f\u7528\u8005\u5728\u958b\u6a5f\u5feb\u9583\u8a18\u61b6\u9ad4\u6216\u7121\u5feb\u9583\u61c9\u7528\u7a0b\u5f0f\u4e2d\u8a2d\u5b9a\u5916\u90e8\u8a18\u61b6\u9ad4\u3002 \u9019\u4e9b\u5de5\u5177\u4f7f\u5f97\u5efa\u7acb\u5916\u90e8\u8f09\u5165\u5668\u8b8a\u5f97\u66f4\u52a0\u5bb9\u6613\uff0c\u4f8b\u5982\u9078\u64c7\u61c9\u7528\u7a0b\u5f0f\u985e\u578b\u3002 \u6709\u95dc\u5de5\u5177\u7684\u4ecb\u7d39\u8acb\u898b",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.st.com/stm32mcu/wiki/Getting_started_with_External_memory_Manager_and_External_memory_loader"}),"\u9019\u88e1"),"\u3002 \u4e00\u7bc7\u540d\u70ba\u300aSTM32 \u5916\u90e8\u5e8f\u5217\u8a18\u61b6\u9ad4\u7c21\u4ecb\u300b\u7684\u65b0\u6587\u7ae0\u5373\u5c07\u767c\u5e03\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,"[\u5916\u90e8\u8a18\u61b6\u9ad4\u7ba1\u7406\u5668\u548c\u5916\u90e8\u8a18\u61b6\u9ad4\u8f09\u5165\u5668\u5165\u9580]"," (",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.st.com/stm32mcu/wiki/Getting_started_with_External_memory_Manager_and_External_memory_loader"}),"https://wiki.st.com/stm32mcu/wiki/Getting_started_with_External_memory_Manager_and_External_memory_loader"),")")),(0,a.kt)("h3",p({},{id:"\u5916\u90e8-ram-\u4e2d\u7684\u5f71\u50cf\u7de9\u885d\u5340"}),"\u5916\u90e8 RAM \u4e2d\u7684\u5f71\u50cf\u7de9\u885d\u5340"),(0,a.kt)("p",null,"\u5916\u90e8 RAM \u5177\u6709\u5f71\u50cf\u7de9\u885d\u5340\u6642\uff0c\u9996\u5148\u8981\u8003\u616e\u4e26\u4e14\u6700\u91cd\u8981\u7684\u4e8b\uff0c\u5c31\u662f\u8a18\u61b6\u9ad4\u983b\u5bec\u8981\u6c42\u548c\u9650\u5236\u3002 \u5c0d\u65bc\u4e0d\u542b GRAM \u7684\u986f\u793a\u5668\uff0c\u9700\u8981\u4ee5\u986f\u793a\u5668\u6307\u5b9a\u7684\u901f\u7387\u9023\u7e8c\u50b3\u9001\u5f71\u50cf\u7de9\u885d\u5340\u3002 \u5c0d\u65bc\u63a2\u7d22\u5957\u4ef6\u4e0a\u4f7f\u7528\u7684\u986f\u793a\u5668\uff0c\u983b\u7387\u70ba 60 Hz\u3002 \u4ea6\u5373\u50c5\u66f4\u65b0 LTDC \u5c31\u6703\u4f54\u7528\u5916\u90e8 RAM \u4ecb\u9762\u4e0a\u7684\u5927\u91cf\u983b\u5bec\u3002 LTDC \u6240\u9700\u983b\u5bec\u53ef\u6309\u4ee5\u4e0b\u516c\u5f0f\u8a08\u7b97\uff1a"),(0,a.kt)("p",null,"\u50cf\u7d20\u6642\u8108 = LCD_CLK = \u7e3d\u87a2\u5e55\u5c3a\u5bf8 ","*"," \u66f4\u65b0\u7387",(0,a.kt)("br",{parentName:"p"}),"\n","\u6240\u9700\u983b\u5bec (\u5c0d\u65bc\u4e00\u500b LTDC \u5c64) = LCD_CLK ","*"," Bpp"),(0,a.kt)("p",null,"\u6b64\u5916\uff0cDMA2D \u548c GPU2D \u5728\u5f71\u50cf\u7de9\u885d\u5340\u4e0a\u57f7\u884c\u64cd\u4f5c\u6642\uff0c\u4e5f\u9700\u8981\u5916\u90e8 RAM \u4e0a\u7684\u983b\u5bec\u3002 \u5982\u679c\u8a18\u61b6\u9ad4\u4e5f\u7528\u65bc\u5176\u4ed6\u7528\u9014 (\u4f8b\u5982\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc)\uff0c\u9019\u5c07\u9032\u4e00\u6b65\u964d\u4f4e\u983b\u5bec\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u7d9c\u5408\u8d77\u4f86\uff0c\u9019\u4e9b\u56e0\u7d20\u6703\u9020\u6210\u5916\u90e8 RAM \u532f\u6d41\u6392\u6df7\u4e82\u3002"),(0,a.kt)("p",null,"\u9ede\u9078",(0,a.kt)("a",p({parentName:"p"},{href:"running-graphics-from-external-ram"}),"\u6b64\u8655"),"\u95b1\u8b80\u6587\u7ae0\uff0c\u77ad\u89e3\u5728\u5916\u90e8 RAM \u4e2d\u4f7f\u7528\u5f71\u50cf\u7de9\u885d\u5340\u57f7\u884c\u5716\u5f62\u8655\u7406\u6642\u7684\u6ce8\u610f\u4e8b\u9805\u3002"),(0,a.kt)("p",null,"\u5982\u6b32\u6df1\u5165\u77ad\u89e3\u5728\u5916\u90e8 RAM \u4e2d\u4f7f\u7528 LTDC \u986f\u793a\u5668\u4ecb\u9762\u548c\u5f71\u50cf\u7de9\u885d\u5340\u7684\u9650\u5236\u548c\u6ce8\u610f\u4e8b\u9805\uff0c\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"LTDC \u61c9\u7528\u8aaa\u660e"),"\u300d\u3002 \u8acb\u7279\u5225\u6ce8\u610f\u7b2c 5 \u7ae0\uff1a\u300c\u4f7f\u7528 LTDC \u5efa\u7acb\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u300d\u548c\u7b2c 7 \u7ae0\uff1a\u300cLTDC \u61c9\u7528\u7a0b\u5f0f\u7bc4\u4f8b\u300d\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u5982\u679c\u5916\u90e8 RAM \u7684\u983b\u5bec\u5df2\u9054\u5230\u6975\u9650\uff0c\u8acb\u8003\u616e\u7b2c 5.5.2 \u7ae0\uff1a\u300c\u6700\u4f73\u5316\u5f9e\u5916\u90e8\u8a18\u61b6\u9ad4\u64f7\u53d6\u7684 LTDC \u5f71\u50cf\u7de9\u885d\u5340\u300d\u548c\u7b2c 5.5.3 \u7ae0\uff1a\u300c\u6700\u4f73\u5316\u5f9e SDRAM \u64f7\u53d6\u7684 LTDC \u5f71\u50cf\u7de9\u885d\u5340\u300d\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},"[\u5f9e\u5916\u90e8 RAM \u57f7\u884c\u5716\u5f62\u8655\u7406]"," (running-graphics-from-external-ram)"),(0,a.kt)("li",{parentName:"ul"},"[AN4861\uff1aSTM32 MCU \u4e0a\u7684 LCD-TFT \u986f\u793a\u5668\u63a7\u5236\u5668 (LTDC) \u7c21\u4ecb]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"),")"))),(0,a.kt)("h3",p({},{id:"\u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4"}),"\u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4"),(0,a.kt)("p",null,"STM32H7R/S Cortex-M7 \u5177\u6709 64 \u4f4d\u5143\u5bec\u7684\u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4 (TCM) \u76f4\u63a5\u5b58\u53d6\u529f\u80fd\uff0c\u4e14\u7121\u9700\u7b49\u5f85\u72c0\u614b\u3002 \u5176\u5177\u6709\u6700\u9ad8 192 kB \u7684\u8cc7\u6599 TCM (DTCM) \u548c\u6307\u4ee4 TCM (ITCM)\u3002 \u56e0\u6b64\uff0cDTCM \u548c ITCM \u5206\u5225\u662f\u8b80\u53d6/\u5beb\u5165\u8cc7\u6599\u548c\u64f7\u53d6\u6307\u4ee4\u7684\u6700\u4f73\u4f4d\u7f6e\u3002 \u56e0\u6b64\uff0cITCM \u61c9\u8a72\u7528\u65bc\u5177\u6709\u78ba\u5b9a\u6027\u57f7\u884c\u7684\u95dc\u9375\u7a0b\u5f0f\u78bc\uff0c\u4f8b\u5982\u7121\u6cd5\u7b49\u5f85\u5feb\u53d6\u672a\u4e2d\u7684\u4e2d\u65b7\u8655\u7406\u7a0b\u5e8f\uff0c\u4ee5\u53ca\u95dc\u9375\u63a7\u5236\u8ff4\u8def\u3002 \u5728\u4f7f\u7528 RTOS \u7684\u5373\u6642\u61c9\u7528\u7a0b\u5f0f\u4e2d\uff0c\u4e00\u822c\u5927\u91cf\u4f7f\u7528\u5806\u7a4d\u3002 \u56e0\u6b64\u5efa\u8b70\u5c07 RTOS \u5806\u758a\u548c\u5806\u7a4d\u653e\u5728 DTCM \u4e2d\u3002 \u5982\u679c\u9084\u6709\u5269\u9918\u7a7a\u9593\uff0c\u5168\u57df\u8b8a\u6578\u4e5f\u53ef\u4ee5\u653e\u5728\u9019\u88e1\u3002"),(0,a.kt)("p",null,"\u503c\u5f97\u6ce8\u610f\u7684\u662f\uff0cITCM \u548c DTCM \u4f7f\u7528 SRAM1 \u548c SRAM3 \u8a18\u61b6\u9ad4\u7684\u67d0\u4e9b\u90e8\u5206\u3002 \u4e5f\u5c31\u662f\u8aaa\uff0c\u4f7f\u7528 ITCM \u548c DTCM \u6642\uff0c\u5167\u90e8 SRAM \u7684\u5927\u5c0f\u6703\u7e2e\u5c0f\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/tcm-illustration.png",mdxType:"Figure"},"STM32H7R/S \u7dca\u5bc6\u8026\u5408\u8a18\u61b6\u9ad4\u7684\u793a\u610f\u5716"),(0,a.kt)("p",null,"\u8207\u5176\u4ed6 H7 MCU \u4e00\u6a23\uff0cSTM32H7R/S \u5177\u6709 1 \u7d1a (L1) \u5feb\u53d6\u3002 \u6709\u95dc L1 \u5feb\u53d6\uff0c\u8a73\u7d30\u8cc7\u8a0a\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf"}),"H7 \u5feb\u53d6\u61c9\u7528\u8aaa\u660e"),"\u300d\u3002 \u8acb\u7279\u5225\u6ce8\u610f\u7b2c 4 \u7ae0\uff1a\u300c\u61c9\u907f\u514d\u7684\u932f\u8aa4\u548c\u79d8\u8a23\u300d\u3002"),(0,a.kt)("p",null,"\u6709\u95dc\u5982\u4f55\u8a2d\u5b9a\u5916\u90e8 SPI \u8a18\u61b6\u9ad4\u7684\u8a73\u7d30\u8aaa\u660e\uff0c\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecaspi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf"}),"OSPI\u3001HSPI \u548c XSPI \u61c9\u7528\u8aaa\u660e"),"\u300d\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},"[AN6062\uff1aSTM32H7Rx/7Sx \u7cfb\u7d71\u67b6\u69cb\u8207\u6548\u80fd\u7c21\u4ecb]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an6062-introduction-to-stm32h7rx7sx-system-architecture-and-performance-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an6062-introduction-to-stm32h7rx7sx-system-architecture-and-performance-stmicroelectronics.pdf"),")"),(0,a.kt)("li",{parentName:"ul"},"[AN4839\uff1aSTM32F7 \u7cfb\u5217\u548c STM32H7 \u7cfb\u5217\u4e0a\u7684 1 \u7d1a\u5feb\u53d6]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf"),")"),(0,a.kt)("li",{parentName:"ul"},"[AN5050\uff1aSTM32 MCU \u4e0a Octo-SPI\u3001Hexadeca-SPI \u548c XSPI \u4ecb\u9762\u5165\u9580]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecaspi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf)%E3%80%82"}),"https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecaspi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf)\u3002")))),(0,a.kt)("h2",p({},{id:"\u61c9\u7528\u7a0b\u5f0f\u985e\u578b"}),"\u61c9\u7528\u7a0b\u5f0f\u985e\u578b"),(0,a.kt)("p",null,"\u5728\u555f\u52d5\u671f\u9593\uff0c\u555f\u52d5\u7a0b\u5f0f\u53ef\u4ee5\u6839\u64da\u6240\u9078\u7684\u61c9\u7528\u7a0b\u5f0f\u985e\u578b\u57f7\u884c\u4e0d\u540c\u7684\u4efb\u52d9\u3002 \u53ef\u4ee5\u6307\u5411\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u4e2d\u5df2\u5b58\u5728\u7684\u61c9\u7528\u7a0b\u5f0f\uff0c\u4e5f\u53ef\u4ee5\u5c07\u61c9\u7528\u7a0b\u5f0f\u8f09\u5165\u5230\u53e6\u4e00\u500b\u8a18\u61b6\u9ad4 (\u901a\u5e38\u662f\u5916\u90e8 RAM)\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u57f7\u884c\u5df2\u5b58\u5728\u65bc\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u4e2d\u7684\u61c9\u7528\u7a0b\u5f0f\u7a31\u70ba\u300c\u5c31\u5730\u57f7\u884c\u300d(XiP)\u3002 \u5728\u555f\u52d5\u671f\u9593\u5c07\u61c9\u7528\u7a0b\u5f0f\u5f9e\u5feb\u9583\u8a18\u61b6\u9ad4\u8907\u88fd\u5230 RAM\uff0c\u7136\u5f8c\u5f9e RAM \u57f7\u884c\u7684\u7a0b\u5e8f\u7a31\u70ba\u300c\u8f09\u5165\u4e26\u57f7\u884c\u300d(LRUN)\u3002"),(0,a.kt)("p",null,"\u5982\u679c\u61c9\u7528\u7a0b\u5f0f\u7d93\u904e\u52a0\u5bc6\uff0c\u5247\u53ea\u80fd\u4f7f\u7528 LRUN\u3002 \u6709\u95dc STM32 \u52a0\u5bc6\uff0c\u8a73\u7d30\u8cc7\u8a0a\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an6088-how-to-use-mce-for-encryptiondecryption-on-stm32-mcus-stmicroelectronics.pdf"}),"\u52a0\u5bc6\u61c9\u7528\u8aaa\u660e"),"\u300d\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,"[AN6088\uff1a\u5982\u4f55\u5728 STM32 MCU \u4e0a\u4f7f\u7528 MCE \u9032\u884c\u52a0\u5bc6/\u89e3\u5bc6]"," (",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an6088-how-to-use-mce-for-encryptiondecryption-on-stm32-mcus-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an6088-how-to-use-mce-for-encryptiondecryption-on-stm32-mcus-stmicroelectronics.pdf"),")")),(0,a.kt)("h3",p({},{id:"\u5c31\u5730\u57f7\u884c-xip"}),"\u5c31\u5730\u57f7\u884c (XiP)"),(0,a.kt)("p",null,"\u4ee5\u4e0b\u70ba XiP \u8a18\u61b6\u9ad4\u914d\u7f6e\u5728\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u4e2d\u7684\u7bc4\u4f8b\u3002 XiP \u662f\u9810\u8a2d\u7684\u61c9\u7528\u7a0b\u5f0f\u985e\u578b\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/xip-illustration.png",mdxType:"Figure"},"XiP \u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u793a\u610f\u5716"),(0,a.kt)("p",null,"\u5982 XiP \u793a\u610f\u5716\u6240\u793a\uff0c\u9023\u63a5\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u7684 OctoSPI \u4ecb\u9762\u7528\u65bc\u5b58\u53d6\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u548c\u5716\u5f62\u8cc7\u7522\u3002 CPU \u4e0d\u65b7\u5b58\u53d6\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\uff0c\u9019\u6703\u5c0e\u81f4 NeoChrom GPU \u6216 Chrom-ART \u5b58\u53d6\u8cc7\u7522\u6642\u7684\u5b58\u53d6\u6642\u9593\u8b8a\u6162\u3002 \u9019\u5c07\u5c0d\u5716\u5f62\u6548\u80fd\u7522\u751f\u8ca0\u9762\u5f71\u97ff\u3002 \u70ba\u4e86\u514b\u670d\u9019\u9805\u6311\u6230\uff0c\u5f37\u70c8\u5efa\u8b70\u5728\u57f7\u884c XiP \u6642\u555f\u7528\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u7684\u6307\u4ee4\u5feb\u53d6\u3002 \u5982\u6b64\u4e00\u4f86\uff0c\u91cd\u8907\u6307\u4ee4\u5c07\u5f9e\u5feb\u53d6\u4e2d\u8b80\u53d6\uff0c\u800c\u4e0d\u662f\u5f9e\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u4e2d\u8b80\u53d6\uff0c\u9032\u800c\u6e1b\u5c11\u983b\u5bec\u7684\u8ca0\u8f09\uff0c\u4e26\u63d0\u9ad8\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u4ecb\u9762\u7684\u6548\u7387\u3002"),(0,a.kt)("h3",p({},{id:"\u8f09\u5165\u4e26\u57f7\u884c-lrun"}),"\u8f09\u5165\u4e26\u57f7\u884c (LRUN)"),(0,a.kt)("p",null,"\u4ee5\u4e0b\u70ba LRUN \u7684\u5c0d\u61c9\u7bc4\u4f8b\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-illustration.png",mdxType:"Figure"},"LRUN \u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u793a\u610f\u5716"),(0,a.kt)("p",null,"\u5982 LRUN \u793a\u610f\u5716\u6240\u793a\uff0c\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u73fe\u5728\u8207\u5716\u5f62\u8cc7\u7522\u5206\u96e2\uff0c\u9032\u800c\u6539\u5584\u4e86\u8cc7\u7522\u7684\u5b58\u53d6\u3002 \u7136\u800c\uff0c\u9019\u4e5f\u8868\u793a\u5176\u73fe\u5728\u5145\u7576\u5916\u90e8 RAM \u7684\u4ecb\u9762\uff0c\u9700\u8981\u5728 RAM \u4e2d\u8f09\u5165\u8cc7\u6599\uff0c\u7528\u4f86\u5b58\u53d6\u5f71\u50cf\u7de9\u885d\u5340\u548c\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u3002 \u5728\u9019\u7a2e\u60c5\u6cc1\u4e0b\uff0c\u5f37\u70c8\u5efa\u8b70\u5728\u5916\u90e8 RAM \u4ecb\u9762\u4e0a\u555f\u7528\u6307\u4ee4\u5feb\u53d6\u3002"),(0,a.kt)("p",null,"\u5728 STM32H7R/S \u4e0a\u4f7f\u7528 LRUN \u57f7\u884c\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u6642\uff0c\u9084\u9700\u8981\u8003\u616e\u5e7e\u4ef6\u4e8b\u4ee5\u5be6\u73fe\u6700\u4f73\u6548\u80fd\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u9996\u5148\uff0c\u8003\u616e\u662f\u5426\u53ef\u4ee5\u5c07\u8cc7\u7522 (\u9ede\u9663\u5716\u3001\u5b57\u578b\u7b49) \u4fdd\u5b58\u5728\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u4e2d\u3002 \u7531\u65bc\u8cc7\u7522\u5b58\u53d6\u983b\u7387\u8f03\u9ad8\uff0c\u5c07\u5176\u5132\u5b58\u5728\u5916\u90e8 RAM \u6703\u986f\u8457\u589e\u52a0\u5c0d\u5916\u90e8 RAM \u983b\u5bec\u7684\u8ca0\u8f09\u3002 \u6b64\u5916\uff0c\u901a\u5e38\u4e0d\u9700\u8981\u52a0\u5bc6\u8cc7\u7522\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u5176\u6b21\uff0c\u503c\u5f97\u7814\u7a76\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u662f\u5426\u9069\u5408\u5167\u90e8 SRAM\uff0c\u5982\u4e0b\u6240\u793a\u3002 \u8207\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u6216\u5916\u90e8 RAM \u76f8\u6bd4\uff0c\u7531\u65bc\u5167\u90e8\u532f\u6d41\u6392\u901f\u5ea6\u66f4\u5feb\uff0c\u56e0\u6b64\u53ef\u4ee5\u5f9e\u5167\u90e8 SRAM \u66f4\u5feb\u5b58\u53d6\u548c\u57f7\u884c\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u3002 STM32H7R/S \u4e0a\u7684 AXI \u532f\u6d41\u6392 (\u8207\u5167\u90e8 SRAM \u9023\u63a5) \u80fd\u5920\u4ee5\u9ad8\u9054 300 MHz \u7684\u901f\u5ea6\u904b\u4f5c\u3002 \u6b64\u5916\uff0c\u6b64\u8a2d\u5b9a\u4f7f\u8cc7\u7522\u3001\u5f71\u50cf\u7de9\u885d\u5340\u548c\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u5f97\u4ee5\u653e\u7f6e\u5728\u4e09\u500b\u4e0d\u540c\u7684\u4f4d\u7f6e\uff0c\u9032\u800c\u5c07\u983b\u5bec\u8ca0\u8f09\u5206\u6563\u5230\u4e09\u500b\u7368\u7acb\u7684\u532f\u6d41\u6392\u4e0a\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-intram-illustration.png",mdxType:"Figure"},"LRUN \u5716\u5f62\u61c9\u7528\u7a0b\u5f0f (\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u4f4d\u65bc\u5167\u90e8 RAM \u4e2d) \u7684\u793a\u610f\u5716"),(0,a.kt)("h3",p({},{id:"\u6548\u80fd\u6bd4\u8f03"}),"\u6548\u80fd\u6bd4\u8f03"),(0,a.kt)("p",null,"\u4ee5\u4e0b\u662f\u5206\u5225\u4f7f\u7528 XiP \u548c LRUN \u7684\u8907\u96dc GUI \u7bc4\u4f8b\u3002 LRUN \u61c9\u7528\u7a0b\u5f0f\u7684\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u4f4d\u65bc\u5728\u5167\u90e8 SRAM\u3002 \u6bd4\u8f03\u986f\u793a\u4e86 MCU \u8ca0\u8f09\u5982\u4f55\u53d7\u5230\u4e0d\u540c\u8a2d\u5b9a\u7684\u5f71\u97ff\u3002 \u900f\u904e\u5c07 TouchGFX \u67b6\u69cb\u548c\u61c9\u7528\u7a0b\u5f0f\u653e\u5728\u5167\u90e8 SRAM \u4e2d\uff0c\u53ef\u6e1b\u5c11\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u4e2d\u7684\u64f7\u53d6\u9031\u671f\u6578\uff0c\u9032\u800c\u6709\u6548\u964d\u4f4e MCU \u7684\u8ca0\u8f09\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u793a\u7bc4\u53c3\u8003\u662f\u5728 STM32H7S78-DK \u4e0a\u904b\u4f5c\u7684\u958b\u7bb1\u5373\u7528\u793a\u7bc4\u3002"),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-xip-comparison.png",mdxType:"Figure"},"LRUN \u548c XiP \u61c9\u7528\u7a0b\u5f0f\u7684 MCU \u8ca0\u8f09\u6bd4\u8f03"),(0,a.kt)("p",null,"\u6bd4\u8f03\u986f\u793a\uff0c\u7576\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u653e\u5728\u5167\u90e8 SRAM \u4e2d\uff0cMCU \u8ca0\u8f09\u6703\u6e1b\u8f15\u3002 \u8207 XiP \u76f8\u6bd4\uff0c\u4f7f\u7528 LRUN \u6642 MCU \u8ca0\u8f09\u6e1b\u5c11\u7d04 50%\u3002"),(0,a.kt)("p",null,"\u6bd4\u8f03\u986f\u793a\uff0c\u7576\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u653e\u5728\u5167\u90e8 SRAM \u4e2d\uff0cMCU \u8ca0\u8f09\u986f\u8457\u964d\u4f4e\u3002 \u9019\u662f\u56e0\u70ba\u8207\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u76f8\u6bd4\uff0c\u5167\u90e8 SRAM \u7684\u5b58\u53d6\u6642\u9593\u66f4\u5feb\u3002 \u8207 XiP \u76f8\u6bd4\uff0c\u7576\u4f7f\u7528 LRUN \u4e26\u5c07\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u653e\u5728\u5167\u90e8 SRAM \u6642\uff0cMCU \u8ca0\u8f09\u6e1b\u5c11\u4e86 50%\u3002 \u4f7f\u7528 LRUN \u4e26\u5c07\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u5132\u5b58\u5728\u5167\u90e8 SRAM\uff0c\u53ef\u767c\u63ee\u6700\u4f73\u6548\u80fd\u3002 \u7136\u800c\uff0c\u53ea\u6709\u7576\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u9069\u5408\u53ef\u7528\u7684\u5167\u90e8 SRAM \u6642\uff0c\u9019\u7a2e\u8a2d\u5b9a\u624d\u662f\u53ef\u884c\u7684\u3002"),(0,a.kt)("h2",p({},{id:"mpu-\u8a2d\u5b9a"}),"MPU \u8a2d\u5b9a"),(0,a.kt)("p",null,"\u8a18\u61b6\u9ad4\u4fdd\u8b77\u55ae\u5143 (MPU) \u7528\u65bc\u4fdd\u8b77\u8a18\u61b6\u9ad4\u5340\u57df\u514d\u53d7\u610f\u5916\u7684\u8a18\u61b6\u9ad4\u5b58\u53d6\u548c\u57f7\u884c\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u5728 Arm\xae Cortex\xae-M7 \u8655\u7406\u5668\u4e0a\uff0c\u9632\u6b62\u6295\u6a5f\u6027\u5b58\u53d6\u975e\u5e38\u91cd\u8981\uff0c\u56e0\u70ba\u9019\u6703\u5c0e\u81f4\u5728\u5916\u90e8\u8a18\u61b6\u9ad4\u4e0a\u57f7\u884c\u6642\u7684\u9ad8\u5ef6\u9072\u6216\u7cfb\u7d71\u932f\u8aa4\u3002 \u5c0d\u65bc STM32H7R/S\uff0c\u9019\u5c07\u5f71\u97ff\u5b58\u53d6\u8a18\u61b6\u9ad4\u7684 AXI \u4e3b\u6a5f\uff0c\u4e26\u6703\u986f\u8457\u964d\u4f4e\u5716\u5f62\u6548\u80fd\u3002",(0,a.kt)("br",{parentName:"p"}),"\n","\u900f\u904e\u63a7\u5236\u53ef\u5b58\u53d6\u7684\u4f4d\u5740\u7bc4\u570d\uff0cMPU \u53ef\u7528\u65bc\u9632\u6b62\u6295\u6a5f\u6027\u8b80\u53d6\u5b58\u53d6\u3002 \u6700\u7c21\u55ae\u7684\u65b9\u6cd5\u662f\u4f7f\u7528\u5177\u6709\u6574\u500b\u8a18\u61b6\u9ad4\u5340\u57df\u7684\u5f8c\u53f0\u5340\u57df\uff0c\u900f\u904e\u5c07\u5176\u8a2d\u5b9a\u70ba\u300c\u56b4\u683c\u6709\u5e8f\uff0c\u6c38\u4e0d\u57f7\u884c\u300d\u4f86\u9650\u5236\u5b58\u53d6\u3002"),(0,a.kt)("p",null,"\u80cc\u666f\u5340\u57df\u61c9\u5728 ID \u70ba -1 \u7684\u9810\u8a2d\u5340\u57df\u4e2d\u5b9a\u7fa9\uff0c\u5982\u6b64\u4e00\u4f86\u5176\u4ed6\u6240\u6709\u5340\u57df\u90fd\u5c07\u512a\u5148\u65bc\u6b64\u5340\u57df\u3002 \u63a5\u8457\uff0c\u61c9\u8a72\u70ba\u9700\u8981\u5b58\u53d6\u7684\u8a18\u61b6\u9ad4\u5340\u57df\u5b9a\u7fa9\u5177\u6709\u76f8\u61c9\u8a2d\u5b9a\u7684\u5176\u4ed6 MPU \u5340\u57df\u3002 \u5728 STM32H7R/S \u4e0a\u6700\u591a\u53ef\u4ee5\u5b9a\u7fa9 16 \u500b\u5340\u57df\u3002"),(0,a.kt)("p",null,"\u4ee5\u4e0b\u70ba STM32H7S78 DK TBS \u7684 MPU \u8a2d\u5b9a\u3002 \u6b64\u8a2d\u5b9a\u53ef\u4ee5\u4f5c\u70ba\u53c3\u8003\u3002"),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 0")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5168\u90e8")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"4 GB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u8986\u84cb MCU \u7684\u6574\u500b\u8a18\u61b6\u9ad4\u5340\u57df")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u7981\u6b62\u4e00\u5207\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u9650\u5236\u6240\u6709\u5b58\u53d6")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 1")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x70000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI2 (\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4) \u7684\u57fa\u5e95\u4f4d\u5740")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"128 MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u958b\u767c\u677f\u4e0a\u6709 128 MBytes \u7684\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"1 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 2")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x70000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI2 (\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4) \u7684\u57fa\u5e95\u4f4d\u5740")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"2 MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u6240\u5728\u7684\u5916\u90e8\u5feb\u9583\u8a18\u61b6\u9ad4\u7684\u524d 2 MB \u7684\u5c6c\u6027\u88ab\u8986\u5beb")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"1 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 3")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5916\u90e8 PSRAM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x90000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI1 (\u5916\u90e8 PSRAM) \u7684\u57fa\u5e95\u4f4d\u5740")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"32 MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u958b\u767c\u677f\u4e0a\u6709 32 MBytes \u7684\u5916\u90e8 PSRAM")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"1 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 4")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"DTCM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x20000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"DTCM \u7684\u57fa\u5e95\u4f4d\u5740")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"64 kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u9810\u8a2d 64 kB \u7684 DTCM")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"1 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528 DTCM \u4e0a\u7684\u5feb\u53d6\uff0c\u56e0\u70ba\u5176\u4e0d\u6703\u63d0\u9ad8\u6548\u80fd")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 5")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"SRAM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x24000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"SRAM1 \u7684\u57fa\u5e95\u4f4d\u5740")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"512 kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u6db5\u84cb SRAM1\u3001SRAM2\u3001SRAM3 \u548c SRAM4")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"1 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u5340\u57df 6")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"GPU2D \u6307\u4ee4\u6e05\u55ae")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\u9644\u8a3b")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u5c6c\u6027")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\u503c")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u57fa\u5e95\u4f4d\u5740"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x2406e000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"NeoChrom GPU \u6307\u4ee4\u6e05\u55ae\u653e\u5728\u6b64\u8655")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5340\u57df\u5927\u5c0f"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"16 kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u4f7f\u7528 TouchGFX \u6642 NeoChrom GPU \u6307\u4ee4\u6e05\u55ae\u7684\u9810\u8a2d\u5927\u5c0f (\u5728 nema_hal.c \u4e2d\u5b9a\u7fa9)")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b50\u5340\u57df\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \u6b04\u4f4d\u5c64\u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0 \u7d1a"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5b58\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u5141\u8a31\u6240\u6709\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u6307\u4ee4\u5b58\u53d6"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5171\u7528\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u5feb\u53d6\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u505c\u7528\u6307\u4ee4\u6e05\u55ae\u5feb\u53d6")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \u7de9\u885d\u6b0a\u9650"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\u555f\u7528"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("p",null,"\u6709\u95dc\u5716\u5f62\u7279\u5b9a\u7684 MPU \u8a2d\u5b9a\u79d8\u8a23\uff0c\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"LTDC \u61c9\u7528\u8aaa\u660e"),"\u300d\u7b2c 5.6.2 \u7bc0\u300c\u8a2d\u5b9a\u8a18\u61b6\u9ad4\u4fdd\u8b77\u55ae\u5143 (MPU)\u300d\u3002"),(0,a.kt)("p",null,"\u5982\u9700\u9032\u4e00\u6b65\u53c3\u8003\uff0c\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf"}),"MPU \u61c9\u7528\u8aaa\u660e"),"\u300d\u3002 \u8acb\u7279\u5225\u6ce8\u610f\u7b2c 3 \u7ae0\uff1a\u300cCortex-M0+/M3/M4/M7 \u8a18\u61b6\u9ad4\u985e\u578b\u3001\u66ab\u5b58\u5668\u548c\u5c6c\u6027\u300d\u53ca\u7b2c 6 \u7ae0\uff1a\u300c\u5728 Armv6 \u548c Armv7 \u67b6\u69cb\u4e0a\u4f7f\u7528 STM32Cube HAL \u7684 MPU \u8a2d\u5b9a\u7bc4\u4f8b\u300d\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},"[AN4861\uff1aSTM32 MCU \u4e0a\u7684 LCD-TFT \u986f\u793a\u5668\u63a7\u5236\u5668 (LTDC) \u7c21\u4ecb]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"),")"),(0,a.kt)("li",{parentName:"ul"},"[AN4838\uff1aSTM32 MCU \u4e0a\u7684\u8a18\u61b6\u9ad4\u4fdd\u8b77\u55ae\u5143\u7ba1\u7406\u7c21\u4ecb]"," (",(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf"}),"https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf"),")"))),(0,a.kt)("h2",p({},{id:"\u5075\u932f"}),"\u5075\u932f"),(0,a.kt)("p",null,"TouchGFX Designer \u4e2d TBS \u7684 readme \u6a94\u6848\u63d0\u4f9b\u6709\u95dc\u4ee5\u4e0b\u5728 STM32CubeIDE \u4e2d\u9032\u884c STM32H7R/S \u5075\u932f\u7684\u6307\u5357\u3002"),(0,a.kt)("p",null,"\u7531\u65bc STM32H7S78-DK \u7684 TBS \u7684\u555f\u52d5\u7a0b\u5f0f\u548c\u61c9\u7528\u7a0b\u5f0f\u7d50\u69cb\uff0c\u5728 IDE \u4e2d\u9032\u884c\u7a0b\u5f0f\u78bc\u5075\u932f\u53ef\u80fd\u5f88\u8907\u96dc\u3002 \u82e5\u8981\u5728 STM32CubeIDE \u4e2d\u9010\u6b65\u57f7\u884c TouchGFX \u61c9\u7528\u7a0b\u5f0f\u7684\u7a0b\u5f0f\u78bc\uff0c\u8acb\u4f9d\u7167\u4e0b\u5217\u6b65\u9a5f\u64cd\u4f5c\uff1a"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"\u5728 TouchGFX Designer \u4e2d\u7522\u751f\u7a0b\u5f0f\u78bc"),(0,a.kt)("li",{parentName:"ol"},"\u5728 STM32CubeIDE \u4e2d\u958b\u555f\u5c08\u6848"),(0,a.kt)("li",{parentName:"ol"},"\u555f\u52d5 Boot \u5c08\u6848\u7684\u5075\u932f\u5de5\u4f5c\u968e\u6bb5"),(0,a.kt)("li",{parentName:"ol"},"\u7b49\u5f85\u7de8\u8b6f\u548c\u71d2\u9304\u5b8c\u6210"),(0,a.kt)("li",{parentName:"ol"},"\u7d42\u6b62\u5075\u932f\u5de5\u4f5c\u968e\u6bb5 (Ctrl + F2)"),(0,a.kt)("li",{parentName:"ol"},"\u555f\u52d5 Appli \u5c08\u6848\u7684\u5075\u932f\u5de5\u4f5c\u968e\u6bb5"),(0,a.kt)("li",{parentName:"ol"},"\u7b49\u5f85\u7de8\u8b6f\u548c\u71d2\u9304\u5b8c\u6210"),(0,a.kt)("li",{parentName:"ol"},"\u6309\u4e00\u4e0b\u300c\u7e7c\u7e8c\u300d(F8)"),(0,a.kt)("li",{parentName:"ol"},"\u6309\u4e0b STM32H7S78-DK \u958b\u767c\u677f\u4e0a\u7684\u9ed1\u8272 NRST \u6309\u9215"),(0,a.kt)("li",{parentName:"ol"},"\u61c9\u7528\u7a0b\u5f0f\u73fe\u5728\u4f4d\u65bc Appli \u5c08\u6848\u4e2d main() \u7b2c\u4e00\u884c\u7684\u4e2d\u65b7\u9ede\u3002 \u5982\u679c\u6c92\u6709\uff0c\u8acb\u518d\u6309\u4e00\u6b21\u300c\u7e7c\u7e8c\u300d(F8)"),(0,a.kt)("li",{parentName:"ol"},"\u6309\u4e00\u4e0b\u300c\u7e7c\u7e8c\u300d(F8) \u6216\u300c\u8df3\u904e\u300d(F6) \u4ee5\u7e7c\u7e8c")),(0,a.kt)("p",null,"\u6709\u95dc\u5075\u932f\uff0c\u8a73\u7d30\u8cc7\u8a0a\u8acb\u53c3\u95b1\u300c",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.stmicroelectronics.cn/stm32mcu/wiki/Security:How_to_start_with_DA_access_on_STM32H7RS"}),"\u5982\u4f55\u958b\u59cb\u5728 STM32H7RS \u4e0a\u9032\u884c DA \u5b58\u53d6"),"\u300d\u7dad\u57fa\u9801\u9762\u3002"),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,"[\u5982\u4f55\u958b\u59cb\u5728 STM32H7RS \u4e0a\u9032\u884c DA \u5b58\u53d6]"," (",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.stmicroelectronics.cn/stm32mcu/wiki/Security:How_to_start_with_DA_access_on_STM32H7RS"}),"https://wiki.stmicroelectronics.cn/stm32mcu/wiki/Security:How_to_start_with_DA_access_on_STM32H7RS"),")")),(0,a.kt)("h2",p({},{id:"\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u7d50\u8ad6\u548c\u4e00\u822c\u5efa\u8b70"}),"\u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u7684\u7d50\u8ad6\u548c\u4e00\u822c\u5efa\u8b70"),(0,a.kt)("p",null,"\u5982\u4e0a\u6240\u8ff0\uff0c\u5728\u958b\u767c STM32H7R/S \u5716\u5f62\u61c9\u7528\u7a0b\u5f0f\u6642\u9700\u8981\u8003\u616e\u5e7e\u9ede\u3002 \u7136\u800c\uff0c\u53ea\u8981\u7262\u8a18\u9019\u4e9b\u8003\u91cf\uff0c\u5c31\u6709\u53ef\u80fd\u85c9\u52a9\u5feb\u901f\u7684 CPU \u548c\u5f37\u5927\u7684 GPU2D \u5be6\u73fe\u51fa\u8272\u7684\u5716\u5f62\u6548\u80fd\u3002"),(0,a.kt)("p",null,"\u9996\u5148\uff0c\u77ad\u89e3\u5916\u90e8\u8a18\u61b6\u9ad4\u532f\u6d41\u6392\u7684\u983b\u5bec\u975e\u5e38\u91cd\u8981\u3002 \u9019\u9069\u7528\u65bc\u6240\u6709\u4f7f\u7528\u5916\u90e8 RAM \u548c\u5feb\u9583\u8a18\u61b6\u9ad4\u7684 MCU\uff0c\u4f46\u7531\u65bc STM32H7R/S \u7684\u958b\u6a5f\u5feb\u9583\u8a18\u61b6\u9ad4\u7d50\u69cb\uff0c\u9019\u4e00\u9ede\u5c24\u5176\u91cd\u8981\u3002"),(0,a.kt)("p",null,"\u900f\u904e\u5c07\u95dc\u9375\u6307\u4ee4\u548c\u8cc7\u6599\u653e\u7f6e\u5728 ITCM \u548c DTCM \u8a18\u61b6\u9ad4\u4e2d\uff0c\u53ef\u4ee5\u986f\u8457\u63d0\u9ad8\u6548\u80fd\u3002"),(0,a.kt)("p",null,"\u555f\u7528\u6574\u5408\u5728 Arm\xae Cortex\xae-M7 \u8655\u7406\u5668\u4e2d\u7684 L1 \u6307\u4ee4\u548c\u8cc7\u6599\u5feb\u53d6\uff0c\u56e0\u70ba\u9019\u4e5f\u6703\u63d0\u9ad8\u6548\u80fd\u3002"),(0,a.kt)("p",null,"\u6839\u64da\u61c9\u7528\u7a0b\u5f0f\u8981\u6c42\u9078\u64c7\u57f7\u884c XiP \u9084\u662f LRUN\uff0c\u4f46\u8acb\u52d9\u5fc5\u6ce8\u610f\u8a18\u61b6\u9ad4\u983b\u5bec\u3002 \u5982\u679c\u61c9\u7528\u7a0b\u5f0f\u7a0b\u5f0f\u78bc\u9069\u5408\u5167\u90e8 SRAM\uff0cLRUN \u5c07\u5177\u6709\u6700\u4f73\u6548\u80fd\u3002"),(0,a.kt)("p",null,"\u907f\u514d\u6295\u6a5f\u6027\u8b80\u53d6\u5b58\u53d6\u975e\u5e38\u91cd\u8981\uff0c\u56e0\u70ba\u9019\u53ef\u80fd\u6703\u986f\u8457\u964d\u4f4e\u6548\u80fd\u3002 \u5be6\u73fe\u7684\u65b9\u5f0f\u662f\u5c0d\u6240\u6709\u8a18\u61b6\u9ad4\u5340\u57df\u61c9\u7528\u9069\u7576\u7684 MPU \u8a2d\u5b9a\u3002"))}s.isMDXComponent=!0}}]);