<stg><name>syr2k_Pipeline_VITIS_LOOP_13_2</name>


<trans_list>

<trans id="2119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %bitcast_ln18_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1_read"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %bitcast_ln18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="bitcast_ln18_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %indvars_iv17_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %indvars_iv17

]]></Node>
<StgValue><ssdm name="indvars_iv17_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln12 = store i11 0, i11 %jj

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %store_ln13 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %loop_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
loop_2:0 %j_1 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_2:1 %icmp_ln13 = icmp_eq  i6 %j_1, i6 %indvars_iv17_read

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_2:2 %add_ln13 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_2:3 %br_ln13 = br i1 %icmp_ln13, void %loop_2.split, void %for.inc34.exitStub

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
loop_2.split:0 %jj_load = load i11 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
loop_2.split:1 %zext_ln13 = zext i11 %jj_load

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="11">
<![CDATA[
loop_2.split:2 %trunc_ln13 = trunc i11 %jj_load

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="6">
<![CDATA[
loop_2.split:3 %zext_ln13_1 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:7 %add_ln14 = add i10 %zext_ln13_1, i10 %tmp

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:8 %zext_ln15 = zext i10 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:9 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:10 %C_load = load i10 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:13 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:14 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:18 %B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:19 %B_load = load i10 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:25 %or_ln18 = or i10 %trunc_ln13, i10 1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:26 %zext_ln18 = zext i10 %or_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:27 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:28 %A_load_1 = load i10 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:37 %B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:38 %B_load_2 = load i10 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_2.split:709 %add_ln20 = add i11 %jj_load, i11 32

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_2.split:710 %store_ln12 = store i11 %add_ln20, i11 %jj

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_2.split:711 %store_ln13 = store i6 %add_ln13, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="244" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:10 %C_load = load i10 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:14 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:19 %B_load = load i10 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:28 %A_load_1 = load i10 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:31 %or_ln18_1 = or i10 %tmp, i10 1

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:32 %zext_ln18_1 = zext i10 %or_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:33 %B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:34 %B_load_1 = load i10 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:38 %B_load_2 = load i10 %B_addr_2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:41 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:42 %A_load_2 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:47 %or_ln18_2 = or i10 %trunc_ln13, i10 2

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:48 %zext_ln18_2 = zext i10 %or_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:49 %A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:50 %A_load_3 = load i10 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:59 %B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:60 %B_load_4 = load i10 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:11 %bitcast_ln15 = bitcast i32 %C_load

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:12 %sum = fmul i32 %bitcast_ln15, i32 1.96

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:15 %bitcast_ln18_2 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:16 %mul = fmul i32 %bitcast_ln18_2, i32 0.73

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:20 %bitcast_ln18_3 = bitcast i32 %B_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18_3"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:21 %mul2 = fmul i32 %bitcast_ln18_3, i32 0.73

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:29 %bitcast_ln18_4 = bitcast i32 %A_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln18_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:30 %mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:34 %B_load_1 = load i10 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:39 %bitcast_ln18_6 = bitcast i32 %B_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln18_6"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:40 %mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:42 %A_load_2 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:50 %A_load_3 = load i10 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:53 %or_ln18_3 = or i10 %tmp, i10 2

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:54 %zext_ln18_3 = zext i10 %or_ln18_3

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:55 %B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:56 %B_load_3 = load i10 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:60 %B_load_4 = load i10 %B_addr_4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:63 %A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:64 %A_load_4 = load i10 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:69 %or_ln18_4 = or i10 %trunc_ln13, i10 3

]]></Node>
<StgValue><ssdm name="or_ln18_4"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:70 %zext_ln18_4 = zext i10 %or_ln18_4

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:71 %A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:72 %A_load_5 = load i10 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:81 %B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:82 %B_load_6 = load i10 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="287" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:12 %sum = fmul i32 %bitcast_ln15, i32 1.96

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:16 %mul = fmul i32 %bitcast_ln18_2, i32 0.73

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:21 %mul2 = fmul i32 %bitcast_ln18_3, i32 0.73

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:30 %mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:40 %mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:51 %bitcast_ln18_8 = bitcast i32 %A_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln18_8"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:52 %mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:56 %B_load_3 = load i10 %B_addr_3

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:61 %bitcast_ln18_10 = bitcast i32 %B_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln18_10"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:62 %mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:64 %A_load_4 = load i10 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:72 %A_load_5 = load i10 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:75 %or_ln18_5 = or i10 %tmp, i10 3

]]></Node>
<StgValue><ssdm name="or_ln18_5"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:76 %zext_ln18_5 = zext i10 %or_ln18_5

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:77 %B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:78 %B_load_5 = load i10 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:82 %B_load_6 = load i10 %B_addr_6

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:85 %A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:86 %A_load_6 = load i10 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:91 %or_ln18_6 = or i10 %trunc_ln13, i10 4

]]></Node>
<StgValue><ssdm name="or_ln18_6"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:92 %zext_ln18_6 = zext i10 %or_ln18_6

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:93 %A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:94 %A_load_7 = load i10 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:103 %B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:104 %B_load_8 = load i10 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="312" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:12 %sum = fmul i32 %bitcast_ln15, i32 1.96

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:16 %mul = fmul i32 %bitcast_ln18_2, i32 0.73

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:21 %mul2 = fmul i32 %bitcast_ln18_3, i32 0.73

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:30 %mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:40 %mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:52 %mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:62 %mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:73 %bitcast_ln18_12 = bitcast i32 %A_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln18_12"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:74 %mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:78 %B_load_5 = load i10 %B_addr_5

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:83 %bitcast_ln18_14 = bitcast i32 %B_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln18_14"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:84 %mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:86 %A_load_6 = load i10 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:94 %A_load_7 = load i10 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:97 %or_ln18_7 = or i10 %tmp, i10 4

]]></Node>
<StgValue><ssdm name="or_ln18_7"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:98 %zext_ln18_7 = zext i10 %or_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:99 %B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:100 %B_load_7 = load i10 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:104 %B_load_8 = load i10 %B_addr_8

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:107 %A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:108 %A_load_8 = load i10 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:113 %or_ln18_8 = or i10 %trunc_ln13, i10 5

]]></Node>
<StgValue><ssdm name="or_ln18_8"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:114 %zext_ln18_8 = zext i10 %or_ln18_8

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:115 %A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:116 %A_load_9 = load i10 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:125 %B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:126 %B_load_10 = load i10 %B_addr_10

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="339" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:12 %sum = fmul i32 %bitcast_ln15, i32 1.96

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:16 %mul = fmul i32 %bitcast_ln18_2, i32 0.73

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:21 %mul2 = fmul i32 %bitcast_ln18_3, i32 0.73

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:30 %mul12_1 = fmul i32 %bitcast_ln18_4, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:40 %mul20_1 = fmul i32 %bitcast_ln18_6, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:52 %mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:62 %mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:74 %mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:84 %mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:95 %bitcast_ln18_16 = bitcast i32 %A_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln18_16"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:96 %mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:100 %B_load_7 = load i10 %B_addr_7

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:105 %bitcast_ln18_18 = bitcast i32 %B_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln18_18"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:106 %mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:108 %A_load_8 = load i10 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:116 %A_load_9 = load i10 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:119 %or_ln18_9 = or i10 %tmp, i10 5

]]></Node>
<StgValue><ssdm name="or_ln18_9"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:120 %zext_ln18_9 = zext i10 %or_ln18_9

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:121 %B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:122 %B_load_9 = load i10 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:126 %B_load_10 = load i10 %B_addr_10

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:129 %A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:130 %A_load_10 = load i10 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:135 %or_ln18_10 = or i10 %trunc_ln13, i10 6

]]></Node>
<StgValue><ssdm name="or_ln18_10"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:136 %zext_ln18_10 = zext i10 %or_ln18_10

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:137 %A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:138 %A_load_11 = load i10 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:147 %B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:148 %B_load_12 = load i10 %B_addr_12

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="368" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:17 %mul1 = fmul i32 %mul, i32 %bitcast_ln18_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:22 %mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:35 %bitcast_ln18_5 = bitcast i32 %B_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln18_5"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:36 %mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:43 %bitcast_ln18_7 = bitcast i32 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln18_7"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:44 %mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul24_1"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:52 %mul12_2 = fmul i32 %bitcast_ln18_8, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_2"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:62 %mul20_2 = fmul i32 %bitcast_ln18_10, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:74 %mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:84 %mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:96 %mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:106 %mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:117 %bitcast_ln18_20 = bitcast i32 %A_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln18_20"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:118 %mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:122 %B_load_9 = load i10 %B_addr_9

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:130 %A_load_10 = load i10 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:138 %A_load_11 = load i10 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:141 %or_ln18_11 = or i10 %tmp, i10 6

]]></Node>
<StgValue><ssdm name="or_ln18_11"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:142 %zext_ln18_11 = zext i10 %or_ln18_11

]]></Node>
<StgValue><ssdm name="zext_ln18_11"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:143 %B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:144 %B_load_11 = load i10 %B_addr_11

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:148 %B_load_12 = load i10 %B_addr_12

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:151 %A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:152 %A_load_12 = load i10 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:157 %or_ln18_12 = or i10 %trunc_ln13, i10 7

]]></Node>
<StgValue><ssdm name="or_ln18_12"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:158 %zext_ln18_12 = zext i10 %or_ln18_12

]]></Node>
<StgValue><ssdm name="zext_ln18_12"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:159 %A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:160 %A_load_13 = load i10 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:169 %B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:170 %B_load_14 = load i10 %B_addr_14

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="398" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:17 %mul1 = fmul i32 %mul, i32 %bitcast_ln18_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:22 %mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:36 %mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:44 %mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul24_1"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:57 %bitcast_ln18_9 = bitcast i32 %B_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln18_9"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:58 %mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:65 %bitcast_ln18_11 = bitcast i32 %A_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln18_11"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:66 %mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul24_2"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:74 %mul12_3 = fmul i32 %bitcast_ln18_12, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_3"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:84 %mul20_3 = fmul i32 %bitcast_ln18_14, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:96 %mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:106 %mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:118 %mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:127 %bitcast_ln18_22 = bitcast i32 %B_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln18_22"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:128 %mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:139 %bitcast_ln18_24 = bitcast i32 %A_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln18_24"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:140 %mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:144 %B_load_11 = load i10 %B_addr_11

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:149 %bitcast_ln18_26 = bitcast i32 %B_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln18_26"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:150 %mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:152 %A_load_12 = load i10 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:160 %A_load_13 = load i10 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:163 %or_ln18_13 = or i10 %tmp, i10 7

]]></Node>
<StgValue><ssdm name="or_ln18_13"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:164 %zext_ln18_13 = zext i10 %or_ln18_13

]]></Node>
<StgValue><ssdm name="zext_ln18_13"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:165 %B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:166 %B_load_13 = load i10 %B_addr_13

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:170 %B_load_14 = load i10 %B_addr_14

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:173 %A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:174 %A_load_14 = load i10 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:179 %or_ln18_14 = or i10 %trunc_ln13, i10 8

]]></Node>
<StgValue><ssdm name="or_ln18_14"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:180 %zext_ln18_14 = zext i10 %or_ln18_14

]]></Node>
<StgValue><ssdm name="zext_ln18_14"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:181 %A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:182 %A_load_15 = load i10 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:191 %B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:192 %B_load_16 = load i10 %B_addr_16

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="433" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:17 %mul1 = fmul i32 %mul, i32 %bitcast_ln18_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:22 %mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:36 %mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:44 %mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul24_1"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:58 %mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:66 %mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul24_2"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:79 %bitcast_ln18_13 = bitcast i32 %B_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln18_13"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:80 %mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:87 %bitcast_ln18_15 = bitcast i32 %A_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln18_15"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:88 %mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul24_3"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:96 %mul12_4 = fmul i32 %bitcast_ln18_16, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_4"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:106 %mul20_4 = fmul i32 %bitcast_ln18_18, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:118 %mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:128 %mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:140 %mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:150 %mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:161 %bitcast_ln18_28 = bitcast i32 %A_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln18_28"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:162 %mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:166 %B_load_13 = load i10 %B_addr_13

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:171 %bitcast_ln18_30 = bitcast i32 %B_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln18_30"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:172 %mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:174 %A_load_14 = load i10 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:182 %A_load_15 = load i10 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:185 %or_ln18_15 = or i10 %tmp, i10 8

]]></Node>
<StgValue><ssdm name="or_ln18_15"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:186 %zext_ln18_15 = zext i10 %or_ln18_15

]]></Node>
<StgValue><ssdm name="zext_ln18_15"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:187 %B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln18_15

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:188 %B_load_15 = load i10 %B_addr_15

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:192 %B_load_16 = load i10 %B_addr_16

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:195 %A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:196 %A_load_16 = load i10 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:201 %or_ln18_16 = or i10 %trunc_ln13, i10 9

]]></Node>
<StgValue><ssdm name="or_ln18_16"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:202 %zext_ln18_16 = zext i10 %or_ln18_16

]]></Node>
<StgValue><ssdm name="zext_ln18_16"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:203 %A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:204 %A_load_17 = load i10 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:213 %B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln18_16

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:214 %B_load_18 = load i10 %B_addr_18

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="469" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:17 %mul1 = fmul i32 %mul, i32 %bitcast_ln18_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:22 %mul3 = fmul i32 %mul2, i32 %bitcast_ln18_1_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:36 %mul16_1 = fmul i32 %mul12_1, i32 %bitcast_ln18_5

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:44 %mul24_1 = fmul i32 %mul20_1, i32 %bitcast_ln18_7

]]></Node>
<StgValue><ssdm name="mul24_1"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:58 %mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:66 %mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul24_2"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:80 %mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:88 %mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul24_3"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:101 %bitcast_ln18_17 = bitcast i32 %B_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln18_17"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:102 %mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:109 %bitcast_ln18_19 = bitcast i32 %A_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln18_19"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:110 %mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul24_4"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:118 %mul12_5 = fmul i32 %bitcast_ln18_20, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_5"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:128 %mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:140 %mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:150 %mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:162 %mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:172 %mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:183 %bitcast_ln18_32 = bitcast i32 %A_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln18_32"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:184 %mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:188 %B_load_15 = load i10 %B_addr_15

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:193 %bitcast_ln18_34 = bitcast i32 %B_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln18_34"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:194 %mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:196 %A_load_16 = load i10 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:204 %A_load_17 = load i10 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:207 %or_ln18_17 = or i10 %tmp, i10 9

]]></Node>
<StgValue><ssdm name="or_ln18_17"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:208 %zext_ln18_17 = zext i10 %or_ln18_17

]]></Node>
<StgValue><ssdm name="zext_ln18_17"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:209 %B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln18_17

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:210 %B_load_17 = load i10 %B_addr_17

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:214 %B_load_18 = load i10 %B_addr_18

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:217 %A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln18_17

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:218 %A_load_18 = load i10 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:223 %or_ln18_18 = or i10 %trunc_ln13, i10 10

]]></Node>
<StgValue><ssdm name="or_ln18_18"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:224 %zext_ln18_18 = zext i10 %or_ln18_18

]]></Node>
<StgValue><ssdm name="zext_ln18_18"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:225 %A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln18_18

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:226 %A_load_19 = load i10 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:235 %B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln18_18

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:236 %B_load_20 = load i10 %B_addr_20

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="507" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:23 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:45 %add25_1 = fadd i32 %mul16_1, i32 %mul24_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:58 %mul16_2 = fmul i32 %mul12_2, i32 %bitcast_ln18_9

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:66 %mul24_2 = fmul i32 %mul20_2, i32 %bitcast_ln18_11

]]></Node>
<StgValue><ssdm name="mul24_2"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:80 %mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:88 %mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul24_3"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:102 %mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:110 %mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul24_4"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:123 %bitcast_ln18_21 = bitcast i32 %B_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln18_21"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:124 %mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:128 %mul20_5 = fmul i32 %bitcast_ln18_22, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:140 %mul12_6 = fmul i32 %bitcast_ln18_24, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_6"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:150 %mul20_6 = fmul i32 %bitcast_ln18_26, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:162 %mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:172 %mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:184 %mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:194 %mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:205 %bitcast_ln18_36 = bitcast i32 %A_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln18_36"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:206 %mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:210 %B_load_17 = load i10 %B_addr_17

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:215 %bitcast_ln18_38 = bitcast i32 %B_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln18_38"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:216 %mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:218 %A_load_18 = load i10 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:226 %A_load_19 = load i10 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:229 %or_ln18_19 = or i10 %tmp, i10 10

]]></Node>
<StgValue><ssdm name="or_ln18_19"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:230 %zext_ln18_19 = zext i10 %or_ln18_19

]]></Node>
<StgValue><ssdm name="zext_ln18_19"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:231 %B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln18_19

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:232 %B_load_19 = load i10 %B_addr_19

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:236 %B_load_20 = load i10 %B_addr_20

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:239 %A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln18_19

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:240 %A_load_20 = load i10 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:245 %or_ln18_20 = or i10 %trunc_ln13, i10 11

]]></Node>
<StgValue><ssdm name="or_ln18_20"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:246 %zext_ln18_20 = zext i10 %or_ln18_20

]]></Node>
<StgValue><ssdm name="zext_ln18_20"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:247 %A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln18_20

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:248 %A_load_21 = load i10 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:257 %B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln18_20

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:258 %B_load_22 = load i10 %B_addr_22

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="544" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:23 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:45 %add25_1 = fadd i32 %mul16_1, i32 %mul24_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:67 %add25_2 = fadd i32 %mul16_2, i32 %mul24_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:80 %mul16_3 = fmul i32 %mul12_3, i32 %bitcast_ln18_13

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:88 %mul24_3 = fmul i32 %mul20_3, i32 %bitcast_ln18_15

]]></Node>
<StgValue><ssdm name="mul24_3"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:102 %mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:110 %mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul24_4"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:124 %mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:131 %bitcast_ln18_23 = bitcast i32 %A_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln18_23"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:132 %mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul24_5"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:145 %bitcast_ln18_25 = bitcast i32 %B_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln18_25"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:146 %mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:153 %bitcast_ln18_27 = bitcast i32 %A_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln18_27"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:154 %mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27

]]></Node>
<StgValue><ssdm name="mul24_6"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:162 %mul12_7 = fmul i32 %bitcast_ln18_28, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_7"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:172 %mul20_7 = fmul i32 %bitcast_ln18_30, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:184 %mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:194 %mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:206 %mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:216 %mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:227 %bitcast_ln18_40 = bitcast i32 %A_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln18_40"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:228 %mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:232 %B_load_19 = load i10 %B_addr_19

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:237 %bitcast_ln18_42 = bitcast i32 %B_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln18_42"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:238 %mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:240 %A_load_20 = load i10 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:248 %A_load_21 = load i10 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:251 %or_ln18_21 = or i10 %tmp, i10 11

]]></Node>
<StgValue><ssdm name="or_ln18_21"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:252 %zext_ln18_21 = zext i10 %or_ln18_21

]]></Node>
<StgValue><ssdm name="zext_ln18_21"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:253 %B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln18_21

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:254 %B_load_21 = load i10 %B_addr_21

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:258 %B_load_22 = load i10 %B_addr_22

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:261 %A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln18_21

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:262 %A_load_22 = load i10 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:267 %or_ln18_22 = or i10 %trunc_ln13, i10 12

]]></Node>
<StgValue><ssdm name="or_ln18_22"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:268 %zext_ln18_22 = zext i10 %or_ln18_22

]]></Node>
<StgValue><ssdm name="zext_ln18_22"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:269 %A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln18_22

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:270 %A_load_23 = load i10 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:279 %B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln18_22

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:280 %B_load_24 = load i10 %B_addr_24

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="584" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:23 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:45 %add25_1 = fadd i32 %mul16_1, i32 %mul24_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:67 %add25_2 = fadd i32 %mul16_2, i32 %mul24_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:89 %add25_3 = fadd i32 %mul16_3, i32 %mul24_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:102 %mul16_4 = fmul i32 %mul12_4, i32 %bitcast_ln18_17

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:110 %mul24_4 = fmul i32 %mul20_4, i32 %bitcast_ln18_19

]]></Node>
<StgValue><ssdm name="mul24_4"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:124 %mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:132 %mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul24_5"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:146 %mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:154 %mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27

]]></Node>
<StgValue><ssdm name="mul24_6"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:167 %bitcast_ln18_29 = bitcast i32 %B_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln18_29"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:168 %mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:175 %bitcast_ln18_31 = bitcast i32 %A_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln18_31"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:176 %mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31

]]></Node>
<StgValue><ssdm name="mul24_7"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:184 %mul12_8 = fmul i32 %bitcast_ln18_32, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_8"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:194 %mul20_8 = fmul i32 %bitcast_ln18_34, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:206 %mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:216 %mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:228 %mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:238 %mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:249 %bitcast_ln18_44 = bitcast i32 %A_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln18_44"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:250 %mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:254 %B_load_21 = load i10 %B_addr_21

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:259 %bitcast_ln18_46 = bitcast i32 %B_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln18_46"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:260 %mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:262 %A_load_22 = load i10 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:270 %A_load_23 = load i10 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:273 %or_ln18_23 = or i10 %tmp, i10 12

]]></Node>
<StgValue><ssdm name="or_ln18_23"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:274 %zext_ln18_23 = zext i10 %or_ln18_23

]]></Node>
<StgValue><ssdm name="zext_ln18_23"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:275 %B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln18_23

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:276 %B_load_23 = load i10 %B_addr_23

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:280 %B_load_24 = load i10 %B_addr_24

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:283 %A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln18_23

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:284 %A_load_24 = load i10 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:289 %or_ln18_24 = or i10 %trunc_ln13, i10 13

]]></Node>
<StgValue><ssdm name="or_ln18_24"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:290 %zext_ln18_24 = zext i10 %or_ln18_24

]]></Node>
<StgValue><ssdm name="zext_ln18_24"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:291 %A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln18_24

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:292 %A_load_25 = load i10 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:301 %B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln18_24

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:302 %B_load_26 = load i10 %B_addr_26

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="624" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:23 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:45 %add25_1 = fadd i32 %mul16_1, i32 %mul24_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:67 %add25_2 = fadd i32 %mul16_2, i32 %mul24_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:89 %add25_3 = fadd i32 %mul16_3, i32 %mul24_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:111 %add25_4 = fadd i32 %mul16_4, i32 %mul24_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:124 %mul16_5 = fmul i32 %mul12_5, i32 %bitcast_ln18_21

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:132 %mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul24_5"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:146 %mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:154 %mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27

]]></Node>
<StgValue><ssdm name="mul24_6"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:168 %mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:176 %mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31

]]></Node>
<StgValue><ssdm name="mul24_7"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:189 %bitcast_ln18_33 = bitcast i32 %B_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln18_33"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:190 %mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:197 %bitcast_ln18_35 = bitcast i32 %A_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln18_35"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:198 %mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35

]]></Node>
<StgValue><ssdm name="mul24_8"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:206 %mul12_9 = fmul i32 %bitcast_ln18_36, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_9"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:216 %mul20_9 = fmul i32 %bitcast_ln18_38, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:228 %mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:238 %mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:250 %mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:260 %mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:271 %bitcast_ln18_48 = bitcast i32 %A_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln18_48"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:272 %mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:276 %B_load_23 = load i10 %B_addr_23

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:281 %bitcast_ln18_50 = bitcast i32 %B_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln18_50"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:282 %mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:284 %A_load_24 = load i10 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:292 %A_load_25 = load i10 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:295 %or_ln18_25 = or i10 %tmp, i10 13

]]></Node>
<StgValue><ssdm name="or_ln18_25"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:296 %zext_ln18_25 = zext i10 %or_ln18_25

]]></Node>
<StgValue><ssdm name="zext_ln18_25"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:297 %B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln18_25

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:298 %B_load_25 = load i10 %B_addr_25

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:302 %B_load_26 = load i10 %B_addr_26

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:305 %A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln18_25

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:306 %A_load_26 = load i10 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:311 %or_ln18_26 = or i10 %trunc_ln13, i10 14

]]></Node>
<StgValue><ssdm name="or_ln18_26"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:312 %zext_ln18_26 = zext i10 %or_ln18_26

]]></Node>
<StgValue><ssdm name="zext_ln18_26"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:313 %A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln18_26

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:314 %A_load_27 = load i10 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:323 %B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln18_26

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:324 %B_load_28 = load i10 %B_addr_28

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="665" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:23 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:45 %add25_1 = fadd i32 %mul16_1, i32 %mul24_1

]]></Node>
<StgValue><ssdm name="add25_1"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:67 %add25_2 = fadd i32 %mul16_2, i32 %mul24_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:89 %add25_3 = fadd i32 %mul16_3, i32 %mul24_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:111 %add25_4 = fadd i32 %mul16_4, i32 %mul24_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:132 %mul24_5 = fmul i32 %mul20_5, i32 %bitcast_ln18_23

]]></Node>
<StgValue><ssdm name="mul24_5"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:146 %mul16_6 = fmul i32 %mul12_6, i32 %bitcast_ln18_25

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:154 %mul24_6 = fmul i32 %mul20_6, i32 %bitcast_ln18_27

]]></Node>
<StgValue><ssdm name="mul24_6"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:168 %mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:176 %mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31

]]></Node>
<StgValue><ssdm name="mul24_7"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:190 %mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:198 %mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35

]]></Node>
<StgValue><ssdm name="mul24_8"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:211 %bitcast_ln18_37 = bitcast i32 %B_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln18_37"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:212 %mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:219 %bitcast_ln18_39 = bitcast i32 %A_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln18_39"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:220 %mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39

]]></Node>
<StgValue><ssdm name="mul24_9"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:228 %mul12_s = fmul i32 %bitcast_ln18_40, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_s"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:238 %mul20_s = fmul i32 %bitcast_ln18_42, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="683" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:250 %mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="684" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:260 %mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="685" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:272 %mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="686" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:282 %mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="687" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:293 %bitcast_ln18_52 = bitcast i32 %A_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln18_52"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:294 %mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="689" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:298 %B_load_25 = load i10 %B_addr_25

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="690" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:303 %bitcast_ln18_54 = bitcast i32 %B_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln18_54"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:304 %mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:306 %A_load_26 = load i10 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:314 %A_load_27 = load i10 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:317 %or_ln18_27 = or i10 %tmp, i10 14

]]></Node>
<StgValue><ssdm name="or_ln18_27"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:318 %zext_ln18_27 = zext i10 %or_ln18_27

]]></Node>
<StgValue><ssdm name="zext_ln18_27"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:319 %B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln18_27

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:320 %B_load_27 = load i10 %B_addr_27

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:324 %B_load_28 = load i10 %B_addr_28

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:327 %A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln18_27

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:328 %A_load_28 = load i10 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:333 %or_ln18_28 = or i10 %trunc_ln13, i10 15

]]></Node>
<StgValue><ssdm name="or_ln18_28"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:334 %zext_ln18_28 = zext i10 %or_ln18_28

]]></Node>
<StgValue><ssdm name="zext_ln18_28"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:335 %A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln18_28

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:336 %A_load_29 = load i10 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:345 %B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln18_28

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:346 %B_load_30 = load i10 %B_addr_30

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="707" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:24 %sum_1 = fadd i32 %sum, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:67 %add25_2 = fadd i32 %mul16_2, i32 %mul24_2

]]></Node>
<StgValue><ssdm name="add25_2"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:89 %add25_3 = fadd i32 %mul16_3, i32 %mul24_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:111 %add25_4 = fadd i32 %mul16_4, i32 %mul24_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:133 %add25_5 = fadd i32 %mul16_5, i32 %mul24_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:168 %mul16_7 = fmul i32 %mul12_7, i32 %bitcast_ln18_29

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:176 %mul24_7 = fmul i32 %mul20_7, i32 %bitcast_ln18_31

]]></Node>
<StgValue><ssdm name="mul24_7"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:190 %mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:198 %mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35

]]></Node>
<StgValue><ssdm name="mul24_8"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:212 %mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:220 %mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39

]]></Node>
<StgValue><ssdm name="mul24_9"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:233 %bitcast_ln18_41 = bitcast i32 %B_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln18_41"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:234 %mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:241 %bitcast_ln18_43 = bitcast i32 %A_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln18_43"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:242 %mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43

]]></Node>
<StgValue><ssdm name="mul24_s"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:250 %mul12_10 = fmul i32 %bitcast_ln18_44, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_10"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:260 %mul20_10 = fmul i32 %bitcast_ln18_46, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:272 %mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:282 %mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:294 %mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:304 %mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:315 %bitcast_ln18_56 = bitcast i32 %A_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln18_56"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:316 %mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:320 %B_load_27 = load i10 %B_addr_27

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:325 %bitcast_ln18_58 = bitcast i32 %B_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln18_58"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:326 %mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:328 %A_load_28 = load i10 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:336 %A_load_29 = load i10 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:339 %or_ln18_29 = or i10 %tmp, i10 15

]]></Node>
<StgValue><ssdm name="or_ln18_29"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:340 %zext_ln18_29 = zext i10 %or_ln18_29

]]></Node>
<StgValue><ssdm name="zext_ln18_29"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:341 %B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln18_29

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:342 %B_load_29 = load i10 %B_addr_29

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:346 %B_load_30 = load i10 %B_addr_30

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:349 %A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln18_29

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:350 %A_load_30 = load i10 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:355 %or_ln18_30 = or i10 %trunc_ln13, i10 16

]]></Node>
<StgValue><ssdm name="or_ln18_30"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:356 %zext_ln18_30 = zext i10 %or_ln18_30

]]></Node>
<StgValue><ssdm name="zext_ln18_30"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:357 %A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln18_30

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="745" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:358 %A_load_31 = load i10 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:367 %B_addr_32 = getelementptr i32 %B, i64 0, i64 %zext_ln18_30

]]></Node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:368 %B_load_32 = load i10 %B_addr_32

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="748" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:24 %sum_1 = fadd i32 %sum, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:89 %add25_3 = fadd i32 %mul16_3, i32 %mul24_3

]]></Node>
<StgValue><ssdm name="add25_3"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:111 %add25_4 = fadd i32 %mul16_4, i32 %mul24_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:133 %add25_5 = fadd i32 %mul16_5, i32 %mul24_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:155 %add25_6 = fadd i32 %mul16_6, i32 %mul24_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:177 %add25_7 = fadd i32 %mul16_7, i32 %mul24_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:190 %mul16_8 = fmul i32 %mul12_8, i32 %bitcast_ln18_33

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="755" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:198 %mul24_8 = fmul i32 %mul20_8, i32 %bitcast_ln18_35

]]></Node>
<StgValue><ssdm name="mul24_8"/></StgValue>
</operation>

<operation id="756" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:212 %mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="757" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:220 %mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39

]]></Node>
<StgValue><ssdm name="mul24_9"/></StgValue>
</operation>

<operation id="758" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:234 %mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="759" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:242 %mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43

]]></Node>
<StgValue><ssdm name="mul24_s"/></StgValue>
</operation>

<operation id="760" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:255 %bitcast_ln18_45 = bitcast i32 %B_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln18_45"/></StgValue>
</operation>

<operation id="761" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:256 %mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="762" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:263 %bitcast_ln18_47 = bitcast i32 %A_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln18_47"/></StgValue>
</operation>

<operation id="763" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:264 %mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47

]]></Node>
<StgValue><ssdm name="mul24_10"/></StgValue>
</operation>

<operation id="764" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:272 %mul12_11 = fmul i32 %bitcast_ln18_48, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_11"/></StgValue>
</operation>

<operation id="765" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:282 %mul20_11 = fmul i32 %bitcast_ln18_50, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="766" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:294 %mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="767" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:304 %mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="768" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:316 %mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="769" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:326 %mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="770" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:337 %bitcast_ln18_60 = bitcast i32 %A_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln18_60"/></StgValue>
</operation>

<operation id="771" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:338 %mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="772" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:342 %B_load_29 = load i10 %B_addr_29

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="773" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:347 %bitcast_ln18_62 = bitcast i32 %B_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln18_62"/></StgValue>
</operation>

<operation id="774" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:348 %mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="775" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:350 %A_load_30 = load i10 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="776" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:358 %A_load_31 = load i10 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="777" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:361 %or_ln18_31 = or i10 %tmp, i10 16

]]></Node>
<StgValue><ssdm name="or_ln18_31"/></StgValue>
</operation>

<operation id="778" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:362 %zext_ln18_31 = zext i10 %or_ln18_31

]]></Node>
<StgValue><ssdm name="zext_ln18_31"/></StgValue>
</operation>

<operation id="779" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:363 %B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln18_31

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="780" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:364 %B_load_31 = load i10 %B_addr_31

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="781" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:368 %B_load_32 = load i10 %B_addr_32

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="782" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:371 %A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln18_31

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="783" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:372 %A_load_32 = load i10 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="784" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:377 %or_ln18_32 = or i10 %trunc_ln13, i10 17

]]></Node>
<StgValue><ssdm name="or_ln18_32"/></StgValue>
</operation>

<operation id="785" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:378 %zext_ln18_32 = zext i10 %or_ln18_32

]]></Node>
<StgValue><ssdm name="zext_ln18_32"/></StgValue>
</operation>

<operation id="786" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:379 %A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln18_32

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="787" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:380 %A_load_33 = load i10 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="788" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:389 %B_addr_34 = getelementptr i32 %B, i64 0, i64 %zext_ln18_32

]]></Node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="789" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:390 %B_load_34 = load i10 %B_addr_34

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="790" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:24 %sum_1 = fadd i32 %sum, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="791" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:111 %add25_4 = fadd i32 %mul16_4, i32 %mul24_4

]]></Node>
<StgValue><ssdm name="add25_4"/></StgValue>
</operation>

<operation id="792" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:133 %add25_5 = fadd i32 %mul16_5, i32 %mul24_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="793" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:155 %add25_6 = fadd i32 %mul16_6, i32 %mul24_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="794" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:177 %add25_7 = fadd i32 %mul16_7, i32 %mul24_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="795" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:199 %add25_8 = fadd i32 %mul16_8, i32 %mul24_8

]]></Node>
<StgValue><ssdm name="add25_8"/></StgValue>
</operation>

<operation id="796" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:212 %mul16_9 = fmul i32 %mul12_9, i32 %bitcast_ln18_37

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="797" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:220 %mul24_9 = fmul i32 %mul20_9, i32 %bitcast_ln18_39

]]></Node>
<StgValue><ssdm name="mul24_9"/></StgValue>
</operation>

<operation id="798" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:234 %mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="799" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:242 %mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43

]]></Node>
<StgValue><ssdm name="mul24_s"/></StgValue>
</operation>

<operation id="800" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:256 %mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="801" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:264 %mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47

]]></Node>
<StgValue><ssdm name="mul24_10"/></StgValue>
</operation>

<operation id="802" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:277 %bitcast_ln18_49 = bitcast i32 %B_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln18_49"/></StgValue>
</operation>

<operation id="803" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:278 %mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="804" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:285 %bitcast_ln18_51 = bitcast i32 %A_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln18_51"/></StgValue>
</operation>

<operation id="805" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:286 %mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51

]]></Node>
<StgValue><ssdm name="mul24_11"/></StgValue>
</operation>

<operation id="806" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:294 %mul12_12 = fmul i32 %bitcast_ln18_52, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_12"/></StgValue>
</operation>

<operation id="807" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:304 %mul20_12 = fmul i32 %bitcast_ln18_54, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="808" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:316 %mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="809" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:326 %mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="810" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:338 %mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="811" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:348 %mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="812" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:359 %bitcast_ln18_64 = bitcast i32 %A_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln18_64"/></StgValue>
</operation>

<operation id="813" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:360 %mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="814" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:364 %B_load_31 = load i10 %B_addr_31

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="815" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:369 %bitcast_ln18_66 = bitcast i32 %B_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln18_66"/></StgValue>
</operation>

<operation id="816" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:370 %mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="817" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:372 %A_load_32 = load i10 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="818" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:380 %A_load_33 = load i10 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="819" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:383 %or_ln18_33 = or i10 %tmp, i10 17

]]></Node>
<StgValue><ssdm name="or_ln18_33"/></StgValue>
</operation>

<operation id="820" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:384 %zext_ln18_33 = zext i10 %or_ln18_33

]]></Node>
<StgValue><ssdm name="zext_ln18_33"/></StgValue>
</operation>

<operation id="821" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:385 %B_addr_33 = getelementptr i32 %B, i64 0, i64 %zext_ln18_33

]]></Node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="822" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:386 %B_load_33 = load i10 %B_addr_33

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="823" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:390 %B_load_34 = load i10 %B_addr_34

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="824" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:393 %A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln18_33

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="825" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:394 %A_load_34 = load i10 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="826" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:399 %or_ln18_34 = or i10 %trunc_ln13, i10 18

]]></Node>
<StgValue><ssdm name="or_ln18_34"/></StgValue>
</operation>

<operation id="827" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:400 %zext_ln18_34 = zext i10 %or_ln18_34

]]></Node>
<StgValue><ssdm name="zext_ln18_34"/></StgValue>
</operation>

<operation id="828" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:401 %A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln18_34

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="829" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:402 %A_load_35 = load i10 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="830" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:411 %B_addr_36 = getelementptr i32 %B, i64 0, i64 %zext_ln18_34

]]></Node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="831" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:412 %B_load_36 = load i10 %B_addr_36

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="832" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:24 %sum_1 = fadd i32 %sum, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="833" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:133 %add25_5 = fadd i32 %mul16_5, i32 %mul24_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="834" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:155 %add25_6 = fadd i32 %mul16_6, i32 %mul24_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="835" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:177 %add25_7 = fadd i32 %mul16_7, i32 %mul24_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="836" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:199 %add25_8 = fadd i32 %mul16_8, i32 %mul24_8

]]></Node>
<StgValue><ssdm name="add25_8"/></StgValue>
</operation>

<operation id="837" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:221 %add25_9 = fadd i32 %mul16_9, i32 %mul24_9

]]></Node>
<StgValue><ssdm name="add25_9"/></StgValue>
</operation>

<operation id="838" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:234 %mul16_s = fmul i32 %mul12_s, i32 %bitcast_ln18_41

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="839" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:242 %mul24_s = fmul i32 %mul20_s, i32 %bitcast_ln18_43

]]></Node>
<StgValue><ssdm name="mul24_s"/></StgValue>
</operation>

<operation id="840" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:256 %mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="841" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:264 %mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47

]]></Node>
<StgValue><ssdm name="mul24_10"/></StgValue>
</operation>

<operation id="842" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:278 %mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="843" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:286 %mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51

]]></Node>
<StgValue><ssdm name="mul24_11"/></StgValue>
</operation>

<operation id="844" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:299 %bitcast_ln18_53 = bitcast i32 %B_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln18_53"/></StgValue>
</operation>

<operation id="845" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:300 %mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="846" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:307 %bitcast_ln18_55 = bitcast i32 %A_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln18_55"/></StgValue>
</operation>

<operation id="847" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:308 %mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55

]]></Node>
<StgValue><ssdm name="mul24_12"/></StgValue>
</operation>

<operation id="848" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:316 %mul12_13 = fmul i32 %bitcast_ln18_56, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_13"/></StgValue>
</operation>

<operation id="849" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:326 %mul20_13 = fmul i32 %bitcast_ln18_58, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="850" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:338 %mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="851" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:348 %mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="852" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:360 %mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="853" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:370 %mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="854" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:381 %bitcast_ln18_68 = bitcast i32 %A_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln18_68"/></StgValue>
</operation>

<operation id="855" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:382 %mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="856" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:386 %B_load_33 = load i10 %B_addr_33

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="857" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:391 %bitcast_ln18_70 = bitcast i32 %B_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln18_70"/></StgValue>
</operation>

<operation id="858" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:392 %mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="859" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:394 %A_load_34 = load i10 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="860" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:402 %A_load_35 = load i10 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="861" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:405 %or_ln18_35 = or i10 %tmp, i10 18

]]></Node>
<StgValue><ssdm name="or_ln18_35"/></StgValue>
</operation>

<operation id="862" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:406 %zext_ln18_35 = zext i10 %or_ln18_35

]]></Node>
<StgValue><ssdm name="zext_ln18_35"/></StgValue>
</operation>

<operation id="863" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:407 %B_addr_35 = getelementptr i32 %B, i64 0, i64 %zext_ln18_35

]]></Node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="864" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:408 %B_load_35 = load i10 %B_addr_35

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="865" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:412 %B_load_36 = load i10 %B_addr_36

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="866" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:415 %A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln18_35

]]></Node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="867" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:416 %A_load_36 = load i10 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="868" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:421 %or_ln18_36 = or i10 %trunc_ln13, i10 19

]]></Node>
<StgValue><ssdm name="or_ln18_36"/></StgValue>
</operation>

<operation id="869" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:422 %zext_ln18_36 = zext i10 %or_ln18_36

]]></Node>
<StgValue><ssdm name="zext_ln18_36"/></StgValue>
</operation>

<operation id="870" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:423 %A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln18_36

]]></Node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="871" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:424 %A_load_37 = load i10 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="872" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:433 %B_addr_38 = getelementptr i32 %B, i64 0, i64 %zext_ln18_36

]]></Node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="873" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:434 %B_load_38 = load i10 %B_addr_38

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="874" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:24 %sum_1 = fadd i32 %sum, i32 %add

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="875" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:133 %add25_5 = fadd i32 %mul16_5, i32 %mul24_5

]]></Node>
<StgValue><ssdm name="add25_5"/></StgValue>
</operation>

<operation id="876" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:155 %add25_6 = fadd i32 %mul16_6, i32 %mul24_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="877" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:177 %add25_7 = fadd i32 %mul16_7, i32 %mul24_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="878" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:199 %add25_8 = fadd i32 %mul16_8, i32 %mul24_8

]]></Node>
<StgValue><ssdm name="add25_8"/></StgValue>
</operation>

<operation id="879" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:221 %add25_9 = fadd i32 %mul16_9, i32 %mul24_9

]]></Node>
<StgValue><ssdm name="add25_9"/></StgValue>
</operation>

<operation id="880" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:243 %add25_s = fadd i32 %mul16_s, i32 %mul24_s

]]></Node>
<StgValue><ssdm name="add25_s"/></StgValue>
</operation>

<operation id="881" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:256 %mul16_10 = fmul i32 %mul12_10, i32 %bitcast_ln18_45

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="882" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:264 %mul24_10 = fmul i32 %mul20_10, i32 %bitcast_ln18_47

]]></Node>
<StgValue><ssdm name="mul24_10"/></StgValue>
</operation>

<operation id="883" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:278 %mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="884" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:286 %mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51

]]></Node>
<StgValue><ssdm name="mul24_11"/></StgValue>
</operation>

<operation id="885" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:300 %mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="886" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:308 %mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55

]]></Node>
<StgValue><ssdm name="mul24_12"/></StgValue>
</operation>

<operation id="887" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:321 %bitcast_ln18_57 = bitcast i32 %B_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln18_57"/></StgValue>
</operation>

<operation id="888" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:322 %mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="889" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:329 %bitcast_ln18_59 = bitcast i32 %A_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln18_59"/></StgValue>
</operation>

<operation id="890" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:330 %mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59

]]></Node>
<StgValue><ssdm name="mul24_13"/></StgValue>
</operation>

<operation id="891" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:338 %mul12_14 = fmul i32 %bitcast_ln18_60, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_14"/></StgValue>
</operation>

<operation id="892" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:348 %mul20_14 = fmul i32 %bitcast_ln18_62, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="893" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:360 %mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="894" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:370 %mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="895" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:382 %mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="896" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:392 %mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="897" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:403 %bitcast_ln18_72 = bitcast i32 %A_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln18_72"/></StgValue>
</operation>

<operation id="898" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:404 %mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="899" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:408 %B_load_35 = load i10 %B_addr_35

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="900" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:413 %bitcast_ln18_74 = bitcast i32 %B_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln18_74"/></StgValue>
</operation>

<operation id="901" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:414 %mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="902" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:416 %A_load_36 = load i10 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="903" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:424 %A_load_37 = load i10 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="904" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:427 %or_ln18_37 = or i10 %tmp, i10 19

]]></Node>
<StgValue><ssdm name="or_ln18_37"/></StgValue>
</operation>

<operation id="905" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:428 %zext_ln18_37 = zext i10 %or_ln18_37

]]></Node>
<StgValue><ssdm name="zext_ln18_37"/></StgValue>
</operation>

<operation id="906" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:429 %B_addr_37 = getelementptr i32 %B, i64 0, i64 %zext_ln18_37

]]></Node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="907" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:430 %B_load_37 = load i10 %B_addr_37

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="908" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:434 %B_load_38 = load i10 %B_addr_38

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="909" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:437 %A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln18_37

]]></Node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="910" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:438 %A_load_38 = load i10 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="911" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:443 %or_ln18_38 = or i10 %trunc_ln13, i10 20

]]></Node>
<StgValue><ssdm name="or_ln18_38"/></StgValue>
</operation>

<operation id="912" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:444 %zext_ln18_38 = zext i10 %or_ln18_38

]]></Node>
<StgValue><ssdm name="zext_ln18_38"/></StgValue>
</operation>

<operation id="913" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:445 %A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln18_38

]]></Node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="914" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:446 %A_load_39 = load i10 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="915" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:455 %B_addr_40 = getelementptr i32 %B, i64 0, i64 %zext_ln18_38

]]></Node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="916" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:456 %B_load_40 = load i10 %B_addr_40

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="917" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:46 %sum_2 = fadd i32 %sum_1, i32 %add25_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:155 %add25_6 = fadd i32 %mul16_6, i32 %mul24_6

]]></Node>
<StgValue><ssdm name="add25_6"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:177 %add25_7 = fadd i32 %mul16_7, i32 %mul24_7

]]></Node>
<StgValue><ssdm name="add25_7"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:199 %add25_8 = fadd i32 %mul16_8, i32 %mul24_8

]]></Node>
<StgValue><ssdm name="add25_8"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:221 %add25_9 = fadd i32 %mul16_9, i32 %mul24_9

]]></Node>
<StgValue><ssdm name="add25_9"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:243 %add25_s = fadd i32 %mul16_s, i32 %mul24_s

]]></Node>
<StgValue><ssdm name="add25_s"/></StgValue>
</operation>

<operation id="923" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:265 %add25_10 = fadd i32 %mul16_10, i32 %mul24_10

]]></Node>
<StgValue><ssdm name="add25_10"/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:278 %mul16_11 = fmul i32 %mul12_11, i32 %bitcast_ln18_49

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:286 %mul24_11 = fmul i32 %mul20_11, i32 %bitcast_ln18_51

]]></Node>
<StgValue><ssdm name="mul24_11"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:300 %mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="927" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:308 %mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55

]]></Node>
<StgValue><ssdm name="mul24_12"/></StgValue>
</operation>

<operation id="928" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:322 %mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="929" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:330 %mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59

]]></Node>
<StgValue><ssdm name="mul24_13"/></StgValue>
</operation>

<operation id="930" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:343 %bitcast_ln18_61 = bitcast i32 %B_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln18_61"/></StgValue>
</operation>

<operation id="931" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:344 %mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="932" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:351 %bitcast_ln18_63 = bitcast i32 %A_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln18_63"/></StgValue>
</operation>

<operation id="933" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:352 %mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63

]]></Node>
<StgValue><ssdm name="mul24_14"/></StgValue>
</operation>

<operation id="934" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:360 %mul12_15 = fmul i32 %bitcast_ln18_64, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_15"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:370 %mul20_15 = fmul i32 %bitcast_ln18_66, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:382 %mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:392 %mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:404 %mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="939" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:414 %mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:425 %bitcast_ln18_76 = bitcast i32 %A_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln18_76"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:426 %mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:430 %B_load_37 = load i10 %B_addr_37

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:435 %bitcast_ln18_78 = bitcast i32 %B_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln18_78"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:436 %mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="945" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:438 %A_load_38 = load i10 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:446 %A_load_39 = load i10 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:449 %or_ln18_39 = or i10 %tmp, i10 20

]]></Node>
<StgValue><ssdm name="or_ln18_39"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:450 %zext_ln18_39 = zext i10 %or_ln18_39

]]></Node>
<StgValue><ssdm name="zext_ln18_39"/></StgValue>
</operation>

<operation id="949" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:451 %B_addr_39 = getelementptr i32 %B, i64 0, i64 %zext_ln18_39

]]></Node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="950" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:452 %B_load_39 = load i10 %B_addr_39

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="951" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:456 %B_load_40 = load i10 %B_addr_40

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="952" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:459 %A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln18_39

]]></Node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="953" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:460 %A_load_40 = load i10 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="954" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:465 %or_ln18_40 = or i10 %trunc_ln13, i10 21

]]></Node>
<StgValue><ssdm name="or_ln18_40"/></StgValue>
</operation>

<operation id="955" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:466 %zext_ln18_40 = zext i10 %or_ln18_40

]]></Node>
<StgValue><ssdm name="zext_ln18_40"/></StgValue>
</operation>

<operation id="956" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:467 %A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln18_40

]]></Node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="957" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:468 %A_load_41 = load i10 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="958" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:477 %B_addr_42 = getelementptr i32 %B, i64 0, i64 %zext_ln18_40

]]></Node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="959" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:478 %B_load_42 = load i10 %B_addr_42

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="960" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:46 %sum_2 = fadd i32 %sum_1, i32 %add25_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="961" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:199 %add25_8 = fadd i32 %mul16_8, i32 %mul24_8

]]></Node>
<StgValue><ssdm name="add25_8"/></StgValue>
</operation>

<operation id="962" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:221 %add25_9 = fadd i32 %mul16_9, i32 %mul24_9

]]></Node>
<StgValue><ssdm name="add25_9"/></StgValue>
</operation>

<operation id="963" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:243 %add25_s = fadd i32 %mul16_s, i32 %mul24_s

]]></Node>
<StgValue><ssdm name="add25_s"/></StgValue>
</operation>

<operation id="964" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:265 %add25_10 = fadd i32 %mul16_10, i32 %mul24_10

]]></Node>
<StgValue><ssdm name="add25_10"/></StgValue>
</operation>

<operation id="965" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:287 %add25_11 = fadd i32 %mul16_11, i32 %mul24_11

]]></Node>
<StgValue><ssdm name="add25_11"/></StgValue>
</operation>

<operation id="966" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:300 %mul16_12 = fmul i32 %mul12_12, i32 %bitcast_ln18_53

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="967" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:308 %mul24_12 = fmul i32 %mul20_12, i32 %bitcast_ln18_55

]]></Node>
<StgValue><ssdm name="mul24_12"/></StgValue>
</operation>

<operation id="968" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:322 %mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="969" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:330 %mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59

]]></Node>
<StgValue><ssdm name="mul24_13"/></StgValue>
</operation>

<operation id="970" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:344 %mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="971" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:352 %mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63

]]></Node>
<StgValue><ssdm name="mul24_14"/></StgValue>
</operation>

<operation id="972" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:365 %bitcast_ln18_65 = bitcast i32 %B_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln18_65"/></StgValue>
</operation>

<operation id="973" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:366 %mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="974" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:373 %bitcast_ln18_67 = bitcast i32 %A_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln18_67"/></StgValue>
</operation>

<operation id="975" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:374 %mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67

]]></Node>
<StgValue><ssdm name="mul24_15"/></StgValue>
</operation>

<operation id="976" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:382 %mul12_16 = fmul i32 %bitcast_ln18_68, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_16"/></StgValue>
</operation>

<operation id="977" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:392 %mul20_16 = fmul i32 %bitcast_ln18_70, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="978" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:404 %mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="979" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:414 %mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="980" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:426 %mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="981" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:436 %mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="982" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:447 %bitcast_ln18_80 = bitcast i32 %A_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln18_80"/></StgValue>
</operation>

<operation id="983" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:448 %mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="984" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:452 %B_load_39 = load i10 %B_addr_39

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="985" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:457 %bitcast_ln18_82 = bitcast i32 %B_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln18_82"/></StgValue>
</operation>

<operation id="986" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:458 %mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="987" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:460 %A_load_40 = load i10 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="988" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:468 %A_load_41 = load i10 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="989" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:471 %or_ln18_41 = or i10 %tmp, i10 21

]]></Node>
<StgValue><ssdm name="or_ln18_41"/></StgValue>
</operation>

<operation id="990" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:472 %zext_ln18_41 = zext i10 %or_ln18_41

]]></Node>
<StgValue><ssdm name="zext_ln18_41"/></StgValue>
</operation>

<operation id="991" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:473 %B_addr_41 = getelementptr i32 %B, i64 0, i64 %zext_ln18_41

]]></Node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="992" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:474 %B_load_41 = load i10 %B_addr_41

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="993" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:478 %B_load_42 = load i10 %B_addr_42

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="994" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:481 %A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln18_41

]]></Node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="995" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:482 %A_load_42 = load i10 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="996" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:487 %or_ln18_42 = or i10 %trunc_ln13, i10 22

]]></Node>
<StgValue><ssdm name="or_ln18_42"/></StgValue>
</operation>

<operation id="997" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:488 %zext_ln18_42 = zext i10 %or_ln18_42

]]></Node>
<StgValue><ssdm name="zext_ln18_42"/></StgValue>
</operation>

<operation id="998" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:489 %A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln18_42

]]></Node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="999" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:490 %A_load_43 = load i10 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1000" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:499 %B_addr_44 = getelementptr i32 %B, i64 0, i64 %zext_ln18_42

]]></Node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="1001" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:500 %B_load_44 = load i10 %B_addr_44

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1002" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:46 %sum_2 = fadd i32 %sum_1, i32 %add25_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1003" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:221 %add25_9 = fadd i32 %mul16_9, i32 %mul24_9

]]></Node>
<StgValue><ssdm name="add25_9"/></StgValue>
</operation>

<operation id="1004" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:243 %add25_s = fadd i32 %mul16_s, i32 %mul24_s

]]></Node>
<StgValue><ssdm name="add25_s"/></StgValue>
</operation>

<operation id="1005" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:265 %add25_10 = fadd i32 %mul16_10, i32 %mul24_10

]]></Node>
<StgValue><ssdm name="add25_10"/></StgValue>
</operation>

<operation id="1006" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:287 %add25_11 = fadd i32 %mul16_11, i32 %mul24_11

]]></Node>
<StgValue><ssdm name="add25_11"/></StgValue>
</operation>

<operation id="1007" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:309 %add25_12 = fadd i32 %mul16_12, i32 %mul24_12

]]></Node>
<StgValue><ssdm name="add25_12"/></StgValue>
</operation>

<operation id="1008" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:322 %mul16_13 = fmul i32 %mul12_13, i32 %bitcast_ln18_57

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="1009" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:330 %mul24_13 = fmul i32 %mul20_13, i32 %bitcast_ln18_59

]]></Node>
<StgValue><ssdm name="mul24_13"/></StgValue>
</operation>

<operation id="1010" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:344 %mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="1011" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:352 %mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63

]]></Node>
<StgValue><ssdm name="mul24_14"/></StgValue>
</operation>

<operation id="1012" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:366 %mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="1013" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:374 %mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67

]]></Node>
<StgValue><ssdm name="mul24_15"/></StgValue>
</operation>

<operation id="1014" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:387 %bitcast_ln18_69 = bitcast i32 %B_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln18_69"/></StgValue>
</operation>

<operation id="1015" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:388 %mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="1016" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:395 %bitcast_ln18_71 = bitcast i32 %A_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln18_71"/></StgValue>
</operation>

<operation id="1017" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:396 %mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71

]]></Node>
<StgValue><ssdm name="mul24_16"/></StgValue>
</operation>

<operation id="1018" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:404 %mul12_17 = fmul i32 %bitcast_ln18_72, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_17"/></StgValue>
</operation>

<operation id="1019" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:414 %mul20_17 = fmul i32 %bitcast_ln18_74, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="1020" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:426 %mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="1021" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:436 %mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="1022" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:448 %mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1023" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:458 %mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="1024" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:469 %bitcast_ln18_84 = bitcast i32 %A_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln18_84"/></StgValue>
</operation>

<operation id="1025" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:470 %mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1026" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:474 %B_load_41 = load i10 %B_addr_41

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="1027" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:479 %bitcast_ln18_86 = bitcast i32 %B_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln18_86"/></StgValue>
</operation>

<operation id="1028" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:480 %mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="1029" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:482 %A_load_42 = load i10 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1030" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:490 %A_load_43 = load i10 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1031" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:493 %or_ln18_43 = or i10 %tmp, i10 22

]]></Node>
<StgValue><ssdm name="or_ln18_43"/></StgValue>
</operation>

<operation id="1032" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:494 %zext_ln18_43 = zext i10 %or_ln18_43

]]></Node>
<StgValue><ssdm name="zext_ln18_43"/></StgValue>
</operation>

<operation id="1033" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:495 %B_addr_43 = getelementptr i32 %B, i64 0, i64 %zext_ln18_43

]]></Node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="1034" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:496 %B_load_43 = load i10 %B_addr_43

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="1035" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:500 %B_load_44 = load i10 %B_addr_44

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="1036" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:503 %A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln18_43

]]></Node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="1037" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:504 %A_load_44 = load i10 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:509 %or_ln18_44 = or i10 %trunc_ln13, i10 23

]]></Node>
<StgValue><ssdm name="or_ln18_44"/></StgValue>
</operation>

<operation id="1039" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:510 %zext_ln18_44 = zext i10 %or_ln18_44

]]></Node>
<StgValue><ssdm name="zext_ln18_44"/></StgValue>
</operation>

<operation id="1040" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:511 %A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln18_44

]]></Node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="1041" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:512 %A_load_45 = load i10 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1042" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:521 %B_addr_46 = getelementptr i32 %B, i64 0, i64 %zext_ln18_44

]]></Node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="1043" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:522 %B_load_46 = load i10 %B_addr_46

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1044" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:46 %sum_2 = fadd i32 %sum_1, i32 %add25_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:243 %add25_s = fadd i32 %mul16_s, i32 %mul24_s

]]></Node>
<StgValue><ssdm name="add25_s"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:265 %add25_10 = fadd i32 %mul16_10, i32 %mul24_10

]]></Node>
<StgValue><ssdm name="add25_10"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:287 %add25_11 = fadd i32 %mul16_11, i32 %mul24_11

]]></Node>
<StgValue><ssdm name="add25_11"/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:309 %add25_12 = fadd i32 %mul16_12, i32 %mul24_12

]]></Node>
<StgValue><ssdm name="add25_12"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:331 %add25_13 = fadd i32 %mul16_13, i32 %mul24_13

]]></Node>
<StgValue><ssdm name="add25_13"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:344 %mul16_14 = fmul i32 %mul12_14, i32 %bitcast_ln18_61

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:352 %mul24_14 = fmul i32 %mul20_14, i32 %bitcast_ln18_63

]]></Node>
<StgValue><ssdm name="mul24_14"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:366 %mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:374 %mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67

]]></Node>
<StgValue><ssdm name="mul24_15"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:388 %mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:396 %mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71

]]></Node>
<StgValue><ssdm name="mul24_16"/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:409 %bitcast_ln18_73 = bitcast i32 %B_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln18_73"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:410 %mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:417 %bitcast_ln18_75 = bitcast i32 %A_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln18_75"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:418 %mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75

]]></Node>
<StgValue><ssdm name="mul24_17"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:426 %mul12_18 = fmul i32 %bitcast_ln18_76, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_18"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:436 %mul20_18 = fmul i32 %bitcast_ln18_78, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:448 %mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:458 %mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:470 %mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:480 %mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:491 %bitcast_ln18_88 = bitcast i32 %A_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln18_88"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:492 %mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:496 %B_load_43 = load i10 %B_addr_43

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:501 %bitcast_ln18_90 = bitcast i32 %B_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln18_90"/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:502 %mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:504 %A_load_44 = load i10 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1072" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:512 %A_load_45 = load i10 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1073" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:515 %or_ln18_45 = or i10 %tmp, i10 23

]]></Node>
<StgValue><ssdm name="or_ln18_45"/></StgValue>
</operation>

<operation id="1074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:516 %zext_ln18_45 = zext i10 %or_ln18_45

]]></Node>
<StgValue><ssdm name="zext_ln18_45"/></StgValue>
</operation>

<operation id="1075" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:517 %B_addr_45 = getelementptr i32 %B, i64 0, i64 %zext_ln18_45

]]></Node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="1076" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:518 %B_load_45 = load i10 %B_addr_45

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="1077" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:522 %B_load_46 = load i10 %B_addr_46

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="1078" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:525 %A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln18_45

]]></Node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="1079" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:526 %A_load_46 = load i10 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1080" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:531 %or_ln18_46 = or i10 %trunc_ln13, i10 24

]]></Node>
<StgValue><ssdm name="or_ln18_46"/></StgValue>
</operation>

<operation id="1081" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:532 %zext_ln18_46 = zext i10 %or_ln18_46

]]></Node>
<StgValue><ssdm name="zext_ln18_46"/></StgValue>
</operation>

<operation id="1082" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:533 %A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln18_46

]]></Node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="1083" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:534 %A_load_47 = load i10 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1084" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:543 %B_addr_48 = getelementptr i32 %B, i64 0, i64 %zext_ln18_46

]]></Node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="1085" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:544 %B_load_48 = load i10 %B_addr_48

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1086" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:46 %sum_2 = fadd i32 %sum_1, i32 %add25_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:265 %add25_10 = fadd i32 %mul16_10, i32 %mul24_10

]]></Node>
<StgValue><ssdm name="add25_10"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:287 %add25_11 = fadd i32 %mul16_11, i32 %mul24_11

]]></Node>
<StgValue><ssdm name="add25_11"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:309 %add25_12 = fadd i32 %mul16_12, i32 %mul24_12

]]></Node>
<StgValue><ssdm name="add25_12"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:331 %add25_13 = fadd i32 %mul16_13, i32 %mul24_13

]]></Node>
<StgValue><ssdm name="add25_13"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:353 %add25_14 = fadd i32 %mul16_14, i32 %mul24_14

]]></Node>
<StgValue><ssdm name="add25_14"/></StgValue>
</operation>

<operation id="1092" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:366 %mul16_15 = fmul i32 %mul12_15, i32 %bitcast_ln18_65

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="1093" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:374 %mul24_15 = fmul i32 %mul20_15, i32 %bitcast_ln18_67

]]></Node>
<StgValue><ssdm name="mul24_15"/></StgValue>
</operation>

<operation id="1094" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:388 %mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="1095" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:396 %mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71

]]></Node>
<StgValue><ssdm name="mul24_16"/></StgValue>
</operation>

<operation id="1096" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:410 %mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:418 %mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75

]]></Node>
<StgValue><ssdm name="mul24_17"/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:431 %bitcast_ln18_77 = bitcast i32 %B_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln18_77"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:432 %mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:439 %bitcast_ln18_79 = bitcast i32 %A_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln18_79"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:440 %mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79

]]></Node>
<StgValue><ssdm name="mul24_18"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:448 %mul12_19 = fmul i32 %bitcast_ln18_80, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_19"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:458 %mul20_19 = fmul i32 %bitcast_ln18_82, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:470 %mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:480 %mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:492 %mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:502 %mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:513 %bitcast_ln18_92 = bitcast i32 %A_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln18_92"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:514 %mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:518 %B_load_45 = load i10 %B_addr_45

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:523 %bitcast_ln18_94 = bitcast i32 %B_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln18_94"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:524 %mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:526 %A_load_46 = load i10 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:534 %A_load_47 = load i10 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:537 %or_ln18_47 = or i10 %tmp, i10 24

]]></Node>
<StgValue><ssdm name="or_ln18_47"/></StgValue>
</operation>

<operation id="1116" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:538 %zext_ln18_47 = zext i10 %or_ln18_47

]]></Node>
<StgValue><ssdm name="zext_ln18_47"/></StgValue>
</operation>

<operation id="1117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:539 %B_addr_47 = getelementptr i32 %B, i64 0, i64 %zext_ln18_47

]]></Node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="1118" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:540 %B_load_47 = load i10 %B_addr_47

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="1119" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:544 %B_load_48 = load i10 %B_addr_48

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="1120" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:547 %A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln18_47

]]></Node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="1121" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:548 %A_load_48 = load i10 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1122" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:553 %or_ln18_48 = or i10 %trunc_ln13, i10 25

]]></Node>
<StgValue><ssdm name="or_ln18_48"/></StgValue>
</operation>

<operation id="1123" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:554 %zext_ln18_48 = zext i10 %or_ln18_48

]]></Node>
<StgValue><ssdm name="zext_ln18_48"/></StgValue>
</operation>

<operation id="1124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:555 %A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln18_48

]]></Node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:556 %A_load_49 = load i10 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:565 %B_addr_50 = getelementptr i32 %B, i64 0, i64 %zext_ln18_48

]]></Node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="1127" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:566 %B_load_50 = load i10 %B_addr_50

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1128" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:68 %sum_3 = fadd i32 %sum_2, i32 %add25_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:287 %add25_11 = fadd i32 %mul16_11, i32 %mul24_11

]]></Node>
<StgValue><ssdm name="add25_11"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:309 %add25_12 = fadd i32 %mul16_12, i32 %mul24_12

]]></Node>
<StgValue><ssdm name="add25_12"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:331 %add25_13 = fadd i32 %mul16_13, i32 %mul24_13

]]></Node>
<StgValue><ssdm name="add25_13"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:353 %add25_14 = fadd i32 %mul16_14, i32 %mul24_14

]]></Node>
<StgValue><ssdm name="add25_14"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:375 %add25_15 = fadd i32 %mul16_15, i32 %mul24_15

]]></Node>
<StgValue><ssdm name="add25_15"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:388 %mul16_16 = fmul i32 %mul12_16, i32 %bitcast_ln18_69

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:396 %mul24_16 = fmul i32 %mul20_16, i32 %bitcast_ln18_71

]]></Node>
<StgValue><ssdm name="mul24_16"/></StgValue>
</operation>

<operation id="1136" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:410 %mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="1137" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:418 %mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75

]]></Node>
<StgValue><ssdm name="mul24_17"/></StgValue>
</operation>

<operation id="1138" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:432 %mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="1139" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:440 %mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79

]]></Node>
<StgValue><ssdm name="mul24_18"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:453 %bitcast_ln18_81 = bitcast i32 %B_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln18_81"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:454 %mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:461 %bitcast_ln18_83 = bitcast i32 %A_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln18_83"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:462 %mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83

]]></Node>
<StgValue><ssdm name="mul24_19"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:470 %mul12_20 = fmul i32 %bitcast_ln18_84, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_20"/></StgValue>
</operation>

<operation id="1145" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:480 %mul20_20 = fmul i32 %bitcast_ln18_86, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="1146" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:492 %mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1147" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:502 %mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="1148" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:514 %mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1149" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:524 %mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="1150" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:535 %bitcast_ln18_96 = bitcast i32 %A_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln18_96"/></StgValue>
</operation>

<operation id="1151" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:536 %mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1152" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:540 %B_load_47 = load i10 %B_addr_47

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="1153" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:545 %bitcast_ln18_98 = bitcast i32 %B_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln18_98"/></StgValue>
</operation>

<operation id="1154" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:546 %mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="1155" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:548 %A_load_48 = load i10 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1156" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:556 %A_load_49 = load i10 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:559 %or_ln18_49 = or i10 %tmp, i10 25

]]></Node>
<StgValue><ssdm name="or_ln18_49"/></StgValue>
</operation>

<operation id="1158" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:560 %zext_ln18_49 = zext i10 %or_ln18_49

]]></Node>
<StgValue><ssdm name="zext_ln18_49"/></StgValue>
</operation>

<operation id="1159" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:561 %B_addr_49 = getelementptr i32 %B, i64 0, i64 %zext_ln18_49

]]></Node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="1160" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:562 %B_load_49 = load i10 %B_addr_49

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="1161" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:566 %B_load_50 = load i10 %B_addr_50

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="1162" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:569 %A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln18_49

]]></Node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="1163" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:570 %A_load_50 = load i10 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1164" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:575 %or_ln18_50 = or i10 %trunc_ln13, i10 26

]]></Node>
<StgValue><ssdm name="or_ln18_50"/></StgValue>
</operation>

<operation id="1165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:576 %zext_ln18_50 = zext i10 %or_ln18_50

]]></Node>
<StgValue><ssdm name="zext_ln18_50"/></StgValue>
</operation>

<operation id="1166" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:577 %A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln18_50

]]></Node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="1167" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:578 %A_load_51 = load i10 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:587 %B_addr_52 = getelementptr i32 %B, i64 0, i64 %zext_ln18_50

]]></Node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="1169" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:588 %B_load_52 = load i10 %B_addr_52

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1170" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:68 %sum_3 = fadd i32 %sum_2, i32 %add25_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1171" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:309 %add25_12 = fadd i32 %mul16_12, i32 %mul24_12

]]></Node>
<StgValue><ssdm name="add25_12"/></StgValue>
</operation>

<operation id="1172" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:331 %add25_13 = fadd i32 %mul16_13, i32 %mul24_13

]]></Node>
<StgValue><ssdm name="add25_13"/></StgValue>
</operation>

<operation id="1173" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:353 %add25_14 = fadd i32 %mul16_14, i32 %mul24_14

]]></Node>
<StgValue><ssdm name="add25_14"/></StgValue>
</operation>

<operation id="1174" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:375 %add25_15 = fadd i32 %mul16_15, i32 %mul24_15

]]></Node>
<StgValue><ssdm name="add25_15"/></StgValue>
</operation>

<operation id="1175" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:397 %add25_16 = fadd i32 %mul16_16, i32 %mul24_16

]]></Node>
<StgValue><ssdm name="add25_16"/></StgValue>
</operation>

<operation id="1176" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:410 %mul16_17 = fmul i32 %mul12_17, i32 %bitcast_ln18_73

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="1177" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:418 %mul24_17 = fmul i32 %mul20_17, i32 %bitcast_ln18_75

]]></Node>
<StgValue><ssdm name="mul24_17"/></StgValue>
</operation>

<operation id="1178" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:432 %mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="1179" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:440 %mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79

]]></Node>
<StgValue><ssdm name="mul24_18"/></StgValue>
</operation>

<operation id="1180" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:454 %mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="1181" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:462 %mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83

]]></Node>
<StgValue><ssdm name="mul24_19"/></StgValue>
</operation>

<operation id="1182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:475 %bitcast_ln18_85 = bitcast i32 %B_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln18_85"/></StgValue>
</operation>

<operation id="1183" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:476 %mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="1184" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:483 %bitcast_ln18_87 = bitcast i32 %A_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln18_87"/></StgValue>
</operation>

<operation id="1185" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:484 %mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87

]]></Node>
<StgValue><ssdm name="mul24_20"/></StgValue>
</operation>

<operation id="1186" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:492 %mul12_21 = fmul i32 %bitcast_ln18_88, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_21"/></StgValue>
</operation>

<operation id="1187" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:502 %mul20_21 = fmul i32 %bitcast_ln18_90, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="1188" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:514 %mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1189" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:524 %mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="1190" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:536 %mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1191" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:546 %mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="1192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:557 %bitcast_ln18_100 = bitcast i32 %A_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln18_100"/></StgValue>
</operation>

<operation id="1193" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:558 %mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1194" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:562 %B_load_49 = load i10 %B_addr_49

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="1195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:567 %bitcast_ln18_102 = bitcast i32 %B_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln18_102"/></StgValue>
</operation>

<operation id="1196" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:568 %mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="1197" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:570 %A_load_50 = load i10 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1198" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:578 %A_load_51 = load i10 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:581 %or_ln18_51 = or i10 %tmp, i10 26

]]></Node>
<StgValue><ssdm name="or_ln18_51"/></StgValue>
</operation>

<operation id="1200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:582 %zext_ln18_51 = zext i10 %or_ln18_51

]]></Node>
<StgValue><ssdm name="zext_ln18_51"/></StgValue>
</operation>

<operation id="1201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:583 %B_addr_51 = getelementptr i32 %B, i64 0, i64 %zext_ln18_51

]]></Node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="1202" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:584 %B_load_51 = load i10 %B_addr_51

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="1203" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:588 %B_load_52 = load i10 %B_addr_52

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="1204" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:591 %A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln18_51

]]></Node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="1205" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:592 %A_load_52 = load i10 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1206" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:597 %or_ln18_52 = or i10 %trunc_ln13, i10 27

]]></Node>
<StgValue><ssdm name="or_ln18_52"/></StgValue>
</operation>

<operation id="1207" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:598 %zext_ln18_52 = zext i10 %or_ln18_52

]]></Node>
<StgValue><ssdm name="zext_ln18_52"/></StgValue>
</operation>

<operation id="1208" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:599 %A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln18_52

]]></Node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="1209" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:600 %A_load_53 = load i10 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:609 %B_addr_54 = getelementptr i32 %B, i64 0, i64 %zext_ln18_52

]]></Node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="1211" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:610 %B_load_54 = load i10 %B_addr_54

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1212" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:68 %sum_3 = fadd i32 %sum_2, i32 %add25_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:331 %add25_13 = fadd i32 %mul16_13, i32 %mul24_13

]]></Node>
<StgValue><ssdm name="add25_13"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:353 %add25_14 = fadd i32 %mul16_14, i32 %mul24_14

]]></Node>
<StgValue><ssdm name="add25_14"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:375 %add25_15 = fadd i32 %mul16_15, i32 %mul24_15

]]></Node>
<StgValue><ssdm name="add25_15"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:397 %add25_16 = fadd i32 %mul16_16, i32 %mul24_16

]]></Node>
<StgValue><ssdm name="add25_16"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:419 %add25_17 = fadd i32 %mul16_17, i32 %mul24_17

]]></Node>
<StgValue><ssdm name="add25_17"/></StgValue>
</operation>

<operation id="1218" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:432 %mul16_18 = fmul i32 %mul12_18, i32 %bitcast_ln18_77

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="1219" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:440 %mul24_18 = fmul i32 %mul20_18, i32 %bitcast_ln18_79

]]></Node>
<StgValue><ssdm name="mul24_18"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:454 %mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="1221" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:462 %mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83

]]></Node>
<StgValue><ssdm name="mul24_19"/></StgValue>
</operation>

<operation id="1222" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:476 %mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="1223" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:484 %mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87

]]></Node>
<StgValue><ssdm name="mul24_20"/></StgValue>
</operation>

<operation id="1224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:497 %bitcast_ln18_89 = bitcast i32 %B_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln18_89"/></StgValue>
</operation>

<operation id="1225" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:498 %mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="1226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:505 %bitcast_ln18_91 = bitcast i32 %A_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln18_91"/></StgValue>
</operation>

<operation id="1227" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:506 %mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91

]]></Node>
<StgValue><ssdm name="mul24_21"/></StgValue>
</operation>

<operation id="1228" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:514 %mul12_22 = fmul i32 %bitcast_ln18_92, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_22"/></StgValue>
</operation>

<operation id="1229" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:524 %mul20_22 = fmul i32 %bitcast_ln18_94, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="1230" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:536 %mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1231" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:546 %mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="1232" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:558 %mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1233" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:568 %mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="1234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:579 %bitcast_ln18_104 = bitcast i32 %A_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln18_104"/></StgValue>
</operation>

<operation id="1235" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:580 %mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1236" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:584 %B_load_51 = load i10 %B_addr_51

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="1237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:589 %bitcast_ln18_106 = bitcast i32 %B_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln18_106"/></StgValue>
</operation>

<operation id="1238" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:590 %mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="1239" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:592 %A_load_52 = load i10 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1240" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:600 %A_load_53 = load i10 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:603 %or_ln18_53 = or i10 %tmp, i10 27

]]></Node>
<StgValue><ssdm name="or_ln18_53"/></StgValue>
</operation>

<operation id="1242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:604 %zext_ln18_53 = zext i10 %or_ln18_53

]]></Node>
<StgValue><ssdm name="zext_ln18_53"/></StgValue>
</operation>

<operation id="1243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:605 %B_addr_53 = getelementptr i32 %B, i64 0, i64 %zext_ln18_53

]]></Node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="1244" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:606 %B_load_53 = load i10 %B_addr_53

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="1245" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:610 %B_load_54 = load i10 %B_addr_54

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="1246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:613 %A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln18_53

]]></Node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="1247" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:614 %A_load_54 = load i10 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:619 %or_ln18_54 = or i10 %trunc_ln13, i10 28

]]></Node>
<StgValue><ssdm name="or_ln18_54"/></StgValue>
</operation>

<operation id="1249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:620 %zext_ln18_54 = zext i10 %or_ln18_54

]]></Node>
<StgValue><ssdm name="zext_ln18_54"/></StgValue>
</operation>

<operation id="1250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:621 %A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln18_54

]]></Node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="1251" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:622 %A_load_55 = load i10 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:631 %B_addr_56 = getelementptr i32 %B, i64 0, i64 %zext_ln18_54

]]></Node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="1253" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:632 %B_load_56 = load i10 %B_addr_56

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1254" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:68 %sum_3 = fadd i32 %sum_2, i32 %add25_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1255" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:353 %add25_14 = fadd i32 %mul16_14, i32 %mul24_14

]]></Node>
<StgValue><ssdm name="add25_14"/></StgValue>
</operation>

<operation id="1256" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:375 %add25_15 = fadd i32 %mul16_15, i32 %mul24_15

]]></Node>
<StgValue><ssdm name="add25_15"/></StgValue>
</operation>

<operation id="1257" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:397 %add25_16 = fadd i32 %mul16_16, i32 %mul24_16

]]></Node>
<StgValue><ssdm name="add25_16"/></StgValue>
</operation>

<operation id="1258" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:419 %add25_17 = fadd i32 %mul16_17, i32 %mul24_17

]]></Node>
<StgValue><ssdm name="add25_17"/></StgValue>
</operation>

<operation id="1259" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:441 %add25_18 = fadd i32 %mul16_18, i32 %mul24_18

]]></Node>
<StgValue><ssdm name="add25_18"/></StgValue>
</operation>

<operation id="1260" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:454 %mul16_19 = fmul i32 %mul12_19, i32 %bitcast_ln18_81

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="1261" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:462 %mul24_19 = fmul i32 %mul20_19, i32 %bitcast_ln18_83

]]></Node>
<StgValue><ssdm name="mul24_19"/></StgValue>
</operation>

<operation id="1262" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:476 %mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="1263" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:484 %mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87

]]></Node>
<StgValue><ssdm name="mul24_20"/></StgValue>
</operation>

<operation id="1264" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:498 %mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="1265" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:506 %mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91

]]></Node>
<StgValue><ssdm name="mul24_21"/></StgValue>
</operation>

<operation id="1266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:519 %bitcast_ln18_93 = bitcast i32 %B_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln18_93"/></StgValue>
</operation>

<operation id="1267" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:520 %mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="1268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:527 %bitcast_ln18_95 = bitcast i32 %A_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln18_95"/></StgValue>
</operation>

<operation id="1269" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:528 %mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95

]]></Node>
<StgValue><ssdm name="mul24_22"/></StgValue>
</operation>

<operation id="1270" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:536 %mul12_23 = fmul i32 %bitcast_ln18_96, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_23"/></StgValue>
</operation>

<operation id="1271" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:546 %mul20_23 = fmul i32 %bitcast_ln18_98, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="1272" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:558 %mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1273" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:568 %mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="1274" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:580 %mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1275" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:590 %mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="1276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:601 %bitcast_ln18_108 = bitcast i32 %A_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln18_108"/></StgValue>
</operation>

<operation id="1277" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:602 %mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1278" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:606 %B_load_53 = load i10 %B_addr_53

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="1279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:611 %bitcast_ln18_110 = bitcast i32 %B_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln18_110"/></StgValue>
</operation>

<operation id="1280" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:612 %mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="1281" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:614 %A_load_54 = load i10 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1282" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:622 %A_load_55 = load i10 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:625 %or_ln18_55 = or i10 %tmp, i10 28

]]></Node>
<StgValue><ssdm name="or_ln18_55"/></StgValue>
</operation>

<operation id="1284" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:626 %zext_ln18_55 = zext i10 %or_ln18_55

]]></Node>
<StgValue><ssdm name="zext_ln18_55"/></StgValue>
</operation>

<operation id="1285" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:627 %B_addr_55 = getelementptr i32 %B, i64 0, i64 %zext_ln18_55

]]></Node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="1286" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:628 %B_load_55 = load i10 %B_addr_55

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="1287" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:632 %B_load_56 = load i10 %B_addr_56

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="1288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:635 %A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln18_55

]]></Node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="1289" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:636 %A_load_56 = load i10 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:641 %or_ln18_56 = or i10 %trunc_ln13, i10 29

]]></Node>
<StgValue><ssdm name="or_ln18_56"/></StgValue>
</operation>

<operation id="1291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:642 %zext_ln18_56 = zext i10 %or_ln18_56

]]></Node>
<StgValue><ssdm name="zext_ln18_56"/></StgValue>
</operation>

<operation id="1292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:643 %A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln18_56

]]></Node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="1293" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:644 %A_load_57 = load i10 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:653 %B_addr_58 = getelementptr i32 %B, i64 0, i64 %zext_ln18_56

]]></Node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="1295" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:654 %B_load_58 = load i10 %B_addr_58

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1296" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:68 %sum_3 = fadd i32 %sum_2, i32 %add25_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1297" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:375 %add25_15 = fadd i32 %mul16_15, i32 %mul24_15

]]></Node>
<StgValue><ssdm name="add25_15"/></StgValue>
</operation>

<operation id="1298" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:397 %add25_16 = fadd i32 %mul16_16, i32 %mul24_16

]]></Node>
<StgValue><ssdm name="add25_16"/></StgValue>
</operation>

<operation id="1299" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:419 %add25_17 = fadd i32 %mul16_17, i32 %mul24_17

]]></Node>
<StgValue><ssdm name="add25_17"/></StgValue>
</operation>

<operation id="1300" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:441 %add25_18 = fadd i32 %mul16_18, i32 %mul24_18

]]></Node>
<StgValue><ssdm name="add25_18"/></StgValue>
</operation>

<operation id="1301" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:463 %add25_19 = fadd i32 %mul16_19, i32 %mul24_19

]]></Node>
<StgValue><ssdm name="add25_19"/></StgValue>
</operation>

<operation id="1302" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:476 %mul16_20 = fmul i32 %mul12_20, i32 %bitcast_ln18_85

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="1303" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:484 %mul24_20 = fmul i32 %mul20_20, i32 %bitcast_ln18_87

]]></Node>
<StgValue><ssdm name="mul24_20"/></StgValue>
</operation>

<operation id="1304" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:498 %mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="1305" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:506 %mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91

]]></Node>
<StgValue><ssdm name="mul24_21"/></StgValue>
</operation>

<operation id="1306" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:520 %mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="1307" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:528 %mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95

]]></Node>
<StgValue><ssdm name="mul24_22"/></StgValue>
</operation>

<operation id="1308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:541 %bitcast_ln18_97 = bitcast i32 %B_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln18_97"/></StgValue>
</operation>

<operation id="1309" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:542 %mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="1310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:549 %bitcast_ln18_99 = bitcast i32 %A_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln18_99"/></StgValue>
</operation>

<operation id="1311" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:550 %mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99

]]></Node>
<StgValue><ssdm name="mul24_23"/></StgValue>
</operation>

<operation id="1312" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:558 %mul12_24 = fmul i32 %bitcast_ln18_100, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_24"/></StgValue>
</operation>

<operation id="1313" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:568 %mul20_24 = fmul i32 %bitcast_ln18_102, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="1314" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:580 %mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1315" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:590 %mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="1316" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:602 %mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1317" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:612 %mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="1318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:623 %bitcast_ln18_112 = bitcast i32 %A_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln18_112"/></StgValue>
</operation>

<operation id="1319" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:624 %mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1320" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:628 %B_load_55 = load i10 %B_addr_55

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="1321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:633 %bitcast_ln18_114 = bitcast i32 %B_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln18_114"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:634 %mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="1323" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:636 %A_load_56 = load i10 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1324" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:644 %A_load_57 = load i10 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:647 %or_ln18_57 = or i10 %tmp, i10 29

]]></Node>
<StgValue><ssdm name="or_ln18_57"/></StgValue>
</operation>

<operation id="1326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:648 %zext_ln18_57 = zext i10 %or_ln18_57

]]></Node>
<StgValue><ssdm name="zext_ln18_57"/></StgValue>
</operation>

<operation id="1327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:649 %B_addr_57 = getelementptr i32 %B, i64 0, i64 %zext_ln18_57

]]></Node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="1328" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:650 %B_load_57 = load i10 %B_addr_57

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="1329" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:654 %B_load_58 = load i10 %B_addr_58

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="1330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:657 %A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln18_57

]]></Node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="1331" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:658 %A_load_58 = load i10 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1332" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:663 %or_ln18_58 = or i10 %trunc_ln13, i10 30

]]></Node>
<StgValue><ssdm name="or_ln18_58"/></StgValue>
</operation>

<operation id="1333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:664 %zext_ln18_58 = zext i10 %or_ln18_58

]]></Node>
<StgValue><ssdm name="zext_ln18_58"/></StgValue>
</operation>

<operation id="1334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:665 %A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln18_58

]]></Node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="1335" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:666 %A_load_59 = load i10 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:675 %B_addr_60 = getelementptr i32 %B, i64 0, i64 %zext_ln18_58

]]></Node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="1337" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:676 %B_load_60 = load i10 %B_addr_60

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1338" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:90 %sum_4 = fadd i32 %sum_3, i32 %add25_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1339" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:397 %add25_16 = fadd i32 %mul16_16, i32 %mul24_16

]]></Node>
<StgValue><ssdm name="add25_16"/></StgValue>
</operation>

<operation id="1340" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:419 %add25_17 = fadd i32 %mul16_17, i32 %mul24_17

]]></Node>
<StgValue><ssdm name="add25_17"/></StgValue>
</operation>

<operation id="1341" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:441 %add25_18 = fadd i32 %mul16_18, i32 %mul24_18

]]></Node>
<StgValue><ssdm name="add25_18"/></StgValue>
</operation>

<operation id="1342" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:463 %add25_19 = fadd i32 %mul16_19, i32 %mul24_19

]]></Node>
<StgValue><ssdm name="add25_19"/></StgValue>
</operation>

<operation id="1343" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:485 %add25_20 = fadd i32 %mul16_20, i32 %mul24_20

]]></Node>
<StgValue><ssdm name="add25_20"/></StgValue>
</operation>

<operation id="1344" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:498 %mul16_21 = fmul i32 %mul12_21, i32 %bitcast_ln18_89

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="1345" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:506 %mul24_21 = fmul i32 %mul20_21, i32 %bitcast_ln18_91

]]></Node>
<StgValue><ssdm name="mul24_21"/></StgValue>
</operation>

<operation id="1346" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:520 %mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="1347" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:528 %mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95

]]></Node>
<StgValue><ssdm name="mul24_22"/></StgValue>
</operation>

<operation id="1348" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:542 %mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="1349" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:550 %mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99

]]></Node>
<StgValue><ssdm name="mul24_23"/></StgValue>
</operation>

<operation id="1350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:563 %bitcast_ln18_101 = bitcast i32 %B_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln18_101"/></StgValue>
</operation>

<operation id="1351" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:564 %mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="1352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:571 %bitcast_ln18_103 = bitcast i32 %A_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln18_103"/></StgValue>
</operation>

<operation id="1353" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:572 %mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103

]]></Node>
<StgValue><ssdm name="mul24_24"/></StgValue>
</operation>

<operation id="1354" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:580 %mul12_25 = fmul i32 %bitcast_ln18_104, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_25"/></StgValue>
</operation>

<operation id="1355" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:590 %mul20_25 = fmul i32 %bitcast_ln18_106, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="1356" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:602 %mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1357" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:612 %mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="1358" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:624 %mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1359" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:634 %mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="1360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:645 %bitcast_ln18_116 = bitcast i32 %A_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln18_116"/></StgValue>
</operation>

<operation id="1361" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:646 %mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1362" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:650 %B_load_57 = load i10 %B_addr_57

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="1363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:655 %bitcast_ln18_118 = bitcast i32 %B_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln18_118"/></StgValue>
</operation>

<operation id="1364" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:656 %mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="1365" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:658 %A_load_58 = load i10 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1366" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:666 %A_load_59 = load i10 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:669 %or_ln18_59 = or i10 %tmp, i10 30

]]></Node>
<StgValue><ssdm name="or_ln18_59"/></StgValue>
</operation>

<operation id="1368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:670 %zext_ln18_59 = zext i10 %or_ln18_59

]]></Node>
<StgValue><ssdm name="zext_ln18_59"/></StgValue>
</operation>

<operation id="1369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:671 %B_addr_59 = getelementptr i32 %B, i64 0, i64 %zext_ln18_59

]]></Node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="1370" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:672 %B_load_59 = load i10 %B_addr_59

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="1371" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:676 %B_load_60 = load i10 %B_addr_60

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="1372" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:679 %A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln18_59

]]></Node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="1373" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:680 %A_load_60 = load i10 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:685 %or_ln18_60 = or i10 %trunc_ln13, i10 31

]]></Node>
<StgValue><ssdm name="or_ln18_60"/></StgValue>
</operation>

<operation id="1375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:686 %zext_ln18_60 = zext i10 %or_ln18_60

]]></Node>
<StgValue><ssdm name="zext_ln18_60"/></StgValue>
</operation>

<operation id="1376" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:687 %A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln18_60

]]></Node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="1377" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:688 %A_load_61 = load i10 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:697 %B_addr_62 = getelementptr i32 %B, i64 0, i64 %zext_ln18_60

]]></Node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="1379" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:698 %B_load_62 = load i10 %B_addr_62

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1380" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:90 %sum_4 = fadd i32 %sum_3, i32 %add25_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1381" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:419 %add25_17 = fadd i32 %mul16_17, i32 %mul24_17

]]></Node>
<StgValue><ssdm name="add25_17"/></StgValue>
</operation>

<operation id="1382" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:441 %add25_18 = fadd i32 %mul16_18, i32 %mul24_18

]]></Node>
<StgValue><ssdm name="add25_18"/></StgValue>
</operation>

<operation id="1383" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:463 %add25_19 = fadd i32 %mul16_19, i32 %mul24_19

]]></Node>
<StgValue><ssdm name="add25_19"/></StgValue>
</operation>

<operation id="1384" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:485 %add25_20 = fadd i32 %mul16_20, i32 %mul24_20

]]></Node>
<StgValue><ssdm name="add25_20"/></StgValue>
</operation>

<operation id="1385" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:507 %add25_21 = fadd i32 %mul16_21, i32 %mul24_21

]]></Node>
<StgValue><ssdm name="add25_21"/></StgValue>
</operation>

<operation id="1386" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:520 %mul16_22 = fmul i32 %mul12_22, i32 %bitcast_ln18_93

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="1387" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:528 %mul24_22 = fmul i32 %mul20_22, i32 %bitcast_ln18_95

]]></Node>
<StgValue><ssdm name="mul24_22"/></StgValue>
</operation>

<operation id="1388" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:542 %mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="1389" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:550 %mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99

]]></Node>
<StgValue><ssdm name="mul24_23"/></StgValue>
</operation>

<operation id="1390" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:564 %mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="1391" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:572 %mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103

]]></Node>
<StgValue><ssdm name="mul24_24"/></StgValue>
</operation>

<operation id="1392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:585 %bitcast_ln18_105 = bitcast i32 %B_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln18_105"/></StgValue>
</operation>

<operation id="1393" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:586 %mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="1394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:593 %bitcast_ln18_107 = bitcast i32 %A_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln18_107"/></StgValue>
</operation>

<operation id="1395" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:594 %mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107

]]></Node>
<StgValue><ssdm name="mul24_25"/></StgValue>
</operation>

<operation id="1396" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:602 %mul12_26 = fmul i32 %bitcast_ln18_108, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_26"/></StgValue>
</operation>

<operation id="1397" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:612 %mul20_26 = fmul i32 %bitcast_ln18_110, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="1398" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:624 %mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1399" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:634 %mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="1400" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:646 %mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1401" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:656 %mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="1402" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:667 %bitcast_ln18_120 = bitcast i32 %A_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln18_120"/></StgValue>
</operation>

<operation id="1403" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:668 %mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1404" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:672 %B_load_59 = load i10 %B_addr_59

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="1405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:677 %bitcast_ln18_122 = bitcast i32 %B_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln18_122"/></StgValue>
</operation>

<operation id="1406" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:678 %mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="1407" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:680 %A_load_60 = load i10 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1408" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:688 %A_load_61 = load i10 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1409" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_2.split:691 %or_ln18_61 = or i10 %tmp, i10 31

]]></Node>
<StgValue><ssdm name="or_ln18_61"/></StgValue>
</operation>

<operation id="1410" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="10">
<![CDATA[
loop_2.split:692 %zext_ln18_61 = zext i10 %or_ln18_61

]]></Node>
<StgValue><ssdm name="zext_ln18_61"/></StgValue>
</operation>

<operation id="1411" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:693 %B_addr_61 = getelementptr i32 %B, i64 0, i64 %zext_ln18_61

]]></Node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="1412" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:694 %B_load_61 = load i10 %B_addr_61

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1413" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:698 %B_load_62 = load i10 %B_addr_62

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="1414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_2.split:701 %A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln18_61

]]></Node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="1415" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:702 %A_load_62 = load i10 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1416" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:90 %sum_4 = fadd i32 %sum_3, i32 %add25_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1417" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:441 %add25_18 = fadd i32 %mul16_18, i32 %mul24_18

]]></Node>
<StgValue><ssdm name="add25_18"/></StgValue>
</operation>

<operation id="1418" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:463 %add25_19 = fadd i32 %mul16_19, i32 %mul24_19

]]></Node>
<StgValue><ssdm name="add25_19"/></StgValue>
</operation>

<operation id="1419" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:485 %add25_20 = fadd i32 %mul16_20, i32 %mul24_20

]]></Node>
<StgValue><ssdm name="add25_20"/></StgValue>
</operation>

<operation id="1420" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:507 %add25_21 = fadd i32 %mul16_21, i32 %mul24_21

]]></Node>
<StgValue><ssdm name="add25_21"/></StgValue>
</operation>

<operation id="1421" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:529 %add25_22 = fadd i32 %mul16_22, i32 %mul24_22

]]></Node>
<StgValue><ssdm name="add25_22"/></StgValue>
</operation>

<operation id="1422" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:542 %mul16_23 = fmul i32 %mul12_23, i32 %bitcast_ln18_97

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="1423" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:550 %mul24_23 = fmul i32 %mul20_23, i32 %bitcast_ln18_99

]]></Node>
<StgValue><ssdm name="mul24_23"/></StgValue>
</operation>

<operation id="1424" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:564 %mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="1425" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:572 %mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103

]]></Node>
<StgValue><ssdm name="mul24_24"/></StgValue>
</operation>

<operation id="1426" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:586 %mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="1427" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:594 %mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107

]]></Node>
<StgValue><ssdm name="mul24_25"/></StgValue>
</operation>

<operation id="1428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:607 %bitcast_ln18_109 = bitcast i32 %B_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln18_109"/></StgValue>
</operation>

<operation id="1429" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:608 %mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="1430" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:615 %bitcast_ln18_111 = bitcast i32 %A_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln18_111"/></StgValue>
</operation>

<operation id="1431" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:616 %mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111

]]></Node>
<StgValue><ssdm name="mul24_26"/></StgValue>
</operation>

<operation id="1432" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:624 %mul12_27 = fmul i32 %bitcast_ln18_112, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_27"/></StgValue>
</operation>

<operation id="1433" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:634 %mul20_27 = fmul i32 %bitcast_ln18_114, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="1434" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:646 %mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1435" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:656 %mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="1436" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:668 %mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1437" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:678 %mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="1438" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:689 %bitcast_ln18_124 = bitcast i32 %A_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln18_124"/></StgValue>
</operation>

<operation id="1439" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:690 %mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>

<operation id="1440" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:694 %B_load_61 = load i10 %B_addr_61

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:699 %bitcast_ln18_126 = bitcast i32 %B_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln18_126"/></StgValue>
</operation>

<operation id="1442" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:700 %mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="1443" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="10">
<![CDATA[
loop_2.split:702 %A_load_62 = load i10 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1444" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:90 %sum_4 = fadd i32 %sum_3, i32 %add25_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:463 %add25_19 = fadd i32 %mul16_19, i32 %mul24_19

]]></Node>
<StgValue><ssdm name="add25_19"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:485 %add25_20 = fadd i32 %mul16_20, i32 %mul24_20

]]></Node>
<StgValue><ssdm name="add25_20"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:507 %add25_21 = fadd i32 %mul16_21, i32 %mul24_21

]]></Node>
<StgValue><ssdm name="add25_21"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:529 %add25_22 = fadd i32 %mul16_22, i32 %mul24_22

]]></Node>
<StgValue><ssdm name="add25_22"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:551 %add25_23 = fadd i32 %mul16_23, i32 %mul24_23

]]></Node>
<StgValue><ssdm name="add25_23"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:564 %mul16_24 = fmul i32 %mul12_24, i32 %bitcast_ln18_101

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="1451" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:572 %mul24_24 = fmul i32 %mul20_24, i32 %bitcast_ln18_103

]]></Node>
<StgValue><ssdm name="mul24_24"/></StgValue>
</operation>

<operation id="1452" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:586 %mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:594 %mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107

]]></Node>
<StgValue><ssdm name="mul24_25"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:608 %mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:616 %mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111

]]></Node>
<StgValue><ssdm name="mul24_26"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:629 %bitcast_ln18_113 = bitcast i32 %B_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln18_113"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:630 %mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:637 %bitcast_ln18_115 = bitcast i32 %A_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln18_115"/></StgValue>
</operation>

<operation id="1459" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:638 %mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115

]]></Node>
<StgValue><ssdm name="mul24_27"/></StgValue>
</operation>

<operation id="1460" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:646 %mul12_28 = fmul i32 %bitcast_ln18_116, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_28"/></StgValue>
</operation>

<operation id="1461" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:656 %mul20_28 = fmul i32 %bitcast_ln18_118, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="1462" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:668 %mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1463" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:678 %mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="1464" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:690 %mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>

<operation id="1465" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:700 %mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1466" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:90 %sum_4 = fadd i32 %sum_3, i32 %add25_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1467" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:485 %add25_20 = fadd i32 %mul16_20, i32 %mul24_20

]]></Node>
<StgValue><ssdm name="add25_20"/></StgValue>
</operation>

<operation id="1468" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:507 %add25_21 = fadd i32 %mul16_21, i32 %mul24_21

]]></Node>
<StgValue><ssdm name="add25_21"/></StgValue>
</operation>

<operation id="1469" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:529 %add25_22 = fadd i32 %mul16_22, i32 %mul24_22

]]></Node>
<StgValue><ssdm name="add25_22"/></StgValue>
</operation>

<operation id="1470" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:551 %add25_23 = fadd i32 %mul16_23, i32 %mul24_23

]]></Node>
<StgValue><ssdm name="add25_23"/></StgValue>
</operation>

<operation id="1471" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:573 %add25_24 = fadd i32 %mul16_24, i32 %mul24_24

]]></Node>
<StgValue><ssdm name="add25_24"/></StgValue>
</operation>

<operation id="1472" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:586 %mul16_25 = fmul i32 %mul12_25, i32 %bitcast_ln18_105

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="1473" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:594 %mul24_25 = fmul i32 %mul20_25, i32 %bitcast_ln18_107

]]></Node>
<StgValue><ssdm name="mul24_25"/></StgValue>
</operation>

<operation id="1474" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:608 %mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="1475" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:616 %mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111

]]></Node>
<StgValue><ssdm name="mul24_26"/></StgValue>
</operation>

<operation id="1476" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:630 %mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="1477" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:638 %mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115

]]></Node>
<StgValue><ssdm name="mul24_27"/></StgValue>
</operation>

<operation id="1478" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:668 %mul12_29 = fmul i32 %bitcast_ln18_120, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_29"/></StgValue>
</operation>

<operation id="1479" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:678 %mul20_29 = fmul i32 %bitcast_ln18_122, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="1480" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:690 %mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>

<operation id="1481" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:700 %mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1482" st_id="36" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:112 %sum_5 = fadd i32 %sum_4, i32 %add25_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1483" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:507 %add25_21 = fadd i32 %mul16_21, i32 %mul24_21

]]></Node>
<StgValue><ssdm name="add25_21"/></StgValue>
</operation>

<operation id="1484" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:529 %add25_22 = fadd i32 %mul16_22, i32 %mul24_22

]]></Node>
<StgValue><ssdm name="add25_22"/></StgValue>
</operation>

<operation id="1485" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:551 %add25_23 = fadd i32 %mul16_23, i32 %mul24_23

]]></Node>
<StgValue><ssdm name="add25_23"/></StgValue>
</operation>

<operation id="1486" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:573 %add25_24 = fadd i32 %mul16_24, i32 %mul24_24

]]></Node>
<StgValue><ssdm name="add25_24"/></StgValue>
</operation>

<operation id="1487" st_id="36" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:595 %add25_25 = fadd i32 %mul16_25, i32 %mul24_25

]]></Node>
<StgValue><ssdm name="add25_25"/></StgValue>
</operation>

<operation id="1488" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:608 %mul16_26 = fmul i32 %mul12_26, i32 %bitcast_ln18_109

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="1489" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:616 %mul24_26 = fmul i32 %mul20_26, i32 %bitcast_ln18_111

]]></Node>
<StgValue><ssdm name="mul24_26"/></StgValue>
</operation>

<operation id="1490" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:630 %mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="1491" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:638 %mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115

]]></Node>
<StgValue><ssdm name="mul24_27"/></StgValue>
</operation>

<operation id="1492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:651 %bitcast_ln18_117 = bitcast i32 %B_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln18_117"/></StgValue>
</operation>

<operation id="1493" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:652 %mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="1494" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:659 %bitcast_ln18_119 = bitcast i32 %A_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln18_119"/></StgValue>
</operation>

<operation id="1495" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:660 %mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119

]]></Node>
<StgValue><ssdm name="mul24_28"/></StgValue>
</operation>

<operation id="1496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:673 %bitcast_ln18_121 = bitcast i32 %B_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln18_121"/></StgValue>
</operation>

<operation id="1497" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:674 %mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="1498" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:690 %mul12_30 = fmul i32 %bitcast_ln18_124, i32 0.73

]]></Node>
<StgValue><ssdm name="mul12_30"/></StgValue>
</operation>

<operation id="1499" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:700 %mul20_30 = fmul i32 %bitcast_ln18_126, i32 0.73

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1500" st_id="37" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:112 %sum_5 = fadd i32 %sum_4, i32 %add25_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1501" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:529 %add25_22 = fadd i32 %mul16_22, i32 %mul24_22

]]></Node>
<StgValue><ssdm name="add25_22"/></StgValue>
</operation>

<operation id="1502" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:551 %add25_23 = fadd i32 %mul16_23, i32 %mul24_23

]]></Node>
<StgValue><ssdm name="add25_23"/></StgValue>
</operation>

<operation id="1503" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:573 %add25_24 = fadd i32 %mul16_24, i32 %mul24_24

]]></Node>
<StgValue><ssdm name="add25_24"/></StgValue>
</operation>

<operation id="1504" st_id="37" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:595 %add25_25 = fadd i32 %mul16_25, i32 %mul24_25

]]></Node>
<StgValue><ssdm name="add25_25"/></StgValue>
</operation>

<operation id="1505" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:617 %add25_26 = fadd i32 %mul16_26, i32 %mul24_26

]]></Node>
<StgValue><ssdm name="add25_26"/></StgValue>
</operation>

<operation id="1506" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:630 %mul16_27 = fmul i32 %mul12_27, i32 %bitcast_ln18_113

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="1507" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:638 %mul24_27 = fmul i32 %mul20_27, i32 %bitcast_ln18_115

]]></Node>
<StgValue><ssdm name="mul24_27"/></StgValue>
</operation>

<operation id="1508" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:652 %mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="1509" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:660 %mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119

]]></Node>
<StgValue><ssdm name="mul24_28"/></StgValue>
</operation>

<operation id="1510" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:674 %mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="1511" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:681 %bitcast_ln18_123 = bitcast i32 %A_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln18_123"/></StgValue>
</operation>

<operation id="1512" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:682 %mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123

]]></Node>
<StgValue><ssdm name="mul24_29"/></StgValue>
</operation>

<operation id="1513" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:695 %bitcast_ln18_125 = bitcast i32 %B_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln18_125"/></StgValue>
</operation>

<operation id="1514" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:696 %mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="1515" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:703 %bitcast_ln18_127 = bitcast i32 %A_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln18_127"/></StgValue>
</operation>

<operation id="1516" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:704 %mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127

]]></Node>
<StgValue><ssdm name="mul24_30"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1517" st_id="38" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:112 %sum_5 = fadd i32 %sum_4, i32 %add25_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1518" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:551 %add25_23 = fadd i32 %mul16_23, i32 %mul24_23

]]></Node>
<StgValue><ssdm name="add25_23"/></StgValue>
</operation>

<operation id="1519" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:573 %add25_24 = fadd i32 %mul16_24, i32 %mul24_24

]]></Node>
<StgValue><ssdm name="add25_24"/></StgValue>
</operation>

<operation id="1520" st_id="38" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:595 %add25_25 = fadd i32 %mul16_25, i32 %mul24_25

]]></Node>
<StgValue><ssdm name="add25_25"/></StgValue>
</operation>

<operation id="1521" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:617 %add25_26 = fadd i32 %mul16_26, i32 %mul24_26

]]></Node>
<StgValue><ssdm name="add25_26"/></StgValue>
</operation>

<operation id="1522" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:639 %add25_27 = fadd i32 %mul16_27, i32 %mul24_27

]]></Node>
<StgValue><ssdm name="add25_27"/></StgValue>
</operation>

<operation id="1523" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:652 %mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="1524" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:660 %mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119

]]></Node>
<StgValue><ssdm name="mul24_28"/></StgValue>
</operation>

<operation id="1525" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:674 %mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="1526" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:682 %mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123

]]></Node>
<StgValue><ssdm name="mul24_29"/></StgValue>
</operation>

<operation id="1527" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:696 %mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="1528" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:704 %mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127

]]></Node>
<StgValue><ssdm name="mul24_30"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1529" st_id="39" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:112 %sum_5 = fadd i32 %sum_4, i32 %add25_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1530" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:573 %add25_24 = fadd i32 %mul16_24, i32 %mul24_24

]]></Node>
<StgValue><ssdm name="add25_24"/></StgValue>
</operation>

<operation id="1531" st_id="39" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:595 %add25_25 = fadd i32 %mul16_25, i32 %mul24_25

]]></Node>
<StgValue><ssdm name="add25_25"/></StgValue>
</operation>

<operation id="1532" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:617 %add25_26 = fadd i32 %mul16_26, i32 %mul24_26

]]></Node>
<StgValue><ssdm name="add25_26"/></StgValue>
</operation>

<operation id="1533" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:639 %add25_27 = fadd i32 %mul16_27, i32 %mul24_27

]]></Node>
<StgValue><ssdm name="add25_27"/></StgValue>
</operation>

<operation id="1534" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:652 %mul16_28 = fmul i32 %mul12_28, i32 %bitcast_ln18_117

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="1535" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:660 %mul24_28 = fmul i32 %mul20_28, i32 %bitcast_ln18_119

]]></Node>
<StgValue><ssdm name="mul24_28"/></StgValue>
</operation>

<operation id="1536" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:674 %mul16_29 = fmul i32 %mul12_29, i32 %bitcast_ln18_121

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="1537" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:682 %mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123

]]></Node>
<StgValue><ssdm name="mul24_29"/></StgValue>
</operation>

<operation id="1538" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:696 %mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="1539" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:704 %mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127

]]></Node>
<StgValue><ssdm name="mul24_30"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1540" st_id="40" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:112 %sum_5 = fadd i32 %sum_4, i32 %add25_4

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1541" st_id="40" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:595 %add25_25 = fadd i32 %mul16_25, i32 %mul24_25

]]></Node>
<StgValue><ssdm name="add25_25"/></StgValue>
</operation>

<operation id="1542" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:617 %add25_26 = fadd i32 %mul16_26, i32 %mul24_26

]]></Node>
<StgValue><ssdm name="add25_26"/></StgValue>
</operation>

<operation id="1543" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:639 %add25_27 = fadd i32 %mul16_27, i32 %mul24_27

]]></Node>
<StgValue><ssdm name="add25_27"/></StgValue>
</operation>

<operation id="1544" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:661 %add25_28 = fadd i32 %mul16_28, i32 %mul24_28

]]></Node>
<StgValue><ssdm name="add25_28"/></StgValue>
</operation>

<operation id="1545" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:682 %mul24_29 = fmul i32 %mul20_29, i32 %bitcast_ln18_123

]]></Node>
<StgValue><ssdm name="mul24_29"/></StgValue>
</operation>

<operation id="1546" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:696 %mul16_30 = fmul i32 %mul12_30, i32 %bitcast_ln18_125

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="1547" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:704 %mul24_30 = fmul i32 %mul20_30, i32 %bitcast_ln18_127

]]></Node>
<StgValue><ssdm name="mul24_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1548" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:134 %sum_6 = fadd i32 %sum_5, i32 %add25_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1549" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:617 %add25_26 = fadd i32 %mul16_26, i32 %mul24_26

]]></Node>
<StgValue><ssdm name="add25_26"/></StgValue>
</operation>

<operation id="1550" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:639 %add25_27 = fadd i32 %mul16_27, i32 %mul24_27

]]></Node>
<StgValue><ssdm name="add25_27"/></StgValue>
</operation>

<operation id="1551" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:661 %add25_28 = fadd i32 %mul16_28, i32 %mul24_28

]]></Node>
<StgValue><ssdm name="add25_28"/></StgValue>
</operation>

<operation id="1552" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:683 %add25_29 = fadd i32 %mul16_29, i32 %mul24_29

]]></Node>
<StgValue><ssdm name="add25_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1553" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:134 %sum_6 = fadd i32 %sum_5, i32 %add25_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1554" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:639 %add25_27 = fadd i32 %mul16_27, i32 %mul24_27

]]></Node>
<StgValue><ssdm name="add25_27"/></StgValue>
</operation>

<operation id="1555" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:661 %add25_28 = fadd i32 %mul16_28, i32 %mul24_28

]]></Node>
<StgValue><ssdm name="add25_28"/></StgValue>
</operation>

<operation id="1556" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:683 %add25_29 = fadd i32 %mul16_29, i32 %mul24_29

]]></Node>
<StgValue><ssdm name="add25_29"/></StgValue>
</operation>

<operation id="1557" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:705 %add25_30 = fadd i32 %mul16_30, i32 %mul24_30

]]></Node>
<StgValue><ssdm name="add25_30"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1558" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:134 %sum_6 = fadd i32 %sum_5, i32 %add25_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1559" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:661 %add25_28 = fadd i32 %mul16_28, i32 %mul24_28

]]></Node>
<StgValue><ssdm name="add25_28"/></StgValue>
</operation>

<operation id="1560" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:683 %add25_29 = fadd i32 %mul16_29, i32 %mul24_29

]]></Node>
<StgValue><ssdm name="add25_29"/></StgValue>
</operation>

<operation id="1561" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:705 %add25_30 = fadd i32 %mul16_30, i32 %mul24_30

]]></Node>
<StgValue><ssdm name="add25_30"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1562" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:134 %sum_6 = fadd i32 %sum_5, i32 %add25_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1563" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:661 %add25_28 = fadd i32 %mul16_28, i32 %mul24_28

]]></Node>
<StgValue><ssdm name="add25_28"/></StgValue>
</operation>

<operation id="1564" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:683 %add25_29 = fadd i32 %mul16_29, i32 %mul24_29

]]></Node>
<StgValue><ssdm name="add25_29"/></StgValue>
</operation>

<operation id="1565" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:705 %add25_30 = fadd i32 %mul16_30, i32 %mul24_30

]]></Node>
<StgValue><ssdm name="add25_30"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1566" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:134 %sum_6 = fadd i32 %sum_5, i32 %add25_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1567" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:683 %add25_29 = fadd i32 %mul16_29, i32 %mul24_29

]]></Node>
<StgValue><ssdm name="add25_29"/></StgValue>
</operation>

<operation id="1568" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:705 %add25_30 = fadd i32 %mul16_30, i32 %mul24_30

]]></Node>
<StgValue><ssdm name="add25_30"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1569" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:156 %sum_7 = fadd i32 %sum_6, i32 %add25_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1570" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:705 %add25_30 = fadd i32 %mul16_30, i32 %mul24_30

]]></Node>
<StgValue><ssdm name="add25_30"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1571" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:156 %sum_7 = fadd i32 %sum_6, i32 %add25_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1572" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:156 %sum_7 = fadd i32 %sum_6, i32 %add25_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1573" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:156 %sum_7 = fadd i32 %sum_6, i32 %add25_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1574" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:156 %sum_7 = fadd i32 %sum_6, i32 %add25_6

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1575" st_id="51" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:178 %sum_8 = fadd i32 %sum_7, i32 %add25_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1576" st_id="52" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:178 %sum_8 = fadd i32 %sum_7, i32 %add25_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1577" st_id="53" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:178 %sum_8 = fadd i32 %sum_7, i32 %add25_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1578" st_id="54" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:178 %sum_8 = fadd i32 %sum_7, i32 %add25_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1579" st_id="55" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:178 %sum_8 = fadd i32 %sum_7, i32 %add25_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1580" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:200 %sum_9 = fadd i32 %sum_8, i32 %add25_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1581" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:200 %sum_9 = fadd i32 %sum_8, i32 %add25_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1582" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:200 %sum_9 = fadd i32 %sum_8, i32 %add25_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1583" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:200 %sum_9 = fadd i32 %sum_8, i32 %add25_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1584" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:200 %sum_9 = fadd i32 %sum_8, i32 %add25_8

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1585" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:222 %sum_10 = fadd i32 %sum_9, i32 %add25_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1586" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:222 %sum_10 = fadd i32 %sum_9, i32 %add25_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1587" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:222 %sum_10 = fadd i32 %sum_9, i32 %add25_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1588" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:222 %sum_10 = fadd i32 %sum_9, i32 %add25_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1589" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:222 %sum_10 = fadd i32 %sum_9, i32 %add25_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1590" st_id="66" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:244 %sum_11 = fadd i32 %sum_10, i32 %add25_s

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1591" st_id="67" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:244 %sum_11 = fadd i32 %sum_10, i32 %add25_s

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1592" st_id="68" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:244 %sum_11 = fadd i32 %sum_10, i32 %add25_s

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1593" st_id="69" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:244 %sum_11 = fadd i32 %sum_10, i32 %add25_s

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1594" st_id="70" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:244 %sum_11 = fadd i32 %sum_10, i32 %add25_s

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1595" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:266 %sum_12 = fadd i32 %sum_11, i32 %add25_10

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1596" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:266 %sum_12 = fadd i32 %sum_11, i32 %add25_10

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1597" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:266 %sum_12 = fadd i32 %sum_11, i32 %add25_10

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1598" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:266 %sum_12 = fadd i32 %sum_11, i32 %add25_10

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1599" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:266 %sum_12 = fadd i32 %sum_11, i32 %add25_10

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1600" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:288 %sum_13 = fadd i32 %sum_12, i32 %add25_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1601" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:288 %sum_13 = fadd i32 %sum_12, i32 %add25_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1602" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:288 %sum_13 = fadd i32 %sum_12, i32 %add25_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1603" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:288 %sum_13 = fadd i32 %sum_12, i32 %add25_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1604" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:288 %sum_13 = fadd i32 %sum_12, i32 %add25_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">
</state>

<state id="82" st_id="83">

<operation id="1605" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:310 %sum_14 = fadd i32 %sum_13, i32 %add25_12

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1606" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:310 %sum_14 = fadd i32 %sum_13, i32 %add25_12

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1607" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:310 %sum_14 = fadd i32 %sum_13, i32 %add25_12

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1608" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:310 %sum_14 = fadd i32 %sum_13, i32 %add25_12

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1609" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:310 %sum_14 = fadd i32 %sum_13, i32 %add25_12

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1610" st_id="87" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:332 %sum_15 = fadd i32 %sum_14, i32 %add25_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1611" st_id="88" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:332 %sum_15 = fadd i32 %sum_14, i32 %add25_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1612" st_id="89" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:332 %sum_15 = fadd i32 %sum_14, i32 %add25_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1613" st_id="90" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:332 %sum_15 = fadd i32 %sum_14, i32 %add25_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1614" st_id="91" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:332 %sum_15 = fadd i32 %sum_14, i32 %add25_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1615" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:354 %sum_16 = fadd i32 %sum_15, i32 %add25_14

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1616" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:354 %sum_16 = fadd i32 %sum_15, i32 %add25_14

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1617" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:354 %sum_16 = fadd i32 %sum_15, i32 %add25_14

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1618" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:354 %sum_16 = fadd i32 %sum_15, i32 %add25_14

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1619" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:354 %sum_16 = fadd i32 %sum_15, i32 %add25_14

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1620" st_id="97" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:376 %sum_17 = fadd i32 %sum_16, i32 %add25_15

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1621" st_id="98" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:376 %sum_17 = fadd i32 %sum_16, i32 %add25_15

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1622" st_id="99" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:376 %sum_17 = fadd i32 %sum_16, i32 %add25_15

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1623" st_id="100" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:376 %sum_17 = fadd i32 %sum_16, i32 %add25_15

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1624" st_id="101" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:376 %sum_17 = fadd i32 %sum_16, i32 %add25_15

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1625" st_id="102" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:398 %sum_18 = fadd i32 %sum_17, i32 %add25_16

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1626" st_id="103" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:398 %sum_18 = fadd i32 %sum_17, i32 %add25_16

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1627" st_id="104" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:398 %sum_18 = fadd i32 %sum_17, i32 %add25_16

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1628" st_id="105" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:398 %sum_18 = fadd i32 %sum_17, i32 %add25_16

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1629" st_id="106" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:398 %sum_18 = fadd i32 %sum_17, i32 %add25_16

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">
</state>

<state id="108" st_id="109">
</state>

<state id="109" st_id="110">

<operation id="1630" st_id="109" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:420 %sum_19 = fadd i32 %sum_18, i32 %add25_17

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1631" st_id="110" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:420 %sum_19 = fadd i32 %sum_18, i32 %add25_17

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1632" st_id="111" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:420 %sum_19 = fadd i32 %sum_18, i32 %add25_17

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1633" st_id="112" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:420 %sum_19 = fadd i32 %sum_18, i32 %add25_17

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1634" st_id="113" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:420 %sum_19 = fadd i32 %sum_18, i32 %add25_17

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">
</state>

<state id="115" st_id="116">
</state>

<state id="116" st_id="117">

<operation id="1635" st_id="116" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:442 %sum_20 = fadd i32 %sum_19, i32 %add25_18

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1636" st_id="117" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:442 %sum_20 = fadd i32 %sum_19, i32 %add25_18

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1637" st_id="118" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:442 %sum_20 = fadd i32 %sum_19, i32 %add25_18

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1638" st_id="119" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:442 %sum_20 = fadd i32 %sum_19, i32 %add25_18

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1639" st_id="120" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:442 %sum_20 = fadd i32 %sum_19, i32 %add25_18

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1640" st_id="121" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:464 %sum_21 = fadd i32 %sum_20, i32 %add25_19

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1641" st_id="122" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:464 %sum_21 = fadd i32 %sum_20, i32 %add25_19

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1642" st_id="123" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:464 %sum_21 = fadd i32 %sum_20, i32 %add25_19

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1643" st_id="124" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:464 %sum_21 = fadd i32 %sum_20, i32 %add25_19

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1644" st_id="125" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:464 %sum_21 = fadd i32 %sum_20, i32 %add25_19

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1645" st_id="126" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:486 %sum_22 = fadd i32 %sum_21, i32 %add25_20

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1646" st_id="127" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:486 %sum_22 = fadd i32 %sum_21, i32 %add25_20

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1647" st_id="128" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:486 %sum_22 = fadd i32 %sum_21, i32 %add25_20

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1648" st_id="129" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:486 %sum_22 = fadd i32 %sum_21, i32 %add25_20

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1649" st_id="130" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:486 %sum_22 = fadd i32 %sum_21, i32 %add25_20

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1650" st_id="131" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:508 %sum_23 = fadd i32 %sum_22, i32 %add25_21

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1651" st_id="132" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:508 %sum_23 = fadd i32 %sum_22, i32 %add25_21

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1652" st_id="133" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:508 %sum_23 = fadd i32 %sum_22, i32 %add25_21

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1653" st_id="134" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:508 %sum_23 = fadd i32 %sum_22, i32 %add25_21

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1654" st_id="135" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:508 %sum_23 = fadd i32 %sum_22, i32 %add25_21

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1655" st_id="136" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:530 %sum_24 = fadd i32 %sum_23, i32 %add25_22

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1656" st_id="137" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:530 %sum_24 = fadd i32 %sum_23, i32 %add25_22

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1657" st_id="138" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:530 %sum_24 = fadd i32 %sum_23, i32 %add25_22

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1658" st_id="139" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:530 %sum_24 = fadd i32 %sum_23, i32 %add25_22

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1659" st_id="140" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:530 %sum_24 = fadd i32 %sum_23, i32 %add25_22

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">
</state>

<state id="142" st_id="143">
</state>

<state id="143" st_id="144">

<operation id="1660" st_id="143" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:552 %sum_25 = fadd i32 %sum_24, i32 %add25_23

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1661" st_id="144" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:552 %sum_25 = fadd i32 %sum_24, i32 %add25_23

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1662" st_id="145" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:552 %sum_25 = fadd i32 %sum_24, i32 %add25_23

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1663" st_id="146" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:552 %sum_25 = fadd i32 %sum_24, i32 %add25_23

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1664" st_id="147" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:552 %sum_25 = fadd i32 %sum_24, i32 %add25_23

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">
</state>

<state id="149" st_id="150">
</state>

<state id="150" st_id="151">

<operation id="1665" st_id="150" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:574 %sum_26 = fadd i32 %sum_25, i32 %add25_24

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1666" st_id="151" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:574 %sum_26 = fadd i32 %sum_25, i32 %add25_24

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1667" st_id="152" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:574 %sum_26 = fadd i32 %sum_25, i32 %add25_24

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1668" st_id="153" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:574 %sum_26 = fadd i32 %sum_25, i32 %add25_24

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1669" st_id="154" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:574 %sum_26 = fadd i32 %sum_25, i32 %add25_24

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1670" st_id="155" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:596 %sum_27 = fadd i32 %sum_26, i32 %add25_25

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1671" st_id="156" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:596 %sum_27 = fadd i32 %sum_26, i32 %add25_25

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1672" st_id="157" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:596 %sum_27 = fadd i32 %sum_26, i32 %add25_25

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1673" st_id="158" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:596 %sum_27 = fadd i32 %sum_26, i32 %add25_25

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1674" st_id="159" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:596 %sum_27 = fadd i32 %sum_26, i32 %add25_25

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1675" st_id="160" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:618 %sum_28 = fadd i32 %sum_27, i32 %add25_26

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1676" st_id="161" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:618 %sum_28 = fadd i32 %sum_27, i32 %add25_26

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1677" st_id="162" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:618 %sum_28 = fadd i32 %sum_27, i32 %add25_26

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1678" st_id="163" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:618 %sum_28 = fadd i32 %sum_27, i32 %add25_26

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1679" st_id="164" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:618 %sum_28 = fadd i32 %sum_27, i32 %add25_26

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1680" st_id="165" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:640 %sum_29 = fadd i32 %sum_28, i32 %add25_27

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="1681" st_id="166" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:640 %sum_29 = fadd i32 %sum_28, i32 %add25_27

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="1682" st_id="167" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:640 %sum_29 = fadd i32 %sum_28, i32 %add25_27

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="1683" st_id="168" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:640 %sum_29 = fadd i32 %sum_28, i32 %add25_27

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="1684" st_id="169" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:640 %sum_29 = fadd i32 %sum_28, i32 %add25_27

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="1685" st_id="170" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:662 %sum_30 = fadd i32 %sum_29, i32 %add25_28

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="1686" st_id="171" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:662 %sum_30 = fadd i32 %sum_29, i32 %add25_28

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="1687" st_id="172" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:662 %sum_30 = fadd i32 %sum_29, i32 %add25_28

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1706" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0">
<![CDATA[
for.inc34.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="1688" st_id="173" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:662 %sum_30 = fadd i32 %sum_29, i32 %add25_28

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="1689" st_id="174" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:662 %sum_30 = fadd i32 %sum_29, i32 %add25_28

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="1690" st_id="175" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:684 %sum_31 = fadd i32 %sum_30, i32 %add25_29

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="1691" st_id="176" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:684 %sum_31 = fadd i32 %sum_30, i32 %add25_29

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="1692" st_id="177" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:684 %sum_31 = fadd i32 %sum_30, i32 %add25_29

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="1693" st_id="178" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:684 %sum_31 = fadd i32 %sum_30, i32 %add25_29

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="1694" st_id="179" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:684 %sum_31 = fadd i32 %sum_30, i32 %add25_29

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">
</state>

<state id="181" st_id="182">
</state>

<state id="182" st_id="183">
</state>

<state id="183" st_id="184">
</state>

<state id="184" st_id="185">
</state>

<state id="185" st_id="186">
</state>

<state id="186" st_id="187">
</state>

<state id="187" st_id="188">
</state>

<state id="188" st_id="189">
</state>

<state id="189" st_id="190">
</state>

<state id="190" st_id="191">
</state>

<state id="191" st_id="192">
</state>

<state id="192" st_id="193">
</state>

<state id="193" st_id="194">
</state>

<state id="194" st_id="195">
</state>

<state id="195" st_id="196">
</state>

<state id="196" st_id="197">
</state>

<state id="197" st_id="198">
</state>

<state id="198" st_id="199">
</state>

<state id="199" st_id="200">

<operation id="1695" st_id="199" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:706 %sum_32 = fadd i32 %sum_31, i32 %add25_30

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="1696" st_id="200" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:706 %sum_32 = fadd i32 %sum_31, i32 %add25_30

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="1697" st_id="201" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:706 %sum_32 = fadd i32 %sum_31, i32 %add25_30

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="1698" st_id="202" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:706 %sum_32 = fadd i32 %sum_31, i32 %add25_30

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="1699" st_id="203" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_2.split:706 %sum_32 = fadd i32 %sum_31, i32 %add25_30

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="1700" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_2.split:4 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="1701" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_2.split:5 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="1702" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_2.split:6 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="1703" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32">
<![CDATA[
loop_2.split:707 %bitcast_ln19 = bitcast i32 %sum_32

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="1704" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
loop_2.split:708 %store_ln19 = store i32 %bitcast_ln19, i10 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="1705" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
loop_2.split:712 %br_ln13 = br void %loop_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
