{
  "design": {
    "design_info": {
      "boundary_crc": "0xF36AC7DF03C3960C",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../board_conn.gen/sources_1/bd/pwm",
      "name": "pwm",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "complex_comp_0": "",
      "variable_counter_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "pwm": {
        "direction": "O"
      },
      "en": {
        "direction": "I"
      },
      "duty_cycle": {
        "direction": "I",
        "left": "26",
        "right": "0"
      }
    },
    "components": {
      "complex_comp_0": {
        "vlnv": "xilinx.com:module_ref:complex_comp:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_complex_comp_0_0",
        "xci_path": "ip\\pwm_complex_comp_0_0\\pwm_complex_comp_0_0.xci",
        "inst_hier_path": "complex_comp_0",
        "parameters": {
          "nbits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "complex_comp",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "variable_counter_0": {
        "vlnv": "xilinx.com:module_ref:variable_counter:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_variable_counter_0_0",
        "xci_path": "ip\\pwm_variable_counter_0_0\\pwm_variable_counter_0_0.xci",
        "inst_hier_path": "variable_counter_0",
        "parameters": {
          "max_count_value": {
            "value": "1000"
          },
          "n_bits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "variable_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "Q": {
            "direction": "O",
            "left": "26",
            "right": "0"
          },
          "overflow": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "b_0_1": {
        "ports": [
          "duty_cycle",
          "complex_comp_0/b"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "variable_counter_0/Clk"
        ]
      },
      "complex_comp_0_o": {
        "ports": [
          "complex_comp_0/o",
          "pwm"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "variable_counter_0/en"
        ]
      },
      "variable_counter_0_Q": {
        "ports": [
          "variable_counter_0/Q",
          "complex_comp_0/a"
        ]
      }
    }
  }
}