# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

Start of block (tzm_magic): "0x4d2d5a54"

CORE0 CM33 Secure vector table address (cm33_vtor_addr): 0x00000000
CORE0 CM33 Non-secure vector table address (cm33_vtor_ns_addr): 0x00000000
CORE0 CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0): 0x00000000
CORE0 CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1): 0x00000000
CORE0 CM33 Interrupt target non-secure register 2 (cm33_nvic_itns2): 0x00000000
CORE0 CM33 Interrupt target non-secure register 3 (cm33_nvic_itns3): 0x00000000
CORE0 CM33 Interrupt target non-secure register 4 (cm33_nvic_itns4): 0x00000000
CORE0 Miscellaneous CM33 settings (cm33_misc_ctrl): 0x00000000
CORE0 CM33 Non-secure Access Control Register (cm33_nsacr): 0x00000000
CORE0 CM33 Coprocessor Power Control Register (cm33_cppwr): 0x00000000
CORE0 CM33 Coprocessor Access Control Register (cm33_cpacr): 0x00000000

CORE0 MPU Control Register.*/(cm33_mpu_ctrl): 0x00000000
CORE0 MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0): 0x00000000
CORE0 MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1): 0x00000000
CORE0 MPU Region 0 Base Address Register (cm33_mpu_rbar0): 0x00000000
CORE0 MPU Region 0 Limit Address Register (cm33_mpu_rlar0): 0x00000000
CORE0 MPU Region 1 Base Address Register (cm33_mpu_rbar1): 0x00000000
CORE0 MPU Region 1 Limit Address Register (cm33_mpu_rlar1): 0x00000000
CORE0 MPU Region 2 Base Address Register (cm33_mpu_rbar2): 0x00000000
CORE0 MPU Region 2 Limit Address Register (cm33_mpu_rlar2): 0x00000000
CORE0 MPU Region 3 Base Address Register (cm33_mpu_rbar3): 0x00000000
CORE0 MPU Region 3 Limit Address Register (cm33_mpu_rlar3): 0x00000000
CORE0 MPU Region 4 Base Address Register (cm33_mpu_rbar4): 0x00000000
CORE0 MPU Region 4 Limit Address Register (cm33_mpu_rlar4): 0x00000000
CORE0 MPU Region 5 Base Address Register (cm33_mpu_rbar5): 0x00000000
CORE0 MPU Region 5 Limit Address Register (cm33_mpu_rlar5): 0x00000000
CORE0 MPU Region 6 Base Address Register (cm33_mpu_rbar6): 0x00000000
CORE0 MPU Region 6 Limit Address Register (cm33_mpu_rlar6): 0x00000000
CORE0 MPU Region 7 Base Address Register (cm33_mpu_rbar7): 0x00000000
CORE0 MPU Region 7 Limit Address Register (cm33_mpu_rlar7): 0x00000000

CORE0 Non-secure MPU Control Register.*/(cm33_mpu_ctrl_ns): 0x00000000
CORE0 Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns): 0x00000000
CORE0 Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns): 0x00000000
CORE0 Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns): 0x00000000
CORE0 Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns): 0x00000000
CORE0 Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns): 0x00000000
CORE0 Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns): 0x00000000
CORE0 Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns): 0x00000000
CORE0 Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns): 0x00000000
CORE0 Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns): 0x00000000
CORE0 Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns): 0x00000000
CORE0 Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns): 0x00000000
CORE0 Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns): 0x00000000
CORE0 Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns): 0x00000000
CORE0 Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns): 0x00000000
CORE0 Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns): 0x00000000
CORE0 Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns): 0x00000000
CORE0 Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns): 0x00000000
CORE0 Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns): 0x00000000

CORE0 SAU Control Register.*/(cm33_sau_ctrl): 0x00000000
CORE0 SAU Region 0 Base Address Register (cm33_sau_rbar0): 0x00000000
CORE0 SAU Region 0 Limit Address Register (cm33_sau_rlar0): 0x00000000
CORE0 SAU Region 1 Base Address Register (cm33_sau_rbar1): 0x00000000
CORE0 SAU Region 1 Limit Address Register (cm33_sau_rlar1): 0x00000000
CORE0 SAU Region 2 Base Address Register (cm33_sau_rbar2): 0x00000000
CORE0 SAU Region 2 Limit Address Register (cm33_sau_rlar2): 0x00000000
CORE0 SAU Region 3 Base Address Register (cm33_sau_rbar3): 0x00000000
CORE0 SAU Region 3 Limit Address Register (cm33_sau_rlar3): 0x00000000
CORE0 SAU Region 4 Base Address Register (cm33_sau_rbar4): 0x00000000
CORE0 SAU Region 4 Limit Address Register (cm33_sau_rlar4): 0x00000000
CORE0 SAU Region 5 Base Address Register (cm33_sau_rbar5): 0x00000000
CORE0 SAU Region 5 Limit Address Register (cm33_sau_rlar5): 0x00000000
CORE0 SAU Region 6 Base Address Register (cm33_sau_rbar6): 0x00000000
CORE0 SAU Region 6 Limit Address Register (cm33_sau_rlar6): 0x00000000
CORE0 SAU Region 7 Base Address Register (cm33_sau_rbar7): 0x00000000
CORE0 SAU Region 7 Limit Address Register (cm33_sau_rlar7): 0x00000000

# AHBSC COMPUTE domain settings
COMPUTE ROM Memory Rule Register 0 (rom_mem_rule0): 0x33333333
COMPUTE ROM Memory Rule Register 1 (rom_mem_rule1): 0x33333333
COMPUTE ROM Memory Rule Register 2 (rom_mem_rule2): 0x33333333
COMPUTE ROM Memory Rule Register 3 (rom_mem_rule3): 0x33333333

COMPUTE XSPI1 Region 0 Memory Rule Register 0 (xspi1_region0_mem_rule0): 0x00000000
COMPUTE XSPI1 Region 0 Memory Rule Register 1 (xspi1_region0_mem_rule1): 0x00000000
COMPUTE XSPI1 Region 0 Memory Rule Register 2 (xspi1_region0_mem_rule2): 0x00000000
COMPUTE XSPI1 Region 0 Memory Rule Register 3 (xspi1_region0_mem_rule3): 0x00000000

COMPUTE XSPI1 Region 1 Memory Rule Register 0 (xspi1_region1_mem_rule0): 0x00000000

COMPUTE XSPI1 Region 2 Memory Rule Register 0 (xspi1_region2_mem_rule0): 0x00000000

COMPUTE XSPI1 Region 3 Memory Rule Register 0 (xspi1_region3_mem_rule0): 0x00000000

COMPUTE XSPI1 Region 4 Memory Rule Register 0 (xspi1_region4_mem_rule0): 0x00000000

COMPUTE XSPI0 Region 0 Memory Rule Register 0 (xspi0_region0_mem_rule0): 0x00000000
COMPUTE XSPI0 Region 0 Memory Rule Register 1 (xspi0_region0_mem_rule1): 0x00000000
COMPUTE XSPI0 Region 0 Memory Rule Register 2 (xspi0_region0_mem_rule2): 0x00000000
COMPUTE XSPI0 Region 0 Memory Rule Register 3 (xspi0_region0_mem_rule3): 0x00000000

COMPUTE XSPI0 Region 1 Memory Rule Register 0 (xspi0_region1_mem_rule0): 0x00000000

COMPUTE XSPI0 Region 2 Memory Rule Register 0 (xspi0_region2_mem_rule0): 0x00000000

COMPUTE XSPI0 Region 3 Memory Rule Register 0 (xspi0_region3_mem_rule0): 0x00000000

COMPUTE XSPI0 Region 4 Memory Rule Register 0 (xspi0_region4_mem_rule0): 0x00000000

COMPUTE PKC RAM Memory Rule Register 0 (pkc_ram_rule0): 0x00000000

COMPUTE RAM0 Memory Rule Register 0 (sram_0_rule0): 0x00000000
COMPUTE RAM0 Memory Rule Register 1 (sram_0_rule1): 0x00000000
COMPUTE RAM0 Memory Rule Register 2 (sram_0_rule2): 0x00000000
COMPUTE RAM0 Memory Rule Register 3 (sram_0_rule3): 0x00000000

COMPUTE RAM1 Memory Rule Register 0 (sram_1_rule0): 0x00000000
COMPUTE RAM1 Memory Rule Register 1 (sram_1_rule1): 0x00000000
COMPUTE RAM1 Memory Rule Register 2 (sram_1_rule2): 0x00000000
COMPUTE RAM1 Memory Rule Register 3 (sram_1_rule3): 0x00000000

COMPUTE RAM2 Memory Rule Register 0 (sram_2_rule0): 0x00000000
COMPUTE RAM2 Memory Rule Register 1 (sram_2_rule1): 0x00000000
COMPUTE RAM2 Memory Rule Register 2 (sram_2_rule2): 0x00000000
COMPUTE RAM2 Memory Rule Register 3 (sram_2_rule3): 0x00000000

COMPUTE RAM3 Memory Rule Register 0 (sram_3_rule0): 0x00000000
COMPUTE RAM3 Memory Rule Register 1 (sram_3_rule1): 0x00000000
COMPUTE RAM3 Memory Rule Register 2 (sram_3_rule2): 0x00000000
COMPUTE RAM3 Memory Rule Register 3 (sram_3_rule3): 0x00000000

COMPUTE RAM4 Memory Rule Register 0 (sram_4_rule0): 0x00000000
COMPUTE RAM4 Memory Rule Register 1 (sram_4_rule1): 0x00000000
COMPUTE RAM4 Memory Rule Register 2 (sram_4_rule2): 0x00000000
COMPUTE RAM4 Memory Rule Register 3 (sram_4_rule3): 0x00000000

COMPUTE RAM5 Memory Rule Register 0 (sram_5_rule0): 0x00000000
COMPUTE RAM5 Memory Rule Register 1 (sram_5_rule1): 0x00000000
COMPUTE RAM5 Memory Rule Register 2 (sram_5_rule2): 0x00000000
COMPUTE RAM5 Memory Rule Register 3 (sram_5_rule3): 0x00000000

COMPUTE RAM6 Memory Rule Register 0 (sram_6_rule0): 0x00000000
COMPUTE RAM6 Memory Rule Register 1 (sram_6_rule1): 0x00000000
COMPUTE RAM6 Memory Rule Register 2 (sram_6_rule2): 0x00000000
COMPUTE RAM6 Memory Rule Register 3 (sram_6_rule3): 0x00000000

COMPUTE RAM7 Memory Rule Register 0 (sram_7_rule0): 0x00000000
COMPUTE RAM7 Memory Rule Register 1 (sram_7_rule1): 0x00000000
COMPUTE RAM7 Memory Rule Register 2 (sram_7_rule2): 0x00000000
COMPUTE RAM7 Memory Rule Register 3 (sram_7_rule3): 0x00000000

COMPUTE RAM8 Memory Rule Register 0 (sram_8_rule0): 0x00000000
COMPUTE RAM8 Memory Rule Register 1 (sram_8_rule1): 0x00000000
COMPUTE RAM8 Memory Rule Register 2 (sram_8_rule2): 0x00000000
COMPUTE RAM8 Memory Rule Register 3 (sram_8_rule3): 0x00000000

COMPUTE RAM9 Memory Rule Register 0 (sram_9_rule0): 0x00000000
COMPUTE RAM9 Memory Rule Register 1 (sram_9_rule1): 0x00000000
COMPUTE RAM9 Memory Rule Register 2 (sram_9_rule2): 0x00000000
COMPUTE RAM9 Memory Rule Register 3 (sram_9_rule3): 0x00000000

COMPUTE RAM10 Memory Rule Register 0 (sram_10_rule0): 0x00000000
COMPUTE RAM10 Memory Rule Register 1 (sram_10_rule1): 0x00000000
COMPUTE RAM10 Memory Rule Register 2 (sram_10_rule2): 0x00000000
COMPUTE RAM10 Memory Rule Register 3 (sram_10_rule3): 0x00000000

COMPUTE RAM11 Memory Rule Register 0 (sram_11_rule0): 0x00000000
COMPUTE RAM11 Memory Rule Register 1 (sram_11_rule1): 0x00000000
COMPUTE RAM11 Memory Rule Register 2 (sram_11_rule2): 0x00000000
COMPUTE RAM11 Memory Rule Register 3 (sram_11_rule3): 0x00000000

COMPUTE RAM12 Memory Rule Register 0 (sram_12_rule0): 0x00000000
COMPUTE RAM12 Memory Rule Register 1 (sram_12_rule1): 0x00000000
COMPUTE RAM12 Memory Rule Register 2 (sram_12_rule2): 0x00000000
COMPUTE RAM12 Memory Rule Register 3 (sram_12_rule3): 0x00000000

COMPUTE RAM13 Memory Rule Register 0 (sram_13_rule0): 0x00000000
COMPUTE RAM13 Memory Rule Register 1 (sram_13_rule1): 0x00000000
COMPUTE RAM13 Memory Rule Register 2 (sram_13_rule2): 0x00000000
COMPUTE RAM13 Memory Rule Register 3 (sram_13_rule3): 0x00000000

COMPUTE RAM14 Memory Rule Register 0 (sram_14_rule0): 0x00000000
COMPUTE RAM14 Memory Rule Register 1 (sram_14_rule1): 0x00000000
COMPUTE RAM14 Memory Rule Register 2 (sram_14_rule2): 0x00000000
COMPUTE RAM14 Memory Rule Register 3 (sram_14_rule3): 0x00000000

COMPUTE RAM15 Memory Rule Register 0 (sram_15_rule0): 0x00000000
COMPUTE RAM15 Memory Rule Register 1 (sram_15_rule1): 0x00000000
COMPUTE RAM15 Memory Rule Register 2 (sram_15_rule2): 0x00000000
COMPUTE RAM15 Memory Rule Register 3 (sram_15_rule3): 0x00000000

COMPUTE RAM16 Memory Rule Register 0 (sram_16_rule0): 0x00000000
COMPUTE RAM16 Memory Rule Register 1 (sram_16_rule1): 0x00000000
COMPUTE RAM16 Memory Rule Register 2 (sram_16_rule2): 0x00000000
COMPUTE RAM16 Memory Rule Register 3 (sram_16_rule3): 0x00000000

COMPUTE RAM17 Memory Rule Register 0 (sram_17_rule0): 0x00000000
COMPUTE RAM17 Memory Rule Register 1 (sram_17_rule1): 0x00000000
COMPUTE RAM17 Memory Rule Register 2 (sram_17_rule2): 0x00000000
COMPUTE RAM17 Memory Rule Register 3 (sram_17_rule3): 0x00000000

COMPUTE RAM18 Memory Rule Register 0 (sram_18_rule0): 0x00000000
COMPUTE RAM18 Memory Rule Register 1 (sram_18_rule1): 0x00000000
COMPUTE RAM18 Memory Rule Register 2 (sram_18_rule2): 0x00000000
COMPUTE RAM18 Memory Rule Register 3 (sram_18_rule3): 0x00000000

COMPUTE RAM19 Memory Rule Register 0 (sram_19_rule0): 0x00000000
COMPUTE RAM19 Memory Rule Register 1 (sram_19_rule1): 0x00000000
COMPUTE RAM19 Memory Rule Register 2 (sram_19_rule2): 0x00000000
COMPUTE RAM19 Memory Rule Register 3 (sram_19_rule3): 0x00000000

COMPUTE RAM20 Memory Rule Register 0 (sram_20_rule0): 0x00000000
COMPUTE RAM20 Memory Rule Register 1 (sram_20_rule1): 0x00000000
COMPUTE RAM20 Memory Rule Register 2 (sram_20_rule2): 0x00000000
COMPUTE RAM20 Memory Rule Register 3 (sram_20_rule3): 0x00000000

COMPUTE RAM21 Memory Rule Register 0 (sram_21_rule0): 0x00000000
COMPUTE RAM21 Memory Rule Register 1 (sram_21_rule1): 0x00000000
COMPUTE RAM21 Memory Rule Register 2 (sram_21_rule2): 0x00000000
COMPUTE RAM21 Memory Rule Register 3 (sram_21_rule3): 0x00000000

COMPUTE RAM22 Memory Rule Register 0 (sram_22_rule0): 0x00000000
COMPUTE RAM22 Memory Rule Register 1 (sram_22_rule1): 0x00000000
COMPUTE RAM22 Memory Rule Register 2 (sram_22_rule2): 0x00000000
COMPUTE RAM22 Memory Rule Register 3 (sram_22_rule3): 0x00000000

COMPUTE RAM23 Memory Rule Register 0 (sram_23_rule0): 0x00000000
COMPUTE RAM23 Memory Rule Register 1 (sram_23_rule1): 0x00000000
COMPUTE RAM23 Memory Rule Register 2 (sram_23_rule2): 0x00000000
COMPUTE RAM23 Memory Rule Register 3 (sram_23_rule3): 0x00000000

COMPUTE RAM24 Memory Rule Register 0 (sram_24_rule0): 0x00000000
COMPUTE RAM24 Memory Rule Register 1 (sram_24_rule1): 0x00000000
COMPUTE RAM24 Memory Rule Register 2 (sram_24_rule2): 0x00000000
COMPUTE RAM24 Memory Rule Register 3 (sram_24_rule3): 0x00000000

COMPUTE RAM25 Memory Rule Register 0 (sram_25_rule0): 0x00000000
COMPUTE RAM25 Memory Rule Register 1 (sram_25_rule1): 0x00000000
COMPUTE RAM25 Memory Rule Register 2 (sram_25_rule2): 0x00000000
COMPUTE RAM25 Memory Rule Register 3 (sram_25_rule3): 0x00000000

COMPUTE RAM26 Memory Rule Register 0 (sram_26_rule0): 0x00000000
COMPUTE RAM26 Memory Rule Register 1 (sram_26_rule1): 0x00000000
COMPUTE RAM26 Memory Rule Register 2 (sram_26_rule2): 0x00000000
COMPUTE RAM26 Memory Rule Register 3 (sram_26_rule3): 0x00000000

COMPUTE RAM27 Memory Rule Register 0 (sram_27_rule0): 0x00000000
COMPUTE RAM27 Memory Rule Register 1 (sram_27_rule1): 0x00000000
COMPUTE RAM27 Memory Rule Register 2 (sram_27_rule2): 0x00000000
COMPUTE RAM27 Memory Rule Register 3 (sram_27_rule3): 0x00000000

COMPUTE RAM28 Memory Rule Register 0 (sram_28_rule0): 0x00000000
COMPUTE RAM28 Memory Rule Register 1 (sram_28_rule1): 0x00000000
COMPUTE RAM28 Memory Rule Register 2 (sram_28_rule2): 0x00000000
COMPUTE RAM28 Memory Rule Register 3 (sram_28_rule3): 0x00000000

COMPUTE RAM29 Memory Rule Register 0 (sram_29_rule0): 0x00000000
COMPUTE RAM29 Memory Rule Register 1 (sram_29_rule1): 0x00000000
COMPUTE RAM29 Memory Rule Register 2 (sram_29_rule2): 0x00000000
COMPUTE RAM29 Memory Rule Register 3 (sram_29_rule3): 0x00000000

COMPUTE HIFI4 TCM Memory Rule Register 0 (hifi4_tcm_rule0): 0x00000000
COMPUTE HIFI4 TCM Memory Rule Register 1 (hifi4_tcm_rule1): 0x00000000
COMPUTE HIFI4 TCM Memory Rule Register 2 (hifi4_tcm_rule2): 0x00000000
COMPUTE HIFI4 TCM Memory Rule Register 3 (hifi4_tcm_rule3): 0x00000000

COMPUTE COMPUTE domain to MEDIA domain Access Rule Register (compute2media_rule): 0x00000000

COMPUTE COMPUTE Pbus domain Rule Register (mbus2pbus_rule): 0x00000000

COMPUTE AHB Peripheral 0 Slaves Rule Register 0 (ahb_peripheral0_slave_rule0): 0x33333333

COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 0 (ahb_peripheral0_slave_hsgpio_rule0): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 1 (ahb_peripheral0_slave_hsgpio_rule1): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 2 (ahb_peripheral0_slave_hsgpio_rule2): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 3 (ahb_peripheral0_slave_hsgpio_rule3): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 4 (ahb_peripheral0_slave_hsgpio_rule4): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 5 (ahb_peripheral0_slave_hsgpio_rule5): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 6 (ahb_peripheral0_slave_hsgpio_rule6): 0x00000033
COMPUTE AHB Peripheral 0 Slaves HSGPIO Rule Register 7 (ahb_peripheral0_slave_hsgpio_rule7): 0x00000033

COMPUTE AHB Peripheral 1 Slaves Rule Register (ahb_peripheral1_slave_rule): 0x33333333

COMPUTE AIPS1 Bridge Group 0 Memory Rule Register 0 (aips1_bridge_group0_mem_rule0): 0x33333333
COMPUTE AIPS1 Bridge Group 0 Memory Rule Register 1 (aips1_bridge_group0_mem_rule1): 0x33333333
COMPUTE AIPS1 Bridge Group 0 Memory Rule Register 2 (aips1_bridge_group0_mem_rule2): 0x33333333

COMPUTE AIPS1 Bridge Group 1 Memory Rule Register 0 (aips1_bridge_group1_mem_rule0): 0x33333333
COMPUTE AIPS1 Bridge Group 1 Memory Rule Register 1 (aips1_bridge_group1_mem_rule1): 0x33333333

COMPUTE AHB Secure Control Peripheral Rule 0 (ahb_secure_ctrl_peripheral_rule0): 0x00003333

COMPUTE AHB Peripheral 2 Slaves Rule Register 0 (ahb_peripheral2_slave_rule0): 0x33333333

COMPUTE AIPS0 Bridge Group 0 Memory Rule Register 0 (aips0_bridge_group0_mem_rule0): 0x33333333
COMPUTE AIPS0 Bridge Group 0 Memory Rule Register 1 (aips0_bridge_group0_mem_rule1): 0x33333333

COMPUTE AIPS0 Bridge Group 1 Memory Rule Register 0 (aips0_bridge_group1_mem_rule0): 0x33333333

COMPUTE APB Bridge Peripheral 0 Rule 0  (apb_slave_group0_rule0): 0x33333333
COMPUTE APB Bridge Peripheral 0 Rule 1  (apb_slave_group0_rule1): 0x33333333
COMPUTE APB Bridge Peripheral 0 Rule 2  (apb_slave_group0_rule2): 0x33333333
COMPUTE APB Bridge Peripheral 0 Rule 3  (apb_slave_group0_rule3): 0x33333333

COMPUTE APB Bridge Peripheral 1 Rule 0  (apb_slave_group1_rule0): 0x33333333
COMPUTE APB Bridge Peripheral 1 Rule 1  (apb_slave_group1_rule1): 0x33333333
COMPUTE APB Bridge Peripheral 1 Rule 2  (apb_slave_group1_rule2): 0x33333333
COMPUTE APB Bridge Peripheral 1 Rule 3  (apb_slave_group1_rule3): 0x33333333

COMPUTE Shared APB Bridge Peripheral 0 Rule 0  (shared_apb_slave_group0_rule0): 0x33333333
COMPUTE Shared APB Bridge Peripheral 0 Rule 1  (shared_apb_slave_group0_rule1): 0x33333333

COMPUTE AIPS2 Bridge Group 0 Memory Rule Register 0 (aips2_bridge_group0_mem_rule0): 0x33333333
COMPUTE AIPS2 Bridge Group 0 Memory Rule Register 1 (aips2_bridge_group0_mem_rule1): 0x33333333

COMPUTE AIPS2 Bridge Group 1 Memory Rule Register 0 (aips2_bridge_group1_mem_rule0): 0x00003333

COMPUTE Sense Domain AHB Secure Control Peripheral Rule 0 (ahb_secure_ctrl_sense_rule0): 0x00003333

COMPUTE APB Debug Peripheral Rule Register 0 (apb_debug_mem_rule0): 0x33333333
COMPUTE APB Debug Peripheral Rule Register 1 (apb_debug_mem_rule1): 0x33333333
COMPUTE APB Debug Peripheral Rule Register 2 (apb_debug_mem_rule2): 0x33333333

COMPUTE MEDIA domain AHB peripheral slave Rule Register (media_ahb_peripheral_slave_rule0): 0x00000003

COMPUTE MEDIA domain APB peripheral slave Rule Register (media_apb_peripheral_slave_rule0): 0x00000003

COMPUTE EZHV SRAM Memory Rule Register (ezhv_sram_rule0): 0x00000000

COMPUTE Access enable for COMPUTE domain masters to ARB0RAM partitions Register (compute_arb0ram_access_enable): 0x3FFFFFFF
COMPUTE Access enable for SENSE domain masters to ARB0RAM partitions Register (sense_arb0ram_access_enable): 0x3FFFFFFF
COMPUTE Access enable for MEDIA domain masters to ARB0RAM partitions Register (media_arb0ram_access_enable): 0x3FFFFFFF
COMPUTE Access enable for NEUTRON domain masters to ARB0RAM partitions Register (neutron_arb0ram_access_enable): 0x3FFFFFFF
COMPUTE Access enable for HIFI4 domain masters to ARB0RAM partitions Register (hifi4_arb0ram_access_enable): 0x3FFFFFFF

COMPUTE Master Secure Level Register (master_sec_level): 0x00000000
COMPUTE Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): 0xFFFFFFFF

COMPUTE CM33 Lock Control Register 0 (cpu0_lock_reg0): 0x000002AA

COMPUTE Secure Control Duplicate Register (misc_ctrl_dp_reg): 0x0000865a
COMPUTE Secure Control Register (misc_ctrl_reg): 0x0000865a

# AHBSC SENSE domain settings
SENSE RAM0 Memory Rule Register 0 (sram_0_rule0): 0x00000000
SENSE RAM0 Memory Rule Register 1 (sram_0_rule1): 0x00000000
SENSE RAM0 Memory Rule Register 2 (sram_0_rule2): 0x00000000
SENSE RAM0 Memory Rule Register 3 (sram_0_rule3): 0x00000000

SENSE RAM1 Memory Rule Register 0 (sram_1_rule0): 0x00000000
SENSE RAM1 Memory Rule Register 1 (sram_1_rule1): 0x00000000
SENSE RAM1 Memory Rule Register 2 (sram_1_rule2): 0x00000000
SENSE RAM1 Memory Rule Register 3 (sram_1_rule3): 0x00000000

SENSE RAM2 Memory Rule Register 0 (sram_2_rule0): 0x33333333
SENSE RAM2 Memory Rule Register 1 (sram_2_rule1): 0x33333333
SENSE RAM2 Memory Rule Register 2 (sram_2_rule2): 0x33333333
SENSE RAM2 Memory Rule Register 3 (sram_2_rule3): 0x33333333

SENSE RAM3 Memory Rule Register 0 (sram_3_rule0): 0x33333333
SENSE RAM3 Memory Rule Register 1 (sram_3_rule1): 0x33333333
SENSE RAM3 Memory Rule Register 2 (sram_3_rule2): 0x33333333
SENSE RAM3 Memory Rule Register 3 (sram_3_rule3): 0x33333333

SENSE RAM4 Memory Rule Register 0 (sram_4_rule0): 0x33333333
SENSE RAM4 Memory Rule Register 1 (sram_4_rule1): 0x33333333
SENSE RAM4 Memory Rule Register 2 (sram_4_rule2): 0x33333333
SENSE RAM4 Memory Rule Register 3 (sram_4_rule3): 0x33333333

SENSE RAM5 Memory Rule Register 0 (sram_5_rule0): 0x33333333
SENSE RAM5 Memory Rule Register 1 (sram_5_rule1): 0x33333333
SENSE RAM5 Memory Rule Register 2 (sram_5_rule2): 0x33333333
SENSE RAM5 Memory Rule Register 3 (sram_5_rule3): 0x33333333

SENSE RAM6 Memory Rule Register 0 (sram_6_rule0): 0x33333333
SENSE RAM6 Memory Rule Register 1 (sram_6_rule1): 0x33333333
SENSE RAM6 Memory Rule Register 2 (sram_6_rule2): 0x33333333
SENSE RAM6 Memory Rule Register 3 (sram_6_rule3): 0x33333333

SENSE RAM7 Memory Rule Register 0 (sram_7_rule0): 0x33333333
SENSE RAM7 Memory Rule Register 1 (sram_7_rule1): 0x33333333
SENSE RAM7 Memory Rule Register 2 (sram_7_rule2): 0x33333333
SENSE RAM7 Memory Rule Register 3 (sram_7_rule3): 0x33333333

SENSE RAM8 Memory Rule Register 0 (sram_8_rule0): 0x33333333
SENSE RAM8 Memory Rule Register 1 (sram_8_rule1): 0x33333333
SENSE RAM8 Memory Rule Register 2 (sram_8_rule2): 0x33333333
SENSE RAM8 Memory Rule Register 3 (sram_8_rule3): 0x33333333

SENSE RAM9 Memory Rule Register 0 (sram_9_rule0): 0x33333333
SENSE RAM9 Memory Rule Register 1 (sram_9_rule1): 0x33333333
SENSE RAM9 Memory Rule Register 2 (sram_9_rule2): 0x33333333
SENSE RAM9 Memory Rule Register 3 (sram_9_rule3): 0x33333333

SENSE RAM10 Memory Rule Register 0 (sram_10_rule0): 0x33333333
SENSE RAM10 Memory Rule Register 1 (sram_10_rule1): 0x33333333
SENSE RAM10 Memory Rule Register 2 (sram_10_rule2): 0x33333333
SENSE RAM10 Memory Rule Register 3 (sram_10_rule3): 0x33333333

SENSE RAM11 Memory Rule Register 0 (sram_11_rule0): 0x33333333
SENSE RAM11 Memory Rule Register 1 (sram_11_rule1): 0x33333333
SENSE RAM11 Memory Rule Register 2 (sram_11_rule2): 0x33333333
SENSE RAM11 Memory Rule Register 3 (sram_11_rule3): 0x33333333

SENSE RAM12 Memory Rule Register 0 (sram_12_rule0): 0x33333333
SENSE RAM12 Memory Rule Register 1 (sram_12_rule1): 0x33333333
SENSE RAM12 Memory Rule Register 2 (sram_12_rule2): 0x33333333
SENSE RAM12 Memory Rule Register 3 (sram_12_rule3): 0x33333333

SENSE RAM13 Memory Rule Register 0 (sram_13_rule0): 0x33333333
SENSE RAM13 Memory Rule Register 1 (sram_13_rule1): 0x33333333
SENSE RAM13 Memory Rule Register 2 (sram_13_rule2): 0x33333333
SENSE RAM13 Memory Rule Register 3 (sram_13_rule3): 0x33333333

SENSE RAM14 Memory Rule Register 0 (sram_14_rule0): 0x33333333
SENSE RAM14 Memory Rule Register 1 (sram_14_rule1): 0x33333333
SENSE RAM14 Memory Rule Register 2 (sram_14_rule2): 0x33333333
SENSE RAM14 Memory Rule Register 3 (sram_14_rule3): 0x33333333

SENSE RAM15 Memory Rule Register 0 (sram_15_rule0): 0x33333333
SENSE RAM15 Memory Rule Register 1 (sram_15_rule1): 0x33333333
SENSE RAM15 Memory Rule Register 2 (sram_15_rule2): 0x33333333
SENSE RAM15 Memory Rule Register 3 (sram_15_rule3): 0x33333333

SENSE RAM16 Memory Rule Register 0 (sram_16_rule0): 0x33333333
SENSE RAM16 Memory Rule Register 1 (sram_16_rule1): 0x33333333
SENSE RAM16 Memory Rule Register 2 (sram_16_rule2): 0x33333333
SENSE RAM16 Memory Rule Register 3 (sram_16_rule3): 0x33333333

SENSE RAM17 Memory Rule Register 0 (sram_17_rule0): 0x33333333
SENSE RAM17 Memory Rule Register 1 (sram_17_rule1): 0x33333333
SENSE RAM17 Memory Rule Register 2 (sram_17_rule2): 0x33333333
SENSE RAM17 Memory Rule Register 3 (sram_17_rule3): 0x33333333

SENSE RAM18 Memory Rule Register 0 (sram_18_rule0): 0x33333333
SENSE RAM18 Memory Rule Register 1 (sram_18_rule1): 0x33333333
SENSE RAM18 Memory Rule Register 2 (sram_18_rule2): 0x33333333
SENSE RAM18 Memory Rule Register 3 (sram_18_rule3): 0x33333333

SENSE RAM19 Memory Rule Register 0 (sram_19_rule0): 0x33333333
SENSE RAM19 Memory Rule Register 1 (sram_19_rule1): 0x33333333
SENSE RAM19 Memory Rule Register 2 (sram_19_rule2): 0x33333333
SENSE RAM19 Memory Rule Register 3 (sram_19_rule3): 0x33333333

SENSE RAM20 Memory Rule Register 0 (sram_20_rule0): 0x33333333
SENSE RAM20 Memory Rule Register 1 (sram_20_rule1): 0x33333333
SENSE RAM20 Memory Rule Register 2 (sram_20_rule2): 0x33333333
SENSE RAM20 Memory Rule Register 3 (sram_20_rule3): 0x33333333

SENSE RAM21 Memory Rule Register 0 (sram_21_rule0): 0x33333333
SENSE RAM21 Memory Rule Register 1 (sram_21_rule1): 0x33333333
SENSE RAM21 Memory Rule Register 2 (sram_21_rule2): 0x33333333
SENSE RAM21 Memory Rule Register 3 (sram_21_rule3): 0x33333333

SENSE RAM22 Memory Rule Register 0 (sram_22_rule0): 0x33333333
SENSE RAM22 Memory Rule Register 1 (sram_22_rule1): 0x33333333
SENSE RAM22 Memory Rule Register 2 (sram_22_rule2): 0x33333333
SENSE RAM22 Memory Rule Register 3 (sram_22_rule3): 0x33333333

SENSE RAM23 Memory Rule Register 0 (sram_23_rule0): 0x33333333
SENSE RAM23 Memory Rule Register 1 (sram_23_rule1): 0x33333333
SENSE RAM23 Memory Rule Register 2 (sram_23_rule2): 0x33333333
SENSE RAM23 Memory Rule Register 3 (sram_23_rule3): 0x33333333

SENSE RAM24 Memory Rule Register 0 (sram_24_rule0): 0x33333333
SENSE RAM24 Memory Rule Register 1 (sram_24_rule1): 0x33333333
SENSE RAM24 Memory Rule Register 2 (sram_24_rule2): 0x33333333
SENSE RAM24 Memory Rule Register 3 (sram_24_rule3): 0x33333333

SENSE RAM25 Memory Rule Register 0 (sram_25_rule0): 0x33333333
SENSE RAM25 Memory Rule Register 1 (sram_25_rule1): 0x33333333
SENSE RAM25 Memory Rule Register 2 (sram_25_rule2): 0x33333333
SENSE RAM25 Memory Rule Register 3 (sram_25_rule3): 0x33333333

SENSE RAM26 Memory Rule Register 0 (sram_26_rule0): 0x33333333
SENSE RAM26 Memory Rule Register 1 (sram_26_rule1): 0x33333333
SENSE RAM26 Memory Rule Register 2 (sram_26_rule2): 0x33333333
SENSE RAM26 Memory Rule Register 3 (sram_26_rule3): 0x33333333

SENSE RAM27 Memory Rule Register 0 (sram_27_rule0): 0x33333333
SENSE RAM27 Memory Rule Register 1 (sram_27_rule1): 0x33333333
SENSE RAM27 Memory Rule Register 2 (sram_27_rule2): 0x33333333
SENSE RAM27 Memory Rule Register 3 (sram_27_rule3): 0x33333333

SENSE RAM28 Memory Rule Register 0 (sram_28_rule0): 0x33333333
SENSE RAM28 Memory Rule Register 1 (sram_28_rule1): 0x33333333
SENSE RAM28 Memory Rule Register 2 (sram_28_rule2): 0x33333333
SENSE RAM28 Memory Rule Register 3 (sram_28_rule3): 0x33333333

SENSE RAM29 Memory Rule Register 0 (sram_29_rule0): 0x33333333
SENSE RAM29 Memory Rule Register 1 (sram_29_rule1): 0x33333333
SENSE RAM29 Memory Rule Register 2 (sram_29_rule2): 0x33333333
SENSE RAM29 Memory Rule Register 3 (sram_29_rule3): 0x33333333

SENSE AHB Peripheral 10 Slaves Rule Register 0 (ahb_peripheral10_slave_rule0): 0x33333333

SENSE AIPS5 Bridge Group 0 Memory Rule Register 0 (aips5_bridge_group0_mem_rule0): 0x33333333
SENSE AIPS5 Bridge Group 0 Memory Rule Register 1 (aips5_bridge_group0_mem_rule1): 0x33333333
SENSE AIPS5 Bridge Group 0 Memory Rule Register 2 (aips5_bridge_group0_mem_rule2): 0x33333333
SENSE AIPS5 Bridge Group 0 Memory Rule Register 3 (aips5_bridge_group0_mem_rule3): 0x33333333

SENSE AHB Peripheral 10 Slaves HSGPIO Rule Register 0 (ahb_peripheral10_slave_hsgpio_rule0): 0x00000033
SENSE AHB Peripheral 10 Slaves HSGPIO Rule Register 1 (ahb_peripheral10_slave_hsgpio_rule1): 0x00000033
SENSE AHB Peripheral 10 Slaves HSGPIO Rule Register 2 (ahb_peripheral10_slave_hsgpio_rule2): 0x00000033

SENSE AIPS2 Bridge Group 0 Memory Rule Register 0 (aips2_bridge_group0_mem_rule0): 0x33333333
SENSE AIPS2 Bridge Group 0 Memory Rule Register 1 (aips2_bridge_group0_mem_rule1): 0x33333333

SENSE AIPS2 Bridge Group 1 Memory Rule Register 0 (aips2_bridge_group1_mem_rule0): 0x00003333

SENSE AHB Secure Control Peripheral Rule 0 (ahb_secure_ctrl_peripheral_rule0): 0x00003333

SENSE APB Debug Peripheral Rule Register 0 (apb_debug_mem_rule0): 0x33333333
SENSE APB Debug Peripheral Rule Register 1 (apb_debug_mem_rule1): 0x33333333
SENSE APB Debug Peripheral Rule Register 2 (apb_debug_mem_rule2): 0x33333333

SENSE APB Bridge Peripheral 0 Rule 0  (sense_apb_slave_group0_rule0): 0x33333333
SENSE APB Bridge Peripheral 0 Rule 1  (sense_apb_slave_group0_rule1): 0x33333333
SENSE APB Bridge Peripheral 0 Rule 2  (sense_apb_slave_group0_rule2): 0x33333333

SENSE Shared APB Bridge Peripheral 0 Rule 0  (shared_apb_slave_group0_rule0): 0x33333333
SENSE Shared APB Bridge Peripheral 0 Rule 1  (shared_apb_slave_group0_rule1): 0x33333333

SENSE SENSE domain to MEDIA domain Access Rule Register (sense2media_rule): 0x00000003

SENSE MEDIA domain AHB peripheral slave Rule Register (media_ahb_peripheral_slave_rule0): 0x00000003

SENSE MEDIA domain APB peripheral slave Rule Register (media_apb_peripheral_slave_rule0): 0x00000003

SENSE EZHV SRAM Memory Rule Register (ezhv_sram_rule0): 0x00000003

SENSE Access enable for COMPUTE domain masters to ARB1RAM partitions Register (compute_arb1ram_access_enable): 0x3FFFFFFF
SENSE Access enable for SENSE domain masters to ARB1RAM partitions Register (sense_arb1ram_access_enable): 0x3FFFFFFF
SENSE Access enable for MEDIA domain masters to ARB1RAM partitions Register (media_arb1ram_access_enable): 0x3FFFFFFF
SENSE Access enable for NEUTRON domain masters to ARB1RAM partitions Register (neutron_arb1ram_access_enable): 0x3FFFFFFF
SENSE Access enable for HIFI4 domain masters to ARB1RAM partitions Register (hifi4_arb1ram_access_enable): 0x3FFFFFFF
SENSE Access enable for HIFI1 domain masters to ARB1RAM partitions Register (hifi1_arb1ram_access_enable): 0x3FFFFFFF

SENSE Access enable for COMPUTE domain masters to common APB peripherals (compute_apb_peripheral_access_enable): 0x00000FFF
SENSE Access enable for SENSE domain masters to common APB peripherals (sense_apb_peripheral_access_enable): 0x00000FFF

SENSE Access enable for COMPUTE domain masters to common AIPS peripherals (compute_aips_peripheral_access_enable): 0x000FFFFF
SENSE Access enable for SENSE domain masters to common AIPS peripherals (sense_aips_peripheral_access_enable): 0x000FFFFF

SENSE Master Secure Level Register (master_sec_level): 0x00000000
SENSE Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): 0xFFFFFFFF

SENSE CM33 Lock Control Register 0 (cpu0_lock_reg0): 0x000002AA

SENSE Secure Control Duplicate Register (misc_ctrl_dp_reg): 0x0000865a
SENSE Secure Control Register (misc_ctrl_reg): 0x0000865a

# AHBSC MEDIA domain settings
MEDIA AHB peripheral 0 Rule Register (ahb_peripheral_slave_p0_slave_rule0): 0x00000333

MEDIA AHB Secure Control Peripheral Rule 0 (ahb_secure_ctrl_peripheral_rule0): 0x00003333

MEDIA AIPS4 Bridge Group 0 Memory Rule Register 0 (aips4_bridge_group0_mem_rule0): 0x33333333
MEDIA AIPS4 Bridge Group 0 Memory Rule Register 1 (aips4_bridge_group0_mem_rule1): 0x33333333

MEDIA AHB peripheral 1 Rule Register (ahb_peripheral_slave_p1_slave_rule0): 0x00033333

MEDIA APB peripheral slave Rule Register 0 (media_apb_peripheral_slave_rule0): 0x33333333
MEDIA APB peripheral slave Rule Register 0 (media_apb_peripheral_slave_rule1): 0x33333333

MEDIA EZHV SRAM Memory Rule Register 0 (ezhv_sram_rule0): 0x33333333
MEDIA EZHV SRAM Memory Rule Register 1 (ezhv_sram_rule1): 0x33333333
MEDIA EZHV SRAM Memory Rule Register 2 (ezhv_sram_rule2): 0x33333333
MEDIA EZHV SRAM Memory Rule Register 3 (ezhv_sram_rule3): 0x33333333

MEDIA RAM0 Memory Rule Register 0 (sram_0_rule0): 0x00000000
MEDIA RAM0 Memory Rule Register 1 (sram_0_rule1): 0x00000000
MEDIA RAM0 Memory Rule Register 2 (sram_0_rule2): 0x00000000
MEDIA RAM0 Memory Rule Register 3 (sram_0_rule3): 0x00000000

MEDIA RAM1 Memory Rule Register 0 (sram_1_rule0): 0x00000000
MEDIA RAM1 Memory Rule Register 1 (sram_1_rule1): 0x00000000
MEDIA RAM1 Memory Rule Register 2 (sram_1_rule2): 0x00000000
MEDIA RAM1 Memory Rule Register 3 (sram_1_rule3): 0x00000000

MEDIA RAM2 Memory Rule Register 0 (sram_2_rule0): 0x33333333
MEDIA RAM2 Memory Rule Register 1 (sram_2_rule1): 0x33333333
MEDIA RAM2 Memory Rule Register 2 (sram_2_rule2): 0x33333333
MEDIA RAM2 Memory Rule Register 3 (sram_2_rule3): 0x33333333

MEDIA RAM3 Memory Rule Register 0 (sram_3_rule0): 0x33333333
MEDIA RAM3 Memory Rule Register 1 (sram_3_rule1): 0x33333333
MEDIA RAM3 Memory Rule Register 2 (sram_3_rule2): 0x33333333
MEDIA RAM3 Memory Rule Register 3 (sram_3_rule3): 0x33333333

MEDIA RAM4 Memory Rule Register 0 (sram_4_rule0): 0x33333333
MEDIA RAM4 Memory Rule Register 1 (sram_4_rule1): 0x33333333
MEDIA RAM4 Memory Rule Register 2 (sram_4_rule2): 0x33333333
MEDIA RAM4 Memory Rule Register 3 (sram_4_rule3): 0x33333333

MEDIA RAM5 Memory Rule Register 0 (sram_5_rule0): 0x33333333
MEDIA RAM5 Memory Rule Register 1 (sram_5_rule1): 0x33333333
MEDIA RAM5 Memory Rule Register 2 (sram_5_rule2): 0x33333333
MEDIA RAM5 Memory Rule Register 3 (sram_5_rule3): 0x33333333

MEDIA RAM6 Memory Rule Register 0 (sram_6_rule0): 0x33333333
MEDIA RAM6 Memory Rule Register 1 (sram_6_rule1): 0x33333333
MEDIA RAM6 Memory Rule Register 2 (sram_6_rule2): 0x33333333
MEDIA RAM6 Memory Rule Register 3 (sram_6_rule3): 0x33333333

MEDIA RAM7 Memory Rule Register 0 (sram_7_rule0): 0x33333333
MEDIA RAM7 Memory Rule Register 1 (sram_7_rule1): 0x33333333
MEDIA RAM7 Memory Rule Register 2 (sram_7_rule2): 0x33333333
MEDIA RAM7 Memory Rule Register 3 (sram_7_rule3): 0x33333333

MEDIA RAM8 Memory Rule Register 0 (sram_8_rule0): 0x33333333
MEDIA RAM8 Memory Rule Register 1 (sram_8_rule1): 0x33333333
MEDIA RAM8 Memory Rule Register 2 (sram_8_rule2): 0x33333333
MEDIA RAM8 Memory Rule Register 3 (sram_8_rule3): 0x33333333

MEDIA RAM9 Memory Rule Register 0 (sram_9_rule0): 0x33333333
MEDIA RAM9 Memory Rule Register 1 (sram_9_rule1): 0x33333333
MEDIA RAM9 Memory Rule Register 2 (sram_9_rule2): 0x33333333
MEDIA RAM9 Memory Rule Register 3 (sram_9_rule3): 0x33333333

MEDIA RAM10 Memory Rule Register 0 (sram_10_rule0): 0x33333333
MEDIA RAM10 Memory Rule Register 1 (sram_10_rule1): 0x33333333
MEDIA RAM10 Memory Rule Register 2 (sram_10_rule2): 0x33333333
MEDIA RAM10 Memory Rule Register 3 (sram_10_rule3): 0x33333333

MEDIA RAM11 Memory Rule Register 0 (sram_11_rule0): 0x33333333
MEDIA RAM11 Memory Rule Register 1 (sram_11_rule1): 0x33333333
MEDIA RAM11 Memory Rule Register 2 (sram_11_rule2): 0x33333333
MEDIA RAM11 Memory Rule Register 3 (sram_11_rule3): 0x33333333

MEDIA RAM12 Memory Rule Register 0 (sram_12_rule0): 0x33333333
MEDIA RAM12 Memory Rule Register 1 (sram_12_rule1): 0x33333333
MEDIA RAM12 Memory Rule Register 2 (sram_12_rule2): 0x33333333
MEDIA RAM12 Memory Rule Register 3 (sram_12_rule3): 0x33333333

MEDIA RAM13 Memory Rule Register 0 (sram_13_rule0): 0x33333333
MEDIA RAM13 Memory Rule Register 1 (sram_13_rule1): 0x33333333
MEDIA RAM13 Memory Rule Register 2 (sram_13_rule2): 0x33333333
MEDIA RAM13 Memory Rule Register 3 (sram_13_rule3): 0x33333333

MEDIA RAM14 Memory Rule Register 0 (sram_14_rule0): 0x33333333
MEDIA RAM14 Memory Rule Register 1 (sram_14_rule1): 0x33333333
MEDIA RAM14 Memory Rule Register 2 (sram_14_rule2): 0x33333333
MEDIA RAM14 Memory Rule Register 3 (sram_14_rule3): 0x33333333

MEDIA RAM15 Memory Rule Register 0 (sram_15_rule0): 0x33333333
MEDIA RAM15 Memory Rule Register 1 (sram_15_rule1): 0x33333333
MEDIA RAM15 Memory Rule Register 2 (sram_15_rule2): 0x33333333
MEDIA RAM15 Memory Rule Register 3 (sram_15_rule3): 0x33333333

MEDIA RAM16 Memory Rule Register 0 (sram_16_rule0): 0x33333333
MEDIA RAM16 Memory Rule Register 1 (sram_16_rule1): 0x33333333
MEDIA RAM16 Memory Rule Register 2 (sram_16_rule2): 0x33333333
MEDIA RAM16 Memory Rule Register 3 (sram_16_rule3): 0x33333333

MEDIA RAM17 Memory Rule Register 0 (sram_17_rule0): 0x33333333
MEDIA RAM17 Memory Rule Register 1 (sram_17_rule1): 0x33333333
MEDIA RAM17 Memory Rule Register 2 (sram_17_rule2): 0x33333333
MEDIA RAM17 Memory Rule Register 3 (sram_17_rule3): 0x33333333

MEDIA RAM18 Memory Rule Register 0 (sram_18_rule0): 0x33333333
MEDIA RAM18 Memory Rule Register 1 (sram_18_rule1): 0x33333333
MEDIA RAM18 Memory Rule Register 2 (sram_18_rule2): 0x33333333
MEDIA RAM18 Memory Rule Register 3 (sram_18_rule3): 0x33333333

MEDIA RAM19 Memory Rule Register 0 (sram_19_rule0): 0x33333333
MEDIA RAM19 Memory Rule Register 1 (sram_19_rule1): 0x33333333
MEDIA RAM19 Memory Rule Register 2 (sram_19_rule2): 0x33333333
MEDIA RAM19 Memory Rule Register 3 (sram_19_rule3): 0x33333333

MEDIA RAM20 Memory Rule Register 0 (sram_20_rule0): 0x33333333
MEDIA RAM20 Memory Rule Register 1 (sram_20_rule1): 0x33333333
MEDIA RAM20 Memory Rule Register 2 (sram_20_rule2): 0x33333333
MEDIA RAM20 Memory Rule Register 3 (sram_20_rule3): 0x33333333

MEDIA RAM21 Memory Rule Register 0 (sram_21_rule0): 0x33333333
MEDIA RAM21 Memory Rule Register 1 (sram_21_rule1): 0x33333333
MEDIA RAM21 Memory Rule Register 2 (sram_21_rule2): 0x33333333
MEDIA RAM21 Memory Rule Register 3 (sram_21_rule3): 0x33333333

MEDIA RAM22 Memory Rule Register 0 (sram_22_rule0): 0x33333333
MEDIA RAM22 Memory Rule Register 1 (sram_22_rule1): 0x33333333
MEDIA RAM22 Memory Rule Register 2 (sram_22_rule2): 0x33333333
MEDIA RAM22 Memory Rule Register 3 (sram_22_rule3): 0x33333333

MEDIA RAM23 Memory Rule Register 0 (sram_23_rule0): 0x33333333
MEDIA RAM23 Memory Rule Register 1 (sram_23_rule1): 0x33333333
MEDIA RAM23 Memory Rule Register 2 (sram_23_rule2): 0x33333333
MEDIA RAM23 Memory Rule Register 3 (sram_23_rule3): 0x33333333

MEDIA RAM24 Memory Rule Register 0 (sram_24_rule0): 0x33333333
MEDIA RAM24 Memory Rule Register 1 (sram_24_rule1): 0x33333333
MEDIA RAM24 Memory Rule Register 2 (sram_24_rule2): 0x33333333
MEDIA RAM24 Memory Rule Register 3 (sram_24_rule3): 0x33333333

MEDIA RAM25 Memory Rule Register 0 (sram_25_rule0): 0x33333333
MEDIA RAM25 Memory Rule Register 1 (sram_25_rule1): 0x33333333
MEDIA RAM25 Memory Rule Register 2 (sram_25_rule2): 0x33333333
MEDIA RAM25 Memory Rule Register 3 (sram_25_rule3): 0x33333333

MEDIA RAM26 Memory Rule Register 0 (sram_26_rule0): 0x33333333
MEDIA RAM26 Memory Rule Register 1 (sram_26_rule1): 0x33333333
MEDIA RAM26 Memory Rule Register 2 (sram_26_rule2): 0x33333333
MEDIA RAM26 Memory Rule Register 3 (sram_26_rule3): 0x33333333

MEDIA RAM27 Memory Rule Register 0 (sram_27_rule0): 0x33333333
MEDIA RAM27 Memory Rule Register 1 (sram_27_rule1): 0x33333333
MEDIA RAM27 Memory Rule Register 2 (sram_27_rule2): 0x33333333
MEDIA RAM27 Memory Rule Register 3 (sram_27_rule3): 0x33333333

MEDIA RAM28 Memory Rule Register 0 (sram_28_rule0): 0x33333333
MEDIA RAM28 Memory Rule Register 1 (sram_28_rule1): 0x33333333
MEDIA RAM28 Memory Rule Register 2 (sram_28_rule2): 0x33333333
MEDIA RAM28 Memory Rule Register 3 (sram_28_rule3): 0x33333333

MEDIA RAM29 Memory Rule Register 0 (sram_29_rule0): 0x33333333
MEDIA RAM29 Memory Rule Register 1 (sram_29_rule1): 0x33333333
MEDIA RAM29 Memory Rule Register 2 (sram_29_rule2): 0x33333333
MEDIA RAM29 Memory Rule Register 3 (sram_29_rule3): 0x33333333

MEDIA XSPI2 Region 0 Memory Rule Register 0 (xspi2_region0_mem_rule0): 0x00000000
MEDIA XSPI2 Region 0 Memory Rule Register 1 (xspi2_region0_mem_rule1): 0x00000000
MEDIA XSPI2 Region 0 Memory Rule Register 2 (xspi2_region0_mem_rule2): 0x00000000
MEDIA XSPI2 Region 0 Memory Rule Register 3 (xspi2_region0_mem_rule3): 0x00000000

MEDIA XSPI2 Region 1 Memory Rule Register 0 (xspi2_region1_mem_rule0): 0x00000000

MEDIA XSPI2 Region 2 Memory Rule Register 0 (xspi2_region2_mem_rule0): 0x00000000

MEDIA XSPI2 Region 3 Memory Rule Register 0 (xspi2_region3_mem_rule0): 0x00000000

MEDIA XSPI2 Region 4 Memory Rule Register 0 (xspi2_region4_mem_rule0): 0x00000000

MEDIA XSPI2 Region 5 Memory Rule Register 0 (xspi2_region5_mem_rule0): 0x00000000

MEDIA Master Secure Level Register (master_sec_level): 0x00000000
MEDIA Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): 0xFFFFFFFF

MEDIA Secure Control Duplicate Register (misc_ctrl_dp_reg): 0x0000865a
MEDIA Secure Control Register (misc_ctrl_reg): 0x0000865a

# ITRC inputs 0-15
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0): 0xaaaaaa0a
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1): 0xaaaaaa0a

ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0): 0xaaaaaa0a
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1): 0xaaaaaa0a

ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0): 0xaaaaaa0a
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1): 0xaaaaaa0a

ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0): 0xaaaaaa0a
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1): 0xaaaaaa0a

ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0): 0xaaaaaa0a
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1): 0xaaaaaa0a

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0): 0xaaaaaa0a
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1): 0xaaaaaa0a

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0): 0xaaaaaa0a
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1): 0xaaaaaa0a

ITRC EXT_KEY_RESET Trigger source selector register 0 (itrc_itr_out_out7_sel0): 0xaaaaaa0a
ITRC EXT_KEY_RESET Trigger source selector register 1 (itrc_itr_out_out7_sel1): 0xaaaaaa0a

# ITRC inputs 16-31
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_1): 0xaa2aaa22
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_1): 0xaa2aaa22

ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_1): 0xaa2aaa22
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_1): 0xaa2aaa22

ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_1): 0xaa2aaa22
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_1): 0xaa2aaa22

ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_1): 0xaa2aaa22
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_1): 0xaa2aaa22

ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_1): 0xaa2aaa22
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_1): 0xaa2aaa22

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_1): 0xaa2aaa22
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_1): 0xaa2aaa22

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_1): 0xaa2aaa22
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_1): 0xaa2aaa22

ITRC EXT_KEY_RESET Trigger source selector register 0 (itrc_itr_out_out7_sel0_1): 0xaa2aaa22
ITRC EXT_KEY_RESET Trigger source selector register 1 (itrc_itr_out_out7_sel1_1): 0xaa2aaa22

# ITRC inputs 32-47
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_2): 0x80002aaa
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_2): 0x80002aaa

ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_2): 0x80002aaa
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_2): 0x80002aaa

ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_2): 0x80002aaa
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_2): 0x80002aaa

ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_2): 0x80002aaa
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_2): 0x80002aaa

ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_2): 0x80002aaa
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_2): 0x80002aaa

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_2): 0x80002aaa
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_2): 0x80002aaa

ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_2): 0x80002aaa
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_2): 0x80002aaa

ITRC EXT_KEY_RESET Trigger source selector register 0 (itrc_itr_out_out7_sel0_2): 0x80002aaa
ITRC EXT_KEY_RESET Trigger source selector register 1 (itrc_itr_out_out7_sel1_2): 0x80002aaa

GPIO0 Pin Control Non-Secure (gpio0_pcns): 0x00000000
GPIO0 Pin Control Non-Privilege (gpio0_pcnp): 0x00000000
GPIO0 Interrupt Control Non-Secure (gpio0_icns): 0x00000000
GPIO0 Interrupt Control Non-Privilege (gpio0_icnp): 0x00000000
GPIO0 Lock Register (gpio0_lock): 0x00000000

GPIO1 Pin Control Non-Secure (gpio1_pcns): 0x00000000
GPIO1 Pin Control Non-Privilege (gpio1_pcnp): 0x00000000
GPIO1 Interrupt Control Non-Secure (gpio1_icns): 0x00000000
GPIO1 Interrupt Control Non-Privilege (gpio1_icnp): 0x00000000
GPIO1 Lock Register (gpio1_lock): 0x00000000

GPIO2 Pin Control Non-Secure (gpio2_pcns): 0x00000000
GPIO2 Pin Control Non-Privilege (gpio2_pcnp): 0x00000000
GPIO2 Interrupt Control Non-Secure (gpio2_icns): 0x00000000
GPIO2 Interrupt Control Non-Privilege (gpio2_icnp): 0x00000000
GPIO2 Lock Register (gpio2_lock): 0x00000000

GPIO3 Pin Control Non-Secure (gpio3_pcns): 0x00000000
GPIO3 Pin Control Non-Privilege (gpio3_pcnp): 0x00000000
GPIO3 Interrupt Control Non-Secure (gpio3_icns): 0x00000000
GPIO3 Interrupt Control Non-Privilege (gpio3_icnp): 0x00000000
GPIO3 Lock Register (gpio3_lock): 0x00000000

GPIO4 Pin Control Non-Secure (gpio4_pcns): 0x00000000
GPIO4 Pin Control Non-Privilege (gpio4_pcnp): 0x00000000
GPIO4 Interrupt Control Non-Secure (gpio4_icns): 0x00000000
GPIO4 Interrupt Control Non-Privilege (gpio4_icnp): 0x00000000
GPIO4 Lock Register (gpio4_lock): 0x00000000

GPIO5 Pin Control Non-Secure (gpio5_pcns): 0x00000000
GPIO5 Pin Control Non-Privilege (gpio5_pcnp): 0x00000000
GPIO5 Interrupt Control Non-Secure (gpio5_icns): 0x00000000
GPIO5 Interrupt Control Non-Privilege (gpio5_icnp): 0x00000000
GPIO5 Lock Register (gpio5_lock): 0x00000000

GPIO6 Pin Control Non-Secure (gpio6_pcns): 0x00000000
GPIO6 Pin Control Non-Privilege (gpio6_pcnp): 0x00000000
GPIO6 Interrupt Control Non-Secure (gpio6_icns): 0x00000000
GPIO6 Interrupt Control Non-Privilege (gpio6_icnp): 0x00000000
GPIO6 Lock Register (gpio6_lock): 0x00000000

GPIO7 Pin Control Non-Secure (gpio7_pcns): 0x00000000
GPIO7 Pin Control Non-Privilege (gpio7_pcnp): 0x00000000
GPIO7 Interrupt Control Non-Secure (gpio7_icns): 0x00000000
GPIO7 Interrupt Control Non-Privilege (gpio7_icnp): 0x00000000
GPIO7 Lock Register (gpio7_lock): 0x00000000
