
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.789207                       # Number of seconds simulated
sim_ticks                                1789206823500                       # Number of ticks simulated
final_tick                               1789206823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251456                       # Simulator instruction rate (inst/s)
host_op_rate                                   440709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              899814296                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653704                       # Number of bytes of host memory used
host_seconds                                  1988.42                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           72448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       427232448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427304896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73969856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73969856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6675507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6676639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1155779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1155779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238783154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238823645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41342261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41342261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41342261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238783154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            280165907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6676639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1155779                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6676639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1155779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425527808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1777088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73938688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427304896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73969856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27767                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   470                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            408988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            440217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            407275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            421296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           419875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             85694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72761                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1789205930500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6676639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1155779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6648872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  68025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5933138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.182507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.096134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.196969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5390499     90.85%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       398556      6.72%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33464      0.56%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15403      0.26%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11460      0.19%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13414      0.23%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8800      0.15%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9014      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52528      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5933138                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.807602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.762565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.705594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60245     88.62%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7085     10.42%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          368      0.54%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          130      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           83      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           24      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67979                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.994837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.965857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33581     49.40%     49.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1234      1.82%     51.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33099     48.69%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67979                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 209592796500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            334259146500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33244360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31523.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50273.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       237.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1335335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  535690                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     228435.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21218637720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11277969615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23727498060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3080958840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         134202956160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         103681041480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4293028800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    526482635220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     78996635520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      53404438395                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           960382537380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.764403                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1550620365250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5002504250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56855360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 190331480500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 205721010500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  176728275000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1154568193250                       # Time in different power states
system.mem_ctrls_1.actEnergy              21143974740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11238289095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             23745448020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2949665400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         134419309440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         103778154090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4591095360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    520132398030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     79760037120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      57073976925                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           958846115040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            535.905686                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1549631423500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5466817250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56957872000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 201286789500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 207708696750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  177144377500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1140642270500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3578413647                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3578413647                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          14706002                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.958174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           279071211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14706514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.976027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         431009500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.958174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1189817414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1189817414                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    207311468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207311468                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71759743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71759743                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     279071211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        279071211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    279071211                       # number of overall hits
system.cpu.dcache.overall_hits::total       279071211                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     13987700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13987700                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       718814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718814                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14706514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14706514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14706514                       # number of overall misses
system.cpu.dcache.overall_misses::total      14706514                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 768476246500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 768476246500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  27486829000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27486829000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 795963075500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 795963075500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 795963075500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 795963075500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063207                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009918                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050060                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54939.428677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54939.428677                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38239.139750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38239.139750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54123.164436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54123.164436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54123.164436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54123.164436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4159311                       # number of writebacks
system.cpu.dcache.writebacks::total           4159311                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     13987700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13987700                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       718814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       718814                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14706514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14706514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14706514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14706514                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 754488546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 754488546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26768015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26768015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 781256561500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 781256561500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 781256561500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 781256561500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53939.428677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53939.428677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37239.139750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37239.139750                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53123.164436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53123.164436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53123.164436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53123.164436                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3061829                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.999027                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674255986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3061957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.204263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          36861500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.999027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2712333729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2712333729                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674255986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674255986                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674255986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674255986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674255986                       # number of overall hits
system.cpu.icache.overall_hits::total       674255986                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3061957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3061957                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3061957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3061957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3061957                       # number of overall misses
system.cpu.icache.overall_misses::total       3061957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39923617500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39923617500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39923617500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39923617500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39923617500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39923617500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13038.595088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13038.595088                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13038.595088                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13038.595088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13038.595088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13038.595088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3061829                       # number of writebacks
system.cpu.icache.writebacks::total           3061829                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3061957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3061957                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  36861660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36861660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  36861660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36861660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  36861660500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36861660500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12038.595088                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12038.595088                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12038.595088                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12038.595088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12038.595088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12038.595088                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6754040                       # number of replacements
system.l2.tags.tagsinuse                 16319.015864                       # Cycle average of tags in use
system.l2.tags.total_refs                    28504351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6770424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.210128                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               15337620000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      214.968633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          6.172415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16097.874816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.013121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.982536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42306725                       # Number of tag accesses
system.l2.tags.data_accesses                 42306725                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4159311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4159311                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3061828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3061828                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             498901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                498901                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3060825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3060825                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7532106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7532106                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3060825                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8031007                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11091832                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3060825                       # number of overall hits
system.l2.overall_hits::cpu.data              8031007                       # number of overall hits
system.l2.overall_hits::total                11091832                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           219913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219913                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1132                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6455594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6455594                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6675507                       # number of demand (read+write) misses
system.l2.demand_misses::total                6676639                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1132                       # number of overall misses
system.l2.overall_misses::cpu.data            6675507                       # number of overall misses
system.l2.overall_misses::total               6676639                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20451326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20451326500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130040500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 654411648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 654411648500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  674862975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     674993015500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130040500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 674862975000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    674993015500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4159311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4159311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         718814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            718814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     13987700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13987700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3061957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14706514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17768471                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3061957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14706514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17768471                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.305939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305939                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000370                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461519                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.453915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.375758                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.453915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.375758                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92997.351225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92997.351225                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 114876.766784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114876.766784                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101371.252359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101371.252359                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 114876.766784                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101095.388710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101097.725293                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 114876.766784                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101095.388710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101097.725293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1155779                       # number of writebacks
system.l2.writebacks::total                   1155779                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       261526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        261526                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       219913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219913                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1132                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6455594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6455594                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6675507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6676639                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6675507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6676639                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18252196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18252196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    118720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 589855708500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 589855708500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    118720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 608107905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 608226625500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    118720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 608107905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 608226625500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.305939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461519                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.453915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.375758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.453915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.375758                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82997.351225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82997.351225                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 104876.766784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104876.766784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91371.252359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91371.252359                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 104876.766784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91095.388710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91097.725293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 104876.766784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91095.388710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91097.725293                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13336762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6660123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6456726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1155779                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5504344                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219913                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6456726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20013401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20013401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20013401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    501274752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    501274752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               501274752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6676639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6676639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6676639                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17962748500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37221327500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     35536302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17767831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         355443                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       355443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1789206823500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17049657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5315090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3061829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16144952                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           718814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          718814                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3061957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13987700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9185743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44119030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53304773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    391922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1207412800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1599335104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6754040                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73969856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24522511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24167067     98.55%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 355444      1.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24522511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24989291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4592935500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22059771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
