<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>fast_accel</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16644499</Best-caseLatency>
            <Average-caseLatency>16644499</Average-caseLatency>
            <Worst-caseLatency>16644499</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>16644496</DataflowPipelineThroughput>
            <Interval-min>16644496</Interval-min>
            <Interval-max>16644496</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>7</DSP>
            <FF>9725</FF>
            <LUT>17528</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_done</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_start</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_ext</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_ext</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_str</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_str</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_int</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_int</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>fast_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc9_U0</InstName>
                    <ModuleName>entry_proc9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry1_proc_U0</InstName>
                    <ModuleName>Block_entry1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>174</ID>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_8_0_2160_3840_1_2_U0</InstName>
                    <ModuleName>Array2xfMat_8_0_2160_3840_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>180</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_84</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_108</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                            <BindInstances>c_V_2_fu_104_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_mul_16ns_16ns_32_3_1_U11 mul_mul_16ns_16ns_24_4_1_U12</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc7_U0</InstName>
                                            <ModuleName>entry_proc7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>62</ID>
                                                    <BindInstances>add_ln1055_fu_198_p2 sub_ln1075_fu_252_p2 sub_ln1075_1_fu_258_p2 sub_ln628_2_fu_278_p2 sub_ln628_3_fu_284_p2 rem_3_fu_314_p2 sub_ln628_fu_511_p2 sub_ln368_fu_542_p2 add_ln1072_fu_339_p2 sub_ln628_1_fu_357_p2 rem_2_fu_425_p2 add_ln1087_fu_441_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_1_1_U36 sub_fu_85_p2 sub3_fu_91_p2 sub38_fu_98_p2 add_ln1075_fu_105_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cols_c_U rows_c_U ldata_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>fast_1_0_2160_3840_1_2_2_U0</InstName>
                    <ModuleName>fast_1_0_2160_3840_1_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>192</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54</InstName>
                            <ModuleName>xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>54</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_U0</InstName>
                                    <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242</InstName>
                                            <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>242</ID>
                                            <BindInstances>init_row_ind_fu_143_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253</InstName>
                                            <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>253</ID>
                                            <BindInstances>col_V_9_fu_240_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268</InstName>
                                            <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>268</ID>
                                            <BindInstances>col_V_7_fu_126_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276</InstName>
                                            <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>276</ID>
                                            <BindInstances>col_V_10_fu_927_p2 ret_V_fu_2013_p2 ret_V_1_fu_1273_p2 ret_V_2_fu_1283_p2 ret_V_3_fu_1293_p2 ret_V_4_fu_1303_p2 ret_V_5_fu_1313_p2 ret_V_6_fu_1323_p2 ret_V_7_fu_1333_p2 ret_V_8_fu_1343_p2 ret_V_9_fu_1353_p2 ret_V_10_fu_1363_p2 ret_V_11_fu_2022_p2 ret_V_12_fu_2031_p2 ret_V_13_fu_2040_p2 ret_V_14_fu_2049_p2 ret_V_15_fu_2058_p2 count_2_fu_3477_p2 add_ln197_fu_2733_p2 count_5_fu_3517_p2 add_ln197_1_fu_3529_p2 count_8_fu_3565_p2 add_ln197_2_fu_3577_p2 count_11_fu_3795_p2 add_ln197_3_fu_3807_p2 count_14_fu_3843_p2 add_ln197_4_fu_3855_p2 count_17_fu_3886_p2 add_ln197_5_fu_3898_p2 count_20_fu_4149_p2 add_ln197_6_fu_4161_p2 count_23_fu_4197_p2 add_ln197_7_fu_4209_p2 sub_ln94_fu_4630_p2 core_fu_4664_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>buf_V_U buf_V_3_U buf_V_4_U buf_V_5_U buf_V_6_U buf_V_7_U buf_V_8_U add_ln526_fu_374_p2 add_i_i66_fu_421_p2 op2_assign_fu_427_p2 sub350_i_fu_432_p2 b0_fu_441_p2 sub_i_i297_i_fu_502_p2 sub_i273_i_fu_511_p2 row_V_5_fu_696_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_U0</InstName>
                                    <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>95</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136</InstName>
                                            <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>136</ID>
                                            <BindInstances>init_row_ind_fu_83_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143</InstName>
                                            <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>143</ID>
                                            <BindInstances>col_V_4_fu_152_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154</InstName>
                                            <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>154</ID>
                                            <BindInstances>col_V_2_fu_125_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163</InstName>
                                            <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>163</ID>
                                            <BindInstances>col_V_5_fu_360_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>buf_V_U buf_V_1_U buf_V_2_U add_ln886_fu_221_p2 add_i_i65_fu_256_p2 sub328_i_fu_262_p2 sub_i_i238_i_fu_307_p2 sub_i214_i_fu_316_p2 row_V_3_fu_383_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_image_width_c_U p_image_height_c_U p_dst_data_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_8_0_2160_3840_1_2_1_U0</InstName>
                    <ModuleName>xfMat2Array_8_0_2160_3840_1_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>201</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_62</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>mul_mul_16ns_16ns_32_3_1_U206</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>104</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1027_fu_204_p2 sub_ln1325_fu_256_p2 ret_V_16_fu_321_p2 sub_ln553_fu_342_p2 filled_next_fu_275_p2 add_ln840_fu_281_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>op2_assign_fu_106_p2 mul_mul_16ns_16ns_32_4_1_U225</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc8_U0</InstName>
                                    <ModuleName>entry_proc8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>115</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>122</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>127</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>67</ID>
                                            <BindInstances>add_ln840_fu_108_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U dout_c_U ldata_U axibound_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>imgInput_cols_c_U imgInput_rows_c_U img_out_c_U threshold_c_U imgInput_data_U imgOutput_data_U imgOutput_rows_channel_U imgOutput_cols_channel_U imgInput_rows_c9_channel_U imgInput_cols_c10_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Name>
            <Loops>
                <VITIS_LOOP_1022_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1022_1>
                        <Name>VITIS_LOOP_1022_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 3841</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 25.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1022_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1022_1" OPTYPE="add" PRAGMA="" RTLNAME="c_V_2_fu_104_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78</Best-caseLatency>
                    <Average-caseLatency>1997</Average-caseLatency>
                    <Worst-caseLatency>3917</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.314 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.115 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>78 ~ 3917</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>163</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>718</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U11" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_24_4_1_U12" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022" URAM="0" VARIABLE="mul_ln1022"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>26</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4147203</Average-caseLatency>
                    <Worst-caseLatency>8294403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 8294401</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 55.299 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>911</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1055_fu_198_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1055" URAM="0" VARIABLE="add_ln1055"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1075_fu_252_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1075_1_fu_258_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_2_fu_278_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_3_fu_284_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_3_fu_314_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1076" URAM="0" VARIABLE="rem_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_fu_511_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_fu_542_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368" URAM="0" VARIABLE="sub_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_339_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1072" URAM="0" VARIABLE="add_ln1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_1_fu_357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_2_fu_425_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1073" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1087_fu_441_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1087" URAM="0" VARIABLE="add_ln1087"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>4147205</Average-caseLatency>
                    <Worst-caseLatency>8294405</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.002 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 8294405</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>325</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1081</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1053" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_85_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_91_p2" SOURCE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub38_fu_98_p2" SOURCE="" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1075_fu_105_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="add_ln1075"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>4147206</Average-caseLatency>
                    <Worst-caseLatency>8294406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.669 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>7</min>
                            <max>8294406</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>7 ~ 8294406</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>629</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1405</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1112" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1112" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>4147279</Average-caseLatency>
                    <Worst-caseLatency>8294479</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>79</min>
                            <max>8294406</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>79 ~ 8294406</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1089</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2338</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1144" URAM="0" VARIABLE="ldata"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_8_0_2160_3840_1_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>4147281</Average-caseLatency>
                    <Worst-caseLatency>8294481</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.547 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82 ~ 8294481</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1096</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2426</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1</Name>
            <Loops>
                <VITIS_LOOP_515_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.100</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.003 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.003 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_515_1>
                        <Name>VITIS_LOOP_515_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>46.669 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_515_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_515_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_143_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:515" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2</Name>
            <Loops>
                <VITIS_LOOP_530_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3845</Best-caseLatency>
                    <Average-caseLatency>3845</Average-caseLatency>
                    <Worst-caseLatency>3845</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.635 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.635 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.635 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3845</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_530_2>
                        <Name>VITIS_LOOP_530_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3843</TripCount>
                        <Latency>3843</Latency>
                        <AbsoluteTimeLatency>25.621 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_530_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_530_2" OPTYPE="add" PRAGMA="" RTLNAME="col_V_9_fu_240_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3</Name>
            <Loops>
                <VITIS_LOOP_541_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.339</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3845</Best-caseLatency>
                    <Average-caseLatency>3845</Average-caseLatency>
                    <Worst-caseLatency>3845</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.635 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.635 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.635 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3845</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_541_3>
                        <Name>VITIS_LOOP_541_3</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3843</TripCount>
                        <Latency>3843</Latency>
                        <AbsoluteTimeLatency>25.621 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_541_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_541_3" OPTYPE="add" PRAGMA="" RTLNAME="col_V_7_fu_126_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3854</Best-caseLatency>
                    <Average-caseLatency>3854</Average-caseLatency>
                    <Worst-caseLatency>3854</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3854</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3843</TripCount>
                        <Latency>3852</Latency>
                        <AbsoluteTimeLatency>25.681 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2980</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5770</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_10_fu_927_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_2013_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_1_fu_1273_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_1283_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_3_fu_1293_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_4_fu_1303_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_5_fu_1313_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_1323_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_1333_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_1343_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_9_fu_1353_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_10_fu_1363_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_11_fu_2022_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_12_fu_2031_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_13_fu_2040_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_14_fu_2049_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_15_fu_2058_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_2_fu_3477_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_2733_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_5_fu_3517_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_3529_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_8_fu_3565_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_2_fu_3577_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_11_fu_3795_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_3_fu_3807_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_14_fu_3843_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_4_fu_3855_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_17_fu_3886_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_5_fu_3898_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_20_fu_4149_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_6_fu_4161_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="count_23_fu_4197_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:193" URAM="0" VARIABLE="count_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_7_fu_4209_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:197" URAM="0" VARIABLE="add_ln197_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln94_fu_4630_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:94" URAM="0" VARIABLE="sub_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="core_fu_4664_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:94" URAM="0" VARIABLE="core"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3</Name>
            <Loops>
                <read_lines/>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8359748</Best-caseLatency>
                    <Average-caseLatency>8359748</Average-caseLatency>
                    <Worst-caseLatency>8359748</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.734 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.734 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.734 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8359748</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_lines>
                        <Name>read_lines</Name>
                        <Slack>4.87</Slack>
                        <TripCount>7</TripCount>
                        <Latency>26929</Latency>
                        <AbsoluteTimeLatency>0.180 ms</AbsoluteTimeLatency>
                        <IterationLatency>3847</IterationLatency>
                        <PipelineDepth>3847</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253</Instance>
                        </InstanceList>
                    </read_lines>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>2160</TripCount>
                        <Latency>8328960</Latency>
                        <AbsoluteTimeLatency>55.529 ms</AbsoluteTimeLatency>
                        <IterationLatency>3856</IterationLatency>
                        <PipelineDepth>3856</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>14</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>3453</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7117</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_3_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_4_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_5_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_6_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_7_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_8_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:507" URAM="0" VARIABLE="buf_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_lines" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_374_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:526" URAM="0" VARIABLE="add_ln526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i66_fu_421_p2" SOURCE="" URAM="0" VARIABLE="add_i_i66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_427_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub350_i_fu_432_p2" SOURCE="" URAM="0" VARIABLE="sub350_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="b0_fu_441_p2" SOURCE="" URAM="0" VARIABLE="b0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i297_i_fu_502_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i_i297_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i273_i_fu_511_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i273_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_5_fu_696_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1</Name>
            <Loops>
                <VITIS_LOOP_876_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.335 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.335 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.335 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_876_1>
                        <Name>VITIS_LOOP_876_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>20.001 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_876_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_83_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:876" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2</Name>
            <Loops>
                <VITIS_LOOP_890_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3843</Best-caseLatency>
                    <Average-caseLatency>3843</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.621 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.621 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_890_2>
                        <Name>VITIS_LOOP_890_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3841</TripCount>
                        <Latency>3841</Latency>
                        <AbsoluteTimeLatency>25.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_890_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_890_2" OPTYPE="add" PRAGMA="" RTLNAME="col_V_4_fu_152_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3</Name>
            <Loops>
                <VITIS_LOOP_901_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3843</Best-caseLatency>
                    <Average-caseLatency>3843</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.621 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.621 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_901_3>
                        <Name>VITIS_LOOP_901_3</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3841</TripCount>
                        <Latency>3841</Latency>
                        <AbsoluteTimeLatency>25.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_901_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_901_3" OPTYPE="add" PRAGMA="" RTLNAME="col_V_2_fu_125_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.261</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3846</Best-caseLatency>
                    <Average-caseLatency>3846</Average-caseLatency>
                    <Worst-caseLatency>3846</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.641 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.641 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.641 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3846</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3841</TripCount>
                        <Latency>3844</Latency>
                        <AbsoluteTimeLatency>25.628 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>373</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>529</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_5_fu_360_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4</Name>
            <Loops>
                <read_lines/>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.630</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8327068</Best-caseLatency>
                    <Average-caseLatency>8327068</Average-caseLatency>
                    <Worst-caseLatency>8327068</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.517 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.517 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.517 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8327068</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_lines>
                        <Name>read_lines</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3</TripCount>
                        <Latency>11535</Latency>
                        <AbsoluteTimeLatency>76.904 us</AbsoluteTimeLatency>
                        <IterationLatency>3845</IterationLatency>
                        <PipelineDepth>3845</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143</Instance>
                        </InstanceList>
                    </read_lines>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>2160</TripCount>
                        <Latency>8311680</Latency>
                        <AbsoluteTimeLatency>55.414 ms</AbsoluteTimeLatency>
                        <IterationLatency>3848</IterationLatency>
                        <PipelineDepth>3848</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>703</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1480</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:868" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_1_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:868" URAM="0" VARIABLE="buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_2_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:868" URAM="0" VARIABLE="buf_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_lines" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_221_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i65_fu_256_p2" SOURCE="" URAM="0" VARIABLE="add_i_i65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub328_i_fu_262_p2" SOURCE="" URAM="0" VARIABLE="sub328_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i238_i_fu_307_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i_i238_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i214_i_fu_316_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i214_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_3_fu_383_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16644494</Best-caseLatency>
                    <Average-caseLatency>16644494</Average-caseLatency>
                    <Worst-caseLatency>16644494</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>8359749</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>8359749</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>4453</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8812</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_image_width_c_U" SOURCE="" URAM="0" VARIABLE="p_image_width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_image_height_c_U" SOURCE="" URAM="0" VARIABLE="p_image_height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dst_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../features/xf_fast.hpp:963" URAM="0" VARIABLE="p_dst_data"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fast_1_0_2160_3840_1_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16644495</Best-caseLatency>
                    <Average-caseLatency>16644495</Average-caseLatency>
                    <Worst-caseLatency>16644495</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16644495</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>4499</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8894</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>28</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>28</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U206" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry24_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>26</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>26</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>2073602</Average-caseLatency>
                    <Worst-caseLatency>8294402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.001 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 8294402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 8294400</Latency>
                        <AbsoluteTimeLatency>6.667 ns ~ 55.299 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>422</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_204_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1325_fu_256_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1325" URAM="0" VARIABLE="sub_ln1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_16_fu_321_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_fu_342_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:553" URAM="0" VARIABLE="sub_ln553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_next_fu_275_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="filled_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_281_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>2073607</Average-caseLatency>
                    <Worst-caseLatency>8294407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>53.336 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 8294407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>215</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>587</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_106_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U225" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>2073608</Average-caseLatency>
                    <Worst-caseLatency>8294408</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>9</min>
                            <max>8294408</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>9 ~ 8294408</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>519</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>893</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1350" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1350" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4147203</Average-caseLatency>
                    <Worst-caseLatency>8294403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 8294401</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 55.299 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>117</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_108_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>4147274</Average-caseLatency>
                    <Worst-caseLatency>8294474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75 ~ 8294474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>697</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78</Best-caseLatency>
                    <Average-caseLatency>4147277</Average-caseLatency>
                    <Worst-caseLatency>8294477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>76</min>
                            <max>8294475</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>76 ~ 8294475</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1149</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2013</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE="" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1421" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_U" SOURCE="" URAM="0" VARIABLE="axibound_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_8_0_2160_3840_1_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>4147279</Average-caseLatency>
                    <Worst-caseLatency>8294479</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80 ~ 8294479</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1236</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2101</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fast_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16644499</Best-caseLatency>
                    <Average-caseLatency>16644499</Average-caseLatency>
                    <Worst-caseLatency>16644499</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>16644496</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>16644496</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9725</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17528</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgInput_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgInput_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="img_out_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="threshold_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="threshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:32" URAM="0" VARIABLE="imgInput_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:33" URAM="0" VARIABLE="imgOutput_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_rows_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgOutput_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_cols_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgOutput_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_rows_c9_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgInput_rows_c9_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_cols_c10_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/xf_fast_accel.cpp:36" URAM="0" VARIABLE="imgInput_cols_c10_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_dst_data_U</Name>
            <ParentInst>grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgOutput_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_debug enable="1"/>
        <config_export format="xo" ipname="fast_accel"/>
        <config_rtl kernel_profile="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="threshold" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="threshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="2" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_in_1" access="W" description="Data signal of img_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_in" access="W" description="Bit 31 to 0 of img_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_in_2" access="W" description="Data signal of img_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_in" access="W" description="Bit 63 to 32 of img_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="threshold" access="W" description="Data signal of threshold" range="32">
                    <fields>
                        <field offset="0" width="8" name="threshold" access="W" description="Bit 7 to 0 of threshold"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="img_out_1" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 31 to 0 of img_out"/>
                    </fields>
                </register>
                <register offset="0x28" name="img_out_2" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 63 to 32 of img_out"/>
                    </fields>
                </register>
                <register offset="0x30" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x38" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="threshold"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="img_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_done" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_done</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_start" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_in_1, 0x10, 32, W, Data signal of img_in, </column>
                    <column name="s_axi_control">img_in_2, 0x14, 32, W, Data signal of img_in, </column>
                    <column name="s_axi_control">threshold, 0x1c, 32, W, Data signal of threshold, </column>
                    <column name="s_axi_control">img_out_1, 0x24, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">img_out_2, 0x28, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">rows, 0x30, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x38, 32, W, Data signal of cols, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="event_done">1, , , </column>
                    <column name="event_start">1, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, ap_uint&lt;8&gt;*</column>
                    <column name="threshold">in, unsigned char</column>
                    <column name="img_out">out, ap_uint&lt;8&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_in">m_axi_gmem0, interface, , </column>
                    <column name="img_in">s_axi_control, register, offset, name=img_in_1 offset=0x10 range=32</column>
                    <column name="img_in">s_axi_control, register, offset, name=img_in_2 offset=0x14 range=32</column>
                    <column name="threshold">s_axi_control, register, , name=threshold offset=0x1c range=32</column>
                    <column name="img_out">m_axi_gmem1, interface, , </column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_1 offset=0x24 range=32</column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_2 offset=0x28 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x30 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">VITIS_LOOP_1022_1, read, variable, 8, /home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21</column>
                    <column name="m_axi_gmem1">MMIterOutLoop2, write, variable, 8, /home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">dout, MMIterOutLoop2, Sequential access length is not divisible by 2, 214-234, /home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9</column>
                    <column name="m_axi_gmem0">din, VITIS_LOOP_1022_1, Sequential access length is not divisible by 2, 214-234, /home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:247" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:254" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:262" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:271" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:281" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:306" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:310" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:319" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:324" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:334" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:339" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:349" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:354" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:364" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:369" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:379" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:384" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:394" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:399" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:409" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:414" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:424" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:429" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:585" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:593" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:600" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:608" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:655" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:664" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:673" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:682" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:709" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:743" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../src/common/xf_structs.hpp:950" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:986" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1000" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1020" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1025" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1058" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1102" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1114" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1127" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1142" status="warning" parentFunction="axi2mat" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1165" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1177" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1200" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1275" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1304" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1310" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1352" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1365" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1383" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1398" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1412" status="warning" parentFunction="mat2axi" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1439" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1470" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1500" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:75" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:82" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:101" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:107" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:108" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:129" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:135" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:136" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:156" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:162" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:163" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:179" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:185" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:186" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:202" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:208" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:209" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:231" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:243" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:245" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:300" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:306" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:318" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:327" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:350" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:370" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:378" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:379" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:449" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../../../src/common/xf_utility.hpp:450" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:454" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:455" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:480" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:481" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:516" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:517" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:597" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:598" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_utility.hpp:608" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:657" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:658" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:703" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:704" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:754" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:755" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_utility.hpp:766" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:49" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:113" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:125" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:129" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:157" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:169" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:173" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:201" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:213" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:217" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:245" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:257" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:261" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:288" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:321" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:333" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:360" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:393" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:426" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:438" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:465" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:498" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:531" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:543" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:580" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:593" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:606" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:619" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:632" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:645" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:658" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:671" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:684" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../src/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../../src/common/xf_video_mem.hpp:703" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:712" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:717" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:722" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:727" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:732" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:737" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:742" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:747" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:756" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../src/common/xf_video_mem.hpp:760" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:814" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:827" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:857" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:870" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:899" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:932" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:965" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:971" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:982" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:993" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1005" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1017" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1029" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1041" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:23" status="valid" parentFunction="fast_accel" variable="img_in" isDirective="0" options="m_axi port=img_in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:25" status="valid" parentFunction="fast_accel" variable="img_out" isDirective="0" options="m_axi port=img_out offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:26" status="valid" parentFunction="fast_accel" variable="rows" isDirective="0" options="s_axilite port=rows"/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:27" status="valid" parentFunction="fast_accel" variable="cols" isDirective="0" options="s_axilite port=cols"/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:28" status="valid" parentFunction="fast_accel" variable="threshold" isDirective="0" options="s_axilite port=threshold"/>
        <Pragma type="interface" location="../../../../src/fast/xf_fast_accel.cpp:29" status="valid" parentFunction="fast_accel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="../../../../src/fast/xf_fast_accel.cpp:36" status="valid" parentFunction="fast_accel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:39" status="valid" parentFunction="xfcorescore" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:104" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:118" status="valid" parentFunction="xffastproc" variable="flag_val" isDirective="0" options="variable=flag_val dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:119" status="valid" parentFunction="xffastproc" variable="flag_d" isDirective="0" options="variable=flag_d dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:124" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options="MAX=1"/>
        <Pragma type="loop_flatten" location="../../../../src/features/xf_fast.hpp:125" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../src/features/xf_fast.hpp:126" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:160" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:189" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options="MAX=25"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:190" status="valid" parentFunction="xffastproc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:246" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:251" status="valid" parentFunction="processfast" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:263" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:264" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:268" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:277" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/features/xf_fast.hpp:278" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/features/xf_fast.hpp:279" status="valid" parentFunction="processfast" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:287" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:288" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:303" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:304" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:310" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:317" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:321" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:322" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:336" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:340" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:341" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:352" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:387" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:391" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:392" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:400" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:404" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:405" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:414" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:415" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:425" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:426" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:449" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:450" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:454" status="valid" parentFunction="processfast" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:455" status="valid" parentFunction="processfast" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:487" status="valid" parentFunction="xffast7x7" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:496" status="valid" parentFunction="xffast7x7" variable="OutputValues" isDirective="0" options="variable=OutputValues complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:501" status="valid" parentFunction="xffast7x7" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:502" status="valid" parentFunction="xffast7x7" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:509" status="valid" parentFunction="xffast7x7" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../src/features/xf_fast.hpp:510" status="valid" parentFunction="xffast7x7" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:517" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:528" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:532" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/features/xf_fast.hpp:533" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/features/xf_fast.hpp:534" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:543" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:547" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:548" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:557" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:569" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:570" status="valid" parentFunction="xffast7x7" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:583" status="valid" parentFunction="xfnmsproc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:631" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:636" status="valid" parentFunction="processfastnms" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:648" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:649" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:653" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:662" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/features/xf_fast.hpp:663" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/features/xf_fast.hpp:664" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:672" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:673" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:690" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:691" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:697" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:704" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:708" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:709" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:723" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:727" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:728" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:738" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:758" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:762" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:763" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:771" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:775" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:776" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:785" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:786" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:796" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:797" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:813" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:814" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:818" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:819" status="valid" parentFunction="processfastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:850" status="valid" parentFunction="xffastnms" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:857" status="valid" parentFunction="xffastnms" variable="OutputValues" isDirective="0" options="variable=OutputValues complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:862" status="valid" parentFunction="xffastnms" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:863" status="valid" parentFunction="xffastnms" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../../src/features/xf_fast.hpp:870" status="valid" parentFunction="xffastnms" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../src/features/xf_fast.hpp:871" status="valid" parentFunction="xffastnms" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:878" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:888" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:892" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/features/xf_fast.hpp:893" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/features/xf_fast.hpp:894" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:903" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:907" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:908" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:917" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/features/xf_fast.hpp:929" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/features/xf_fast.hpp:930" status="valid" parentFunction="xffastnms" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/features/xf_fast.hpp:965" status="warning" parentFunction="xffastcornerdetection" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="../../../../src/features/xf_fast.hpp:992" status="valid" parentFunction="fast" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

