{"Source Block": ["hdl/library/util_sync_reset/util_sync_reset.v@9:23@HdlStmProcess", "// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n\t\treset <= 3'b111;\n\tend else begin\n\t\treset <= {reset[1:0], 1'b0};\n\tend\n\nend\n\nendmodule\n"], "Clone Blocks": [["hdl/library/util_sync_reset/util_sync_reset.v@7:17", ");\n\n// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n\t\treset <= 3'b111;\n\tend else begin\n"]], "Diff Content": {"Delete": [[16, "\t\treset <= 3'b111;\n"], [18, "\t\treset <= {reset[1:0], 1'b0};\n"]], "Add": [[16, "\t\tresetn <= 3'b000;\n"], [18, "\t\tresetn <= {resetn[1:0], 1'b1};\n"]]}}