# hades.models.Design file
#  
[name] prima
[components]
hades.models.io.Gnd i5 44700 3900 @N 1001
hades.models.rtlib.register.RegRE BR 26400 13200 @N 1001 8 00000000_B 1.0E-8
hades.models.rtlib.register.RegRE PC 16800 13200 @N 1001 8 00000000_B 1.0E-8
hades.models.rtlib.io.Subset i1 49800 3600 @N 1001 9 7 0 00000000_B 1.0E-8
hades.models.Design prima-control 11400 28800 @N 1001 \u002fhades\u002fexamples\u002fprima\u002fprima-control\u002ehds
hades.models.rtlib.io.Merge extender 49200 19800 @N 1001 9 1 8 010000000_B 1.0E-8
hades.models.rtlib.arith.UserDefinedALU ALU 45600 22800 @N 1001 9 1.0E-8 16 9 12 16 15 17 19 21 20 3 4 5 6 7 0 0 1
hades.models.rtlib.register.RegRE AR 7200 13200 @N 1001 8 00000000_B 1.0E-8
hades.models.rtlib.arith.Incr PC+1 16800 18600 @N 1001 8 00000001_B 1.0E-8
hades.models.rtlib.muxes.Mux21 amux 12000 9600 @Y 1001 8 00000000_B 1.0E-8
hades.models.io.Ipin clock 4200 31200 @N 1001 0
hades.models.rtlib.register.RegRE AKKU 46200 26400 @N 1001 9 000000000_B 1.0E-8
hades.models.io.Ipin switch 4200 30000 @N 1001 0
hades.models.rtlib.memory.RAM RAM 46200 4800 @N 1001 256 8 \u002fhades\u002fexamples\u002fprima\u002fprima-beispiel\u002erom
hades.models.io.PowerOnReset nreset 4200 36000 @N 1001 0.0050 0.0050
hades.models.rtlib.io.SmallConstant i8 48000 18000 @N 1001 1 0_B 1.0E-8
hades.models.rtlib.muxes.Mux21 pcmux 16200 21600 @N 1001 8 00000001_B 1.0E-8
hades.models.io.Gnd i6 51600 22800 @N 1001
[end components]
[signals]
hades.signals.SignalStdLogicVector BR 8 2 BR Q prima-control Befehl 4 2 11400 29400 9600 29400 2 9600 29400 9600 25800 2 9600 25800 28200 25800 2 28200 25800 28200 15600 0 
hades.signals.SignalStdLogicVector ALU.B 9 2 extender Y ALU B 1 2 49200 22800 49200 20400 0 
hades.signals.SignalStdLogicVector PC 8 3 PC Q PC+1 A amux A0 4 2 18600 18000 18600 18600 2 18600 15600 18600 18000 2 18600 18000 14400 18000 2 14400 18000 14400 9600 1 18600 18000 
hades.signals.SignalStdLogic1164 AR.enable 2 prima-control enable_areg AR ENA 5 2 17400 33600 20100 33600 2 20100 33600 20100 27600 2 20100 27600 5400 27600 2 5400 27600 5400 13800 2 5400 13800 7200 13800 0 
hades.signals.SignalStdLogic1164 PC.enable 2 prima-control enable_pc PC ENA 7 2 16800 13800 15900 13800 2 15900 13800 15900 17100 2 15900 17100 5700 17100 2 5700 17100 5700 27300 2 5700 27300 20400 27300 2 20400 27300 20400 34200 2 20400 34200 17400 34200 0 
hades.signals.SignalStdLogic1164 pcmux.s 2 prima-control select_pcmux pcmux S 6 2 7200 22800 7200 28500 2 7200 28500 19200 28500 2 19200 28500 19200 30000 2 19200 30000 17400 30000 2 16200 22800 15600 22800 2 7200 22800 15600 22800 0 
hades.signals.SignalStdLogic1164 RAM.noe 2 i5 GND RAM nCS 4 2 46200 6600 45600 6600 2 45600 6600 45600 3600 2 45600 3600 44700 3600 2 44700 3600 44700 3900 0 
hades.signals.SignalStdLogic1164 AKKU.enable 2 prima-control enable_akku AKKU ENA 5 2 45300 34800 45300 27000 2 17400 34800 18300 34800 2 45300 34800 18300 34800 2 45300 27000 45600 27000 2 46200 27000 45600 27000 0 
hades.signals.SignalStdLogicVector zero_alub 1 2 i8 Y extender A 1 2 48600 19800 48600 19200 0 
hades.signals.SignalStdLogic1164 ALU.cin 2 i6 GND ALU CIN 3 2 51600 22800 51600 22200 2 51600 22200 49800 22200 2 49800 22200 49800 22800 0 
hades.signals.SignalStdLogicVector ALU.OPCODE 4 2 prima-control alu_function ALU OPC 6 2 40800 29400 40800 24000 2 45600 24000 45300 24000 2 40800 24000 43200 24000 2 45300 24000 43200 24000 2 17400 29400 18000 29400 2 40800 29400 18000 29400 0 
hades.signals.SignalStdLogicVector ALUOUT 9 2 ALU Y AKKU D 1 2 48000 25200 48000 26400 0 
hades.signals.SignalStdLogicVector AR 8 3 AR Q amux A1 pcmux A1 5 2 13200 9600 13200 21000 2 9000 15600 9000 21000 2 17400 21000 17400 21600 2 9000 21000 13200 21000 2 17400 21000 13200 21000 1 13200 21000 
hades.signals.SignalStdLogicVector PC+1 8 2 PC+1 Y pcmux A0 1 2 18600 20400 18600 21600 0 
hades.signals.SignalStdLogicVector PC.IN 8 2 pcmux Y PC D 5 2 18000 23400 18000 24000 2 18000 24000 22200 24000 2 22200 24000 22200 12000 2 22200 12000 18600 12000 2 18600 12000 18600 13200 0 
hades.signals.SignalStdLogic1164 BR.enable 2 prima-control enable_breg BR ENA 7 2 17400 33000 19800 33000 2 19800 33000 19800 27900 2 19800 27900 5100 27900 2 5100 27900 5100 16800 2 5100 16800 25500 16800 2 25500 16800 25500 13800 2 25500 13800 26400 13800 0 
hades.signals.SignalStdLogicVector RAM.DIN 8 2 i1 Y RAM DIN 1 2 49800 4200 49800 4800 0 
hades.signals.SignalStdLogicVector RAMADDR 8 2 amux Y RAM A 2 2 13800 7800 13800 7200 2 13800 7200 46200 7200 0 
hades.signals.SignalStdLogic1164 clock 6 clock Y AR CLK PC CLK BR CLK prima-control CLK AKKU CLK 16 2 7200 14400 6600 14400 2 6600 14400 6600 16500 2 6600 16500 16200 16500 2 16200 16500 16200 14400 2 16200 14400 16800 14400 2 16200 16500 25800 16500 2 25800 16500 25800 14400 2 25800 14400 26400 14400 2 6600 16500 6600 31200 2 4200 31200 6600 31200 2 6600 31200 6600 38700 2 6600 38700 45600 38700 2 45600 38700 45600 27600 2 45600 27600 46200 27600 2 11400 31200 10200 31200 2 6600 31200 10200 31200 3 6600 16500 16200 16500 6600 31200 
hades.signals.SignalStdLogicVector AKKU 9 4 AKKU Q prima-control AccuValue i1 A ALU A 11 2 11400 30000 9600 30000 2 9600 30000 9600 40800 2 9600 40800 48000 40800 2 49800 3600 49800 2400 2 49800 2400 55200 2400 2 55200 21600 55200 40800 2 55200 40800 48000 40800 2 48000 40800 48000 28800 2 55200 2400 55200 21600 2 55200 21600 46800 21600 2 46800 21600 46800 22800 2 48000 40800 55200 21600 
hades.signals.SignalStdLogic1164 ALU.overflow 2 ALU OVF prima-control alu_overflow 6 2 49500 25200 49500 26100 2 49500 26100 54900 26100 2 54900 26100 54900 40500 2 54900 40500 9900 40500 2 9900 40500 9900 32400 2 9900 32400 11400 32400 0 
hades.signals.SignalStdLogic1164 cycle2_address 1 prima-control cycle2_address 1 2 17400 31800 18600 31800 0 
hades.signals.SignalStdLogic1164 cycle3_execute 1 prima-control cycle3_execute 1 2 17400 31200 18600 31200 0 
hades.signals.SignalStdLogic1164 switch 2 switch Y prima-control switch_in 3 2 11400 30600 4800 30600 2 4800 30600 4800 30000 2 4800 30000 4200 30000 0 
hades.signals.SignalStdLogicVector RAM.DOUT 8 4 RAM DOUT BR D extender B AR D 6 2 28200 13200 28200 10800 2 28200 10800 49800 10800 2 49800 19800 49800 10800 2 49800 9600 49800 10800 2 28200 10800 9000 10800 2 9000 10800 9000 13200 2 28200 10800 49800 10800 
hades.signals.SignalStdLogic1164 RAM.write_enable 2 prima-control enable_ram_write RAM nWE 4 2 45000 35400 45000 7800 2 45000 7800 46200 7800 2 17400 35400 18600 35400 2 45000 35400 18600 35400 0 
hades.signals.SignalStdLogic1164 cycle1_fetch 1 prima-control cycle1_command 1 2 17400 32400 18600 32400 0 
hades.signals.SignalStdLogic1164 nreset 6 nreset nreset BR NR PC NR AR NR prima-control nRESET AKKU NR 18 2 26400 15000 26100 15000 2 26100 15000 26100 16200 2 26100 16200 16500 16200 2 16500 16200 16500 15000 2 16500 15000 16800 15000 2 16500 16200 6900 16200 2 6900 16200 6900 15000 2 6900 15000 7200 15000 2 6900 16200 6900 31800 2 6900 36000 6900 38400 2 46200 28200 45900 28200 2 45900 28200 45900 38400 2 45900 38400 6900 38400 2 6900 31800 6900 36000 2 6900 36000 5400 36000 2 4200 36000 5400 36000 2 11400 31800 10800 31800 2 6900 31800 10800 31800 4 6900 36000 16500 16200 6900 16200 6900 31800 
hades.signals.SignalStdLogic1164 adrmux.s 2 prima-control select_addr_mux amux S 6 2 17400 30600 19500 30600 2 19500 30600 19500 28200 2 19500 28200 4800 28200 2 4800 28200 4800 8400 2 4800 8400 11400 8400 2 12000 8400 11400 8400 0 
[end signals]
[end]
