// Seed: 774270633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  always @(-1 or posedge 1) $unsigned(61);
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output reg id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output logic [7:0] id_18;
  output wire id_17;
  input wire id_16;
  input logic [7:0] id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout supply0 id_3;
  nand primCall (
      id_5,
      id_3,
      id_33,
      id_27,
      id_23,
      id_8,
      id_29,
      id_25,
      id_28,
      id_6,
      id_19,
      id_10,
      id_26,
      id_15,
      id_1,
      id_16,
      id_20,
      id_13,
      id_32,
      id_30,
      id_31
  );
  output wire id_2;
  inout wire id_1;
  assign id_11 = id_27;
  parameter id_29 = 1;
  wire id_30;
  logic [(  1  ) : 1] id_31;
  always @* id_24 <= 1'b0;
  assign id_3 = 1;
  wire id_32;
  parameter id_33 = id_29;
  assign id_18[1'h0] = 1;
  module_0 modCall_1 (
      id_33,
      id_32,
      id_29,
      id_3
  );
endmodule
