Release 13.2 Map O.61xd (nt)
Xilinx Map Application Log File for Design 'Aurora_FPGA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45t-fgg484-2 -w -logic_opt on -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off
-detail -ir off -ignore_keep_hierarchy -pr off -lc off -power off -o
Aurora_FPGA_map.ncd Aurora_FPGA.ngd Aurora_FPGA.pcf 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Feb 09 09:28:49 2012

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:54 - 'xc6slx45t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal MOD0_2 connected to top level port MOD0_2 has been
   removed.
WARNING:MapLib:701 - Signal MOD2_2 connected to top level port MOD2_2 has been
   removed.
WARNING:MapLib:701 - Signal RX_LOSS_2 connected to top level port RX_LOSS_2 has
   been removed.
WARNING:MapLib:701 - Signal TX_FAULT_2 connected to top level port TX_FAULT_2
   has been removed.
WARNING:MapLib:701 - Signal MOD0_1 connected to top level port MOD0_1 has been
   removed.
WARNING:MapLib:701 - Signal MOD2_1 connected to top level port MOD2_1 has been
   removed.
WARNING:MapLib:701 - Signal RX_LOSS_1 connected to top level port RX_LOSS_1 has
   been removed.
WARNING:MapLib:701 - Signal TX_FAULT_1 connected to top level port TX_FAULT_1
   has been removed.
Running directed packing...
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<0> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<0>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<0>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<1> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<1>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<1>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<2> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<2>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<2>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<3> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<3>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<3>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<4> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<4>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<4>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<5> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<5>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<5>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<6> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<6>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<6>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<7> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<7>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<7>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<8> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<8>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<8>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<9> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<9>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<9>."
WARNING:Pack:2693 - The I/O component BUS_STB_PAD has conflicting SLEW property
   values. The symbol "BUS_STB_PAD" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/stb_buf" has property value "SLOW."
   The system will use the property value attached to symbol "BUS_STB_PAD."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<10> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<10>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<10>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<11> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<11>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<11>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<12> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<12>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<12>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<20> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<20>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<20>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<13> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<13>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<13>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<21> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<21>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<21>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<14> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<14>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<14>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<22> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<22>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<22>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<30> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<30>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<30>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<15> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<15>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<15>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<23> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<23>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<23>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<31> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<31>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<31>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<16> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<16>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<16>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<24> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<24>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<24>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<17> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<17>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<17>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<25> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<25>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<25>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<18> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<18>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<18>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<26> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<26>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<26>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<19> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<19>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<19>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<27> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<27>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<27>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<28> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<28>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<28>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<29> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<29>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<29>."
WARNING:Pack:2693 - The I/O component BUS_WE_PAD has conflicting SLEW property
   values. The symbol "BUS_WE_PAD" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/we_buf" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_WE_PAD."
WARNING:Pack:2693 - The I/O component BUS_M_RDY has conflicting SLEW property
   values. The symbol "BUS_M_RDY" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/m_rdy_buf" has property value "SLOW."
   The system will use the property value attached to symbol "BUS_M_RDY."
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CL | SETUP       |     9.738ns|     3.062ns|       0|           0
  K_2" 78.125 MHz HIGH 50%                  | HOLD        |    -0.695ns|            |     919|      110579
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CL | SETUP       |     9.738ns|     3.062ns|       0|           0
  K_1" 78.125 MHz HIGH 50%                  | HOLD        |    -0.695ns|            |     919|      110579
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_2" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_1" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |     5.473ns|     4.054ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clk0 = PERIOD T | HOLD        |    -0.095ns|            |     352|       33440
  IMEGRP "u_Aurora_FPGA_BUS_u_Aurora_FPGA_c |             |            |            |        |            
  lk_gen_top_u_Aurora_FPGA_clock_clk0" TS_W |             |            |            |        |            
  B_CLK_2x_PAD HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBU | SETUP       |     0.220ns|     3.280ns|       0|           0
  S" 3.5 ns DATAPATHONLY                    | HOLD        |     1.393ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS | MAXDELAY    |     0.438ns|     3.062ns|       0|           0
  " 3.5 ns DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_ | MAXDELAY    |     1.943ns|     1.557ns|       0|           0
  PAD" 3.5 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK | SETUP       |    13.698ns|     1.302ns|       0|           0
  _2x_PAD" 15 ns HIGH 50%                   | HOLD        |     0.375ns|            |       0|           0
                                            | MINLOWPULSE |     6.999ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | MINPERIOD   |    26.430ns|     3.570ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |    27.808ns|     2.192ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clkdv = PERIOD  | HOLD        |     0.071ns|            |       0|           0
  TIMEGRP "u_Aurora_FPGA_BUS_u_Aurora_FPGA_ | MINPERIOD   |    27.334ns|     2.666ns|       0|           0
  clk_gen_top_u_Aurora_FPGA_clock_clkdv" TS |             |            |            |        |            
  _WB_CLK_2x_PAD * 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|     1.072ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     4.180ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.850ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG2_path" TIG                   | SETUP       |         N/A|     1.072ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_WB_CLK_2x_PAD
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_WB_CLK_2x_PAD               |     15.000ns|      8.000ns|      4.054ns|            0|          352|           44|   
    18969|
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     15.000ns|      4.054ns|          N/A|          352|            0|        15077|   
        0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |   
         |
| _clock_clk0                   |             |             |             |             |             |             |   
         |
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     30.000ns|      2.666ns|          N/A|            0|            0|         3892|   
        0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |   
         |
| _clock_clkdv                  |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9211e6d4) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9211e6d4) REAL time: 41 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:eb5fba4) REAL time: 41 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:f48c36a8) REAL time: 1 mins 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f48c36a8) REAL time: 1 mins 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f48c36a8) REAL time: 1 mins 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f48c36a8) REAL time: 1 mins 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f48c36a8) REAL time: 1 mins 

Phase 9.8  Global Placement
..............................
.............................
......................................
...............................
................
Phase 9.8  Global Placement (Checksum:167b23b9) REAL time: 2 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:167b23b9) REAL time: 2 mins 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:846bc9e1) REAL time: 2 mins 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:846bc9e1) REAL time: 2 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f8362010) REAL time: 2 mins 54 secs 

Total REAL time to Placer completion: 3 mins 6 secs 
Total CPU  time to Placer completion: 3 mins 3 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net control4<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net control3<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/control2<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/control1<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<4>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<5>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<6>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<2>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<3>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs (RAMB8BWER).  9K Block RAM initialization
   data, both user defined and default, may be incorrect and should not be used.  For more information, please reference
   Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  378
Slice Logic Utilization:
  Number of Slice Registers:                 7,419 out of  54,576   13%
    Number used as Flip Flops:               7,414
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,689 out of  27,288   24%
    Number used as logic:                    3,126 out of  27,288   11%
      Number using O6 output only:           1,872
      Number using O5 output only:             628
      Number using O5 and O6:                  626
      Number used as ROM:                        0
    Number used as Memory:                   2,454 out of   6,408   38%
      Number used as Dual Port RAM:          1,408
        Number using O6 output only:         1,408
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,046
        Number using O6 output only:           560
        Number using O5 output only:             0
        Number using O5 and O6:                486
    Number used exclusively as route-thrus:  1,109
      Number with same-slice register load:  1,027
      Number with same-slice carry load:        82
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,656 out of   6,822   38%
  Number of LUT Flip Flop pairs used:        8,487
    Number with an unused Flip Flop:         2,908 out of   8,487   34%
    Number with an unused LUT:               1,798 out of   8,487   21%
    Number of fully used LUT-FF pairs:       3,781 out of   8,487   44%
    Number of unique control sets:             519
    Number of slice register sites lost
      to control set restrictions:           2,457 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     296   23%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                            106
    IOB Master Pads:                             2
    IOB Slave Pads:                              2
    Number of bonded IPADs:                      8 out of      16   50%
      Number of LOCed IPADs:                     8 out of       8  100%
    Number of bonded OPADs:                      4 out of       8   50%
      Number of LOCed OPADs:                     4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       105 out of     116   90%
  Number of RAMB8BWERs:                          5 out of     232    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  39 out of     376   10%
    Number used as ILOGIC2s:                    39
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  35 out of     376    9%
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of GTPA1_DUALs:                         2 out of       2  100%
    Number of LOCed GTPA1_DUALs:                 2 out of       2  100%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           45
Average Fanout of Non-Clock Nets:                3.45

Peak Memory Usage:  420 MB
Total REAL time to MAP completion:  3 mins 16 secs 
Total CPU time to MAP completion:   3 mins 12 secs 

Mapping completed.
See MAP report file "Aurora_FPGA_map.mrp" for details.
