#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 24 13:37:40 2023
# Process ID: 13196
# Current directory: C:/Users/19722/Desktop/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9388 C:\Users\19722\Desktop\project_2\project_2.xpr
# Log file: C:/Users/19722/Desktop/project_2/vivado.log
# Journal file: C:/Users/19722/Desktop/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/19722/Desktop/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 724.098 ; gain = 110.023
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sim_1/imports/Desktop/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'b' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v:9]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" Line 1. Module Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" Line 1. Module SignChanger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Adder8.v" Line 1. Module Adder8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_signchanger
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signchanger_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/test_signchanger_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/test_signchanger_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 24 13:42:02 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 24 13:42:02 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 767.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signchanger_behav -key {Behavioral:sim_1:Functional:test_signchanger} -tclbatch {test_signchanger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_signchanger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signchanger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 779.570 ; gain = 11.984
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28398A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.961 ; gain = 1114.461
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28398A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A28398A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28385A
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28385A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'b' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v:9]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signchanger_behav -key {Behavioral:sim_1:Functional:test_signchanger} -tclbatch {test_signchanger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_signchanger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signchanger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1974.469 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28385A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 5 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2010.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 14:37:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 14:37:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 14:41:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 14:41:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 14:53:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 14:53:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:02:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:02:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:06:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:06:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:07:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:07:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:08:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:08:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:12:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:12:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sim_1/imports/Desktop/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" Line 1. Module Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" Line 1. Module SignChanger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" Line 1. Module Adder8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_signchanger
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signchanger_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signchanger_behav -key {Behavioral:sim_1:Functional:test_signchanger} -tclbatch {test_signchanger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_signchanger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signchanger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.742 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:34:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:34:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:40:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:40:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan 24 15:51:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/synth_1/runme.log
[Tue Jan 24 15:51:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/project_2/project_2.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sim_1/imports/Desktop/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" Line 1. Module Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" Line 1. Module SignChanger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" Line 1. Module Adder8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_signchanger
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signchanger_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signchanger_behav -key {Behavioral:sim_1:Functional:test_signchanger} -tclbatch {test_signchanger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_signchanger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signchanger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.637 ; gain = 0.605
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.598 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sim_1/imports/Desktop/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" Line 1. Module Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" Line 1. Module SignChanger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" Line 1. Module Adder8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_signchanger
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signchanger_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signchanger_behav -key {Behavioral:sim_1:Functional:test_signchanger} -tclbatch {test_signchanger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_signchanger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signchanger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.598 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2171.598 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/project_2/project_2.srcs/sim_1/imports/Desktop/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v" Line 1. Module Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/SignChanger.v" Line 1. Module SignChanger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Add8.v" Line 1. Module Adder8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/hex7seg.v" Line 1. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Mux2to1.v" Line 2. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_signchanger
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signchanger_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.598 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.598 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signchanger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signchanger_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f71fda7ff5147609ce0532a444ce4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signchanger_behav xil_defaultlib.test_signchanger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/19722/Desktop/project_2/project_2.srcs/sources_1/new/Top_Module.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.598 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28385A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.598 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 22:15:18 2023...
