// Seed: 352225906
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 = id_2;
  wire id_3 id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3
    , id_10,
    output uwire id_4,
    output tri id_5,
    output uwire id_6,
    input wor id_7,
    output wor id_8
);
  assign id_10 = 1'b0;
  wire id_11;
  module_0 modCall_1 (id_11);
  reg id_12;
  always_latch begin : LABEL_0
    if (1) begin : LABEL_0
      id_12 <= id_10;
      do begin : LABEL_0
        return id_1;
      end while (id_10);
      id_4 = 1;
    end
    id_5 = 1;
  end
  wire id_13;
  assign id_13 = id_13;
endmodule
