$date
	Thu Oct 13 19:33:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edge_detector_tb $end
$var wire 1 ! rising_edge_o $end
$var reg 1 " clk $end
$var reg 1 # data_i $end
$var reg 1 $ reset $end
$scope module edge_detector1 $end
$var wire 1 " clk $end
$var wire 1 # data_i $end
$var wire 1 $ reset $end
$var wire 1 ! rising_edge_o $end
$var reg 1 % data_delayed $end
$scope begin delay_one_cycle $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
1"
x!
$end
#1
0"
#2
1"
#3
0!
0"
0#
0$
#4
0%
1"
1$
#5
0"
0$
#6
1"
#7
0"
#8
1"
#9
1!
0"
1#
#10
0!
1%
1"
#11
0"
#12
1"
#13
0"
#14
1"
#15
0"
