"C:/Efinity/2025.1/bin/efx_map" --project "test_project" --root "top_level" --write-efx-verilog "C:/Users/caleb/.efinity/project/test_project/outflow/test_project.map.v" --write-premap-module "C:/Users/caleb/.efinity/project/test_project/outflow/test_project.elab.vdb" --binary-db "C:/Users/caleb/.efinity/project/test_project/outflow/test_project.vdb" --device "T8F81" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/caleb/.efinity/project/test_project/work_syn" --output-dir "C:/Users/caleb/.efinity/project/test_project/outflow" --project-xml "C:\\Users\\caleb\\.efinity\\project/test_project/test_project.xml" --I "C:/Users/caleb/.efinity/project/test_project"