{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663851270368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663851270377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 21:54:30 2022 " "Processing started: Thu Sep 22 21:54:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663851270377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663851270377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663851270377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663851271338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663851271338 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" gates.v(11) " "Verilog HDL syntax error at gates.v(11) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1663851282170 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_and2 gates.v(8) " "Ignored design unit \"_and2\" at gates.v(8) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_nand2 gates.v(15) " "Ignored design unit \"_nand2\" at gates.v(15) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_or2 gates.v(22) " "Ignored design unit \"_or2\" at gates.v(22) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_nor2 gates.v(29) " "Ignored design unit \"_nor2\" at gates.v(29) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_xor2 gates.v(36) " "Ignored design unit \"_xor2\" at gates.v(36) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_xnor2 gates.v(43) " "Ignored design unit \"_xnor2\" at gates.v(43) due to previous errors" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663851282171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 0 0 " "Found 0 design units, including 0 entities, in source file gates.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663851282172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mx2 " "Found entity 1: tb_mx2" {  } { { "xor_test.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663851282181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663851282181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663851282249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 21:54:42 2022 " "Processing ended: Thu Sep 22 21:54:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663851282249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663851282249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663851282249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663851282249 ""}
