#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 24 15:23:04 2018
# Process ID: 14644
# Current directory: c:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex
# Command line: vivado.exe -notrace -source c:/Users/nomus/Documents/deve/pcie_fpga/project_1/project_1.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_ex.tcl
# Log file: c:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/vivado.log
# Journal file: c:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/nomus/Documents/deve/pcie_fpga/project_1/project_1.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 823.641 ; gain = 73.895
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.684 ; gain = 524.395
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xsim/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/modelsim/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/questa/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/ies/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/vcs/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/riviera/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/activehdl/pcie4_uscale_plus_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/nomus/Documents/deve/pcie_fpga/pcie4_example/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xcelium/pcie4_uscale_plus_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.684 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 24 15:24:14 2018...
