

================================================================
== Vitis HLS Report for 'udpPortUnreachable'
================================================================
* Date:           Tue Jul 19 05:59:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.392 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     365|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     171|    -|
|Register         |        -|     -|      28|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      28|     536|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln1348_fu_263_p2            |         +|   0|  0|  23|          16|          16|
    |add_ln208_1_fu_418_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln208_2_fu_428_p2           |         +|   0|  0|  25|          18|          18|
    |add_ln208_3_fu_438_p2           |         +|   0|  0|  27|          20|          20|
    |add_ln208_4_fu_544_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln208_5_fu_554_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln208_6_fu_564_p2           |         +|   0|  0|  25|          18|          18|
    |add_ln208_7_fu_574_p2           |         +|   0|  0|  27|          20|          20|
    |add_ln208_fu_408_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln213_1_fu_285_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln213_fu_257_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln691_fu_597_p2             |         +|   0|  0|  10|           3|           1|
    |and_ln201_1_fu_473_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln201_fu_467_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln217_1_fu_334_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln217_fu_328_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_100                |       and|   0|  0|   2|           1|           1|
    |ap_condition_101                |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                |       and|   0|  0|   2|           1|           1|
    |ap_condition_106                |       and|   0|  0|   2|           1|           1|
    |ap_condition_109                |       and|   0|  0|   2|           1|           1|
    |ap_condition_167                |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                |       and|   0|  0|   2|           1|           1|
    |ap_condition_205                |       and|   0|  0|   2|           1|           1|
    |ap_condition_502                |       and|   0|  0|   2|           1|           1|
    |ap_condition_505                |       and|   0|  0|   2|           1|           1|
    |ap_condition_78                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_read_state1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_read_state1   |       and|   0|  0|   2|           1|           1|
    |tmp_1_i_nbreadreq_fu_114_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_106_p3       |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_fu_591_p2            |      icmp|   0|  0|   8|           3|           2|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    |or_ln184_fu_615_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln201_fu_479_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln217_fu_340_p2              |        or|   0|  0|   2|           1|           1|
    |r_2_fu_295_p2                   |       xor|   0|  0|  18|          18|           2|
    |xor_ln201_fu_461_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln217_fu_322_p2             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 365|         247|         228|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln155_1_phi_fu_193_p4          |  14|          3|  128|        384|
    |ap_phi_mux_phi_ln155_phi_fu_182_p4            |  14|          3|  128|        384|
    |ap_phi_mux_tempWord_data_V_1_1_phi_fu_204_p6  |  20|          4|    9|         36|
    |checksumStreams_V_V_1_blk_n                   |   9|          2|    1|          2|
    |ipWordCounter_V                               |   9|          2|    3|          6|
    |ttlIn_internal_blk_n                          |   9|          2|    1|          2|
    |udpChecksum_V                                 |  20|          4|   20|         80|
    |udpIn_internal_blk_n                          |   9|          2|    1|          2|
    |udpPort2addIpHeader_data_blk_n                |   9|          2|    1|          2|
    |udpPort2addIpHeader_data_din                  |  20|          4|  128|        512|
    |udpPort2addIpHeader_header_blk_n              |   9|          2|    1|          2|
    |udpState                                      |  20|          4|    2|          8|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 171|         36|  424|       1422|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |ipWordCounter_V  |   3|   0|    3|          0|
    |streamSource_V   |   1|   0|    1|          0|
    |udpChecksum_V    |  20|   0|   20|          0|
    |udpState         |   2|   0|    2|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  28|   0|   28|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|          udpPortUnreachable|  return value|
|udpIn_internal_dout                |   in|  128|     ap_fifo|              udpIn_internal|       pointer|
|udpIn_internal_empty_n             |   in|    1|     ap_fifo|              udpIn_internal|       pointer|
|udpIn_internal_read                |  out|    1|     ap_fifo|              udpIn_internal|       pointer|
|ttlIn_internal_dout                |   in|  128|     ap_fifo|              ttlIn_internal|       pointer|
|ttlIn_internal_empty_n             |   in|    1|     ap_fifo|              ttlIn_internal|       pointer|
|ttlIn_internal_read                |  out|    1|     ap_fifo|              ttlIn_internal|       pointer|
|udpPort2addIpHeader_data_din       |  out|  128|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
|udpPort2addIpHeader_data_full_n    |   in|    1|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
|udpPort2addIpHeader_data_write     |  out|    1|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
|udpPort2addIpHeader_header_din     |  out|   64|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|udpPort2addIpHeader_header_full_n  |   in|    1|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|udpPort2addIpHeader_header_write   |  out|    1|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|checksumStreams_V_V_1_din          |  out|   16|     ap_fifo|       checksumStreams_V_V_1|       pointer|
|checksumStreams_V_V_1_full_n       |   in|    1|     ap_fifo|       checksumStreams_V_V_1|       pointer|
|checksumStreams_V_V_1_write        |  out|    1|     ap_fifo|       checksumStreams_V_V_1|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:169]   --->   Operation 17 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %ttlIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%udpState_load = load i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 20 'load' 'udpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ipWordCounter_V_load = load i3 %ipWordCounter_V"   --->   Operation 21 'load' 'ipWordCounter_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%streamSource_V_load = load i1 %streamSource_V"   --->   Operation 22 'load' 'streamSource_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%udpChecksum_V_load = load i20 %udpChecksum_V"   --->   Operation 23 'load' 'udpChecksum_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i20 %udpChecksum_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 24 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%switch_ln182 = switch i2 %udpState_load, void %udpPortUnreachable.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 25 'switch' 'switch_ln182' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 26 'nbwritereq' 'tmp_2_i' <Predicate = (udpState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %tmp_2_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:230]   --->   Operation 27 'br' 'br_ln230' <Predicate = (udpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i16 %trunc_ln182"   --->   Operation 28 'zext' 'zext_ln1497' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %udpChecksum_V_load, i32 16, i32 19"   --->   Operation 29 'partselect' 'trunc_ln1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i4 %trunc_ln1"   --->   Operation 30 'zext' 'zext_ln1497_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i4 %trunc_ln1"   --->   Operation 31 'zext' 'zext_ln1497_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln213 = add i17 %zext_ln1497, i17 %zext_ln1497_2"   --->   Operation 32 'add' 'add_ln213' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln1348 = add i16 %trunc_ln182, i16 %zext_ln1497_1"   --->   Operation 33 'add' 'add_ln1348' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i16 %add_ln1348"   --->   Operation 34 'zext' 'zext_ln1497_3' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln213, i32 16"   --->   Operation 35 'bitselect' 'r' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i1 %r"   --->   Operation 36 'zext' 'zext_ln1497_4' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln213_1 = add i17 %zext_ln1497_4, i17 %zext_ln1497_3"   --->   Operation 37 'add' 'add_ln213_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln760 = zext i17 %add_ln213_1"   --->   Operation 38 'zext' 'zext_ln760' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%r_2 = xor i18 %zext_ln760, i18 262143"   --->   Operation 39 'xor' 'r_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln759 = sext i18 %r_2"   --->   Operation 40 'sext' 'sext_ln759' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%store_ln233 = store i20 %sext_ln759, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:233]   --->   Operation 41 'store' 'store_ln233' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i18 %r_2"   --->   Operation 42 'trunc' 'trunc_ln674' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_1, i16 %trunc_ln674" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%store_ln235 = store i2 0, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:235]   --->   Operation 44 'store' 'store_ln235' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln236 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:236]   --->   Operation 45 'br' 'br_ln236' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%xor_ln217 = xor i1 %streamSource_V_load, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 46 'xor' 'xor_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217 = and i1 %tmp_i, i1 %xor_ln217" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 47 'and' 'and_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 48 'and' 'and_ln217_1' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln217 = or i1 %and_ln217, i1 %and_ln217_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 49 'or' 'or_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %or_ln217, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 50 'br' 'br_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 51 'nbwritereq' 'tmp_5_i' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_5_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 52 'br' 'br_ln217' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %streamSource_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:219]   --->   Operation 53 'br' 'br_ln219' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.16ns)   --->   "%tmp_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'tmp_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln220 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:220]   --->   Operation 55 'br' 'br_ln220' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (1.16ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln222 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:222]   --->   Operation 57 'br' 'br_ln222' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%phi_ln155 = phi i128 %tmp_1, void, i128 %tmp, void"   --->   Operation 58 'phi' 'phi_ln155' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i128 %phi_ln155" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 59 'trunc' 'trunc_ln155' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tempWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %phi_ln155, i32 72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:218]   --->   Operation 60 'bitselect' 'tempWord_last_V' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 48, i32 63"   --->   Operation 61 'partselect' 'p_Result_4_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_5_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 32, i32 47"   --->   Operation 62 'partselect' 'p_Result_5_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %p_Result_4_i"   --->   Operation 63 'zext' 'zext_ln208' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i16 %p_Result_5_i"   --->   Operation 64 'zext' 'zext_ln674' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_6_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 16, i32 31"   --->   Operation 65 'partselect' 'p_Result_6_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln674_1 = zext i16 %p_Result_6_i"   --->   Operation 66 'zext' 'zext_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i128 %phi_ln155"   --->   Operation 67 'trunc' 'trunc_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i16 %trunc_ln674_1"   --->   Operation 68 'zext' 'zext_ln208_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln208 = add i17 %zext_ln674, i17 %zext_ln208"   --->   Operation 69 'add' 'add_ln208' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i17 %add_ln208"   --->   Operation 70 'zext' 'zext_ln208_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln208_1 = add i17 %zext_ln674_1, i17 %zext_ln208_1"   --->   Operation 71 'add' 'add_ln208_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i17 %add_ln208_1"   --->   Operation 72 'zext' 'zext_ln208_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln208_2 = add i18 %zext_ln208_3, i18 %zext_ln208_2"   --->   Operation 73 'add' 'add_ln208_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i18 %add_ln208_2"   --->   Operation 74 'zext' 'zext_ln208_4' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.80ns)   --->   "%add_ln208_3 = add i20 %udpChecksum_V_load, i20 %zext_ln208_4"   --->   Operation 75 'add' 'add_ln208_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.45ns)   --->   "%store_ln223 = store i20 %add_ln208_3, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:223]   --->   Operation 76 'store' 'store_ln223' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.45>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i73 %trunc_ln155" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'zext' 'zext_ln174_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %tempWord_last_V, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:225]   --->   Operation 79 'br' 'br_ln225' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.45ns)   --->   "%store_ln226 = store i2 3, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 80 'store' 'store_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.45>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln226 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 81 'br' 'br_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%xor_ln201 = xor i1 %streamSource_V_load, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 82 'xor' 'xor_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201 = and i1 %tmp_i, i1 %xor_ln201" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 83 'and' 'and_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 84 'and' 'and_ln201_1' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln201 = or i1 %and_ln201, i1 %and_ln201_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 85 'or' 'or_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %or_ln201, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 86 'br' 'br_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 87 'nbwritereq' 'tmp_4_i' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_4_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 88 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 89 'nbwritereq' 'tmp_7_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_7_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 90 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %streamSource_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:203]   --->   Operation 91 'br' 'br_ln203' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.16ns)   --->   "%tmp_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_3' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln204 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:204]   --->   Operation 93 'br' 'br_ln204' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (1.16ns)   --->   "%tmp_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'tmp_2' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln206 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:206]   --->   Operation 95 'br' 'br_ln206' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%phi_ln155_1 = phi i128 %tmp_3, void, i128 %tmp_2, void"   --->   Operation 96 'phi' 'phi_ln155_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i128 %phi_ln155_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 97 'trunc' 'trunc_ln155_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tempWord_data_V_1 = trunc i128 %phi_ln155_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:202]   --->   Operation 98 'trunc' 'tempWord_data_V_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_8_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 48, i32 63"   --->   Operation 99 'partselect' 'p_Result_8_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_9_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 32, i32 47"   --->   Operation 100 'partselect' 'p_Result_9_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln208_5 = zext i16 %p_Result_8_i"   --->   Operation 101 'zext' 'zext_ln208_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln674_2 = zext i16 %p_Result_9_i"   --->   Operation 102 'zext' 'zext_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_10_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 16, i32 31"   --->   Operation 103 'partselect' 'p_Result_10_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln674_3 = zext i16 %p_Result_10_i"   --->   Operation 104 'zext' 'zext_ln674_3' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i128 %phi_ln155_1"   --->   Operation 105 'trunc' 'trunc_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln208_6 = zext i16 %trunc_ln674_2"   --->   Operation 106 'zext' 'zext_ln208_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln208_4 = add i17 %zext_ln674_2, i17 %zext_ln208_5"   --->   Operation 107 'add' 'add_ln208_4' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i17 %add_ln208_4"   --->   Operation 108 'zext' 'zext_ln208_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln208_5 = add i17 %zext_ln674_3, i17 %zext_ln208_6"   --->   Operation 109 'add' 'add_ln208_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln208_8 = zext i17 %add_ln208_5"   --->   Operation 110 'zext' 'zext_ln208_8' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln208_6 = add i18 %zext_ln208_8, i18 %zext_ln208_7"   --->   Operation 111 'add' 'add_ln208_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln208_9 = zext i18 %add_ln208_6"   --->   Operation 112 'zext' 'zext_ln208_9' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.80ns)   --->   "%add_ln208_7 = add i20 %udpChecksum_V_load, i20 %zext_ln208_9"   --->   Operation 113 'add' 'add_ln208_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.45ns)   --->   "%store_ln207 = store i20 %add_ln208_7, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:207]   --->   Operation 114 'store' 'store_ln207' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.45>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i73 %trunc_ln155_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'zext' 'zext_ln174_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 117 [1/1] (1.13ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header, i64 %tempWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 118 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %ipWordCounter_V_load, i3 2"   --->   Operation 118 'icmp' 'icmp_ln870' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:210]   --->   Operation 119 'br' 'br_ln210' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %ipWordCounter_V_load, i3 1"   --->   Operation 120 'add' 'add_ln691' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln691 = store i3 %add_ln691, i3 %ipWordCounter_V"   --->   Operation 121 'store' 'store_ln691' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %udpPortUnreachable.exit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.45ns)   --->   "%store_ln211 = store i2 2, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 123 'store' 'store_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln870)> <Delay = 0.45>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln211 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 124 'br' 'br_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln184 = or i1 %tmp_i, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 125 'or' 'or_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %or_ln184, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 126 'br' 'br_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 127 'nbwritereq' 'tmp_3_i' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_3_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 128 'br' 'br_ln184' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln185 = store i3 0, i3 %ipWordCounter_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:185]   --->   Operation 129 'store' 'store_ln185' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.38>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:187]   --->   Operation 130 'br' 'br_ln187' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.41ns)   --->   "%br_ln191 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:191]   --->   Operation 131 'br' 'br_ln191' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i)> <Delay = 0.41>
ST_1 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln193 = store i1 1, i1 %streamSource_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:193]   --->   Operation 132 'store' 'store_ln193' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.41ns)   --->   "%br_ln194 = br void %._crit_edge3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:194]   --->   Operation 133 'br' 'br_ln194' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.41>
ST_1 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln189 = store i1 0, i1 %streamSource_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:189]   --->   Operation 134 'store' 'store_ln189' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.38>
ST_1 : Operation 135 [1/1] (0.41ns)   --->   "%br_ln190 = br void %._crit_edge3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:190]   --->   Operation 135 'br' 'br_ln190' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.41>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tempWord_data_V_1_1 = phi i9 259, void, i9 11, void, i9 0, void"   --->   Operation 136 'phi' 'tempWord_data_V_1_1' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i9 %tempWord_data_V_1_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 137 'sext' 'sext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i10 %sext_ln195" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 138 'zext' 'zext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.45ns)   --->   "%store_ln195 = store i20 %zext_ln195, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 139 'store' 'store_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i55.i10, i55 18014398509481984, i10 %sext_ln195" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'bitconcatenate' 'or_ln' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'sext' 'sext_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i72 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'zext' 'zext_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 144 [1/1] (0.45ns)   --->   "%store_ln197 = store i2 1, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:197]   --->   Operation 144 'store' 'store_ln197' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln198 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:198]   --->   Operation 145 'br' 'br_ln198' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ udpIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ttlIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ udpState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ipWordCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ streamSource_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpChecksum_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpPort2addIpHeader_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ udpPort2addIpHeader_header]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ checksumStreams_V_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specpipeline_ln169   (specpipeline  ) [ 00]
tmp_i                (nbreadreq     ) [ 01]
tmp_1_i              (nbreadreq     ) [ 01]
udpState_load        (load          ) [ 01]
ipWordCounter_V_load (load          ) [ 00]
streamSource_V_load  (load          ) [ 01]
udpChecksum_V_load   (load          ) [ 00]
trunc_ln182          (trunc         ) [ 00]
switch_ln182         (switch        ) [ 00]
tmp_2_i              (nbwritereq    ) [ 01]
br_ln230             (br            ) [ 00]
zext_ln1497          (zext          ) [ 00]
trunc_ln1            (partselect    ) [ 00]
zext_ln1497_1        (zext          ) [ 00]
zext_ln1497_2        (zext          ) [ 00]
add_ln213            (add           ) [ 00]
add_ln1348           (add           ) [ 00]
zext_ln1497_3        (zext          ) [ 00]
r                    (bitselect     ) [ 00]
zext_ln1497_4        (zext          ) [ 00]
add_ln213_1          (add           ) [ 00]
zext_ln760           (zext          ) [ 00]
r_2                  (xor           ) [ 00]
sext_ln759           (sext          ) [ 00]
store_ln233          (store         ) [ 00]
trunc_ln674          (trunc         ) [ 00]
write_ln174          (write         ) [ 00]
store_ln235          (store         ) [ 00]
br_ln236             (br            ) [ 00]
xor_ln217            (xor           ) [ 00]
and_ln217            (and           ) [ 00]
and_ln217_1          (and           ) [ 00]
or_ln217             (or            ) [ 01]
br_ln217             (br            ) [ 00]
tmp_5_i              (nbwritereq    ) [ 01]
br_ln217             (br            ) [ 00]
br_ln219             (br            ) [ 00]
tmp_1                (read          ) [ 00]
br_ln220             (br            ) [ 00]
tmp                  (read          ) [ 00]
br_ln222             (br            ) [ 00]
phi_ln155            (phi           ) [ 00]
trunc_ln155          (trunc         ) [ 00]
tempWord_last_V      (bitselect     ) [ 01]
p_Result_4_i         (partselect    ) [ 00]
p_Result_5_i         (partselect    ) [ 00]
zext_ln208           (zext          ) [ 00]
zext_ln674           (zext          ) [ 00]
p_Result_6_i         (partselect    ) [ 00]
zext_ln674_1         (zext          ) [ 00]
trunc_ln674_1        (trunc         ) [ 00]
zext_ln208_1         (zext          ) [ 00]
add_ln208            (add           ) [ 00]
zext_ln208_2         (zext          ) [ 00]
add_ln208_1          (add           ) [ 00]
zext_ln208_3         (zext          ) [ 00]
add_ln208_2          (add           ) [ 00]
zext_ln208_4         (zext          ) [ 00]
add_ln208_3          (add           ) [ 00]
store_ln223          (store         ) [ 00]
zext_ln174_1         (zext          ) [ 00]
write_ln174          (write         ) [ 00]
br_ln225             (br            ) [ 00]
store_ln226          (store         ) [ 00]
br_ln226             (br            ) [ 00]
xor_ln201            (xor           ) [ 00]
and_ln201            (and           ) [ 00]
and_ln201_1          (and           ) [ 00]
or_ln201             (or            ) [ 01]
br_ln201             (br            ) [ 00]
tmp_4_i              (nbwritereq    ) [ 01]
br_ln201             (br            ) [ 00]
tmp_7_i              (nbwritereq    ) [ 01]
br_ln201             (br            ) [ 00]
br_ln203             (br            ) [ 00]
tmp_3                (read          ) [ 00]
br_ln204             (br            ) [ 00]
tmp_2                (read          ) [ 00]
br_ln206             (br            ) [ 00]
phi_ln155_1          (phi           ) [ 00]
trunc_ln155_1        (trunc         ) [ 00]
tempWord_data_V_1    (trunc         ) [ 00]
p_Result_8_i         (partselect    ) [ 00]
p_Result_9_i         (partselect    ) [ 00]
zext_ln208_5         (zext          ) [ 00]
zext_ln674_2         (zext          ) [ 00]
p_Result_10_i        (partselect    ) [ 00]
zext_ln674_3         (zext          ) [ 00]
trunc_ln674_2        (trunc         ) [ 00]
zext_ln208_6         (zext          ) [ 00]
add_ln208_4          (add           ) [ 00]
zext_ln208_7         (zext          ) [ 00]
add_ln208_5          (add           ) [ 00]
zext_ln208_8         (zext          ) [ 00]
add_ln208_6          (add           ) [ 00]
zext_ln208_9         (zext          ) [ 00]
add_ln208_7          (add           ) [ 00]
store_ln207          (store         ) [ 00]
zext_ln174_2         (zext          ) [ 00]
write_ln174          (write         ) [ 00]
write_ln174          (write         ) [ 00]
icmp_ln870           (icmp          ) [ 01]
br_ln210             (br            ) [ 00]
add_ln691            (add           ) [ 00]
store_ln691          (store         ) [ 00]
br_ln0               (br            ) [ 00]
store_ln211          (store         ) [ 00]
br_ln211             (br            ) [ 00]
or_ln184             (or            ) [ 01]
br_ln184             (br            ) [ 00]
tmp_3_i              (nbwritereq    ) [ 01]
br_ln184             (br            ) [ 00]
store_ln185          (store         ) [ 00]
br_ln187             (br            ) [ 00]
br_ln191             (br            ) [ 00]
store_ln193          (store         ) [ 00]
br_ln194             (br            ) [ 00]
store_ln189          (store         ) [ 00]
br_ln190             (br            ) [ 00]
tempWord_data_V_1_1  (phi           ) [ 00]
sext_ln195           (sext          ) [ 00]
zext_ln195           (zext          ) [ 00]
store_ln195          (store         ) [ 00]
or_ln                (bitconcatenate) [ 00]
sext_ln174           (sext          ) [ 00]
zext_ln174           (zext          ) [ 00]
write_ln174          (write         ) [ 00]
store_ln197          (store         ) [ 00]
br_ln198             (br            ) [ 00]
ret_ln0              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="udpIn_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpIn_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ttlIn_internal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ttlIn_internal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="udpState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ipWordCounter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipWordCounter_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="streamSource_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="udpChecksum_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpChecksum_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="udpPort2addIpHeader_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="udpPort2addIpHeader_header">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_header"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="checksumStreams_V_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checksumStreams_V_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i55.i10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_i_nbreadreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_i_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_2_i_nbwritereq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_nbwritereq_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="128" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_5_i/1 tmp_4_i/1 tmp_3_i/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="0"/>
<pin id="147" dir="0" index="1" bw="128" slack="0"/>
<pin id="148" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="128" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="0" index="2" bw="73" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/1 write_ln174/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_7_i_nbwritereq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln174_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="phi_ln155_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln155 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_ln155_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="128" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln155/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="phi_ln155_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln155_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="phi_ln155_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="128" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="128" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln155_1/1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tempWord_data_V_1_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="tempWord_data_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="tempWord_data_V_1_1_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempWord_data_V_1_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="udpState_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="udpState_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ipWordCounter_V_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ipWordCounter_V_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="streamSource_V_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="udpChecksum_V_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="20" slack="0"/>
<pin id="229" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="udpChecksum_V_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln182_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln1497_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="20" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln1497_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln1497_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_2/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln213_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln1348_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1348/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln1497_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_3/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="17" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln1497_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_4/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln213_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln760_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln760/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="r_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="18" slack="0"/>
<pin id="297" dir="0" index="1" bw="18" slack="0"/>
<pin id="298" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln759_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="0"/>
<pin id="303" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln759/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln233_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="20" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln674_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="18" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln235_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln217_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln217/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln217_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln217_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln217_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln217/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln155_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tempWord_last_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tempWord_last_V/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_4_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="128" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_5_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="128" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln208_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln674_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_6_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="128" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln674_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln674_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln208_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln208_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln208_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="0"/>
<pin id="416" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_2/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln208_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln208_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="17" slack="0"/>
<pin id="426" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln208_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="17" slack="0"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln208_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_4/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln208_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="20" slack="0"/>
<pin id="440" dir="0" index="1" bw="18" slack="0"/>
<pin id="441" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_3/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln223_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="20" slack="0"/>
<pin id="446" dir="0" index="1" bw="20" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln174_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="73" slack="0"/>
<pin id="452" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln226_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln201_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln201/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln201_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln201_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln201_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln155_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="128" slack="0"/>
<pin id="487" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_1/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tempWord_data_V_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="128" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempWord_data_V_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_8_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="128" slack="0"/>
<pin id="497" dir="0" index="2" bw="7" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Result_9_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="128" slack="0"/>
<pin id="507" dir="0" index="2" bw="7" slack="0"/>
<pin id="508" dir="0" index="3" bw="7" slack="0"/>
<pin id="509" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln208_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_5/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln674_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Result_10_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="128" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_i/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln674_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln674_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="128" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln208_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_6/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln208_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_4/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln208_7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="0"/>
<pin id="552" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_7/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln208_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_5/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln208_8_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="17" slack="0"/>
<pin id="562" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_8/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln208_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="17" slack="0"/>
<pin id="566" dir="0" index="1" bw="17" slack="0"/>
<pin id="567" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_6/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln208_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="18" slack="0"/>
<pin id="572" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_9/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln208_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="20" slack="0"/>
<pin id="576" dir="0" index="1" bw="18" slack="0"/>
<pin id="577" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_7/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln207_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="20" slack="0"/>
<pin id="582" dir="0" index="1" bw="20" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln174_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="73" slack="0"/>
<pin id="588" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_2/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln870_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln691_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln691_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln211_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln184_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln184/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln185_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="3" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln193_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln189_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln195_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln195/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln195_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln195_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="0" index="1" bw="20" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="65" slack="0"/>
<pin id="655" dir="0" index="1" bw="55" slack="0"/>
<pin id="656" dir="0" index="2" bw="9" slack="0"/>
<pin id="657" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln174_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="65" slack="0"/>
<pin id="663" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln174_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="65" slack="0"/>
<pin id="667" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln197_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="2" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="145" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="151" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="199"><net_src comp="145" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="151" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="100" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="227" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="239" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="235" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="231" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="249" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="257" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="269" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="223" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="106" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="223" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="114" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="182" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="182" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="182" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="182" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="78" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="358" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="368" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="182" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="28" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="182" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="382" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="378" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="396" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="404" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="414" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="227" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="346" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="223" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="106" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="223" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="114" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="467" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="193" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="193" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="193" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="193" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="78" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="494" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="504" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="193" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="193" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="518" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="514" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="532" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="540" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="550" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="227" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="10" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="485" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="595"><net_src comp="219" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="88" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="219" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="90" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="6" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="44" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="4" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="106" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="114" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="6" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="60" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="8" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="94" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="8" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="204" pin="6"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="10" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="102" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="104" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="639" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="674"><net_src comp="42" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="4" pin="0"/><net_sink comp="670" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: udpIn_internal | {}
	Port: ttlIn_internal | {}
	Port: udpState | {1 }
	Port: ipWordCounter_V | {1 }
	Port: streamSource_V | {1 }
	Port: udpChecksum_V | {1 }
	Port: udpPort2addIpHeader_data | {1 }
	Port: udpPort2addIpHeader_header | {1 }
	Port: checksumStreams_V_V_1 | {1 }
 - Input state : 
	Port: udpPortUnreachable : udpIn_internal | {1 }
	Port: udpPortUnreachable : ttlIn_internal | {1 }
	Port: udpPortUnreachable : udpState | {1 }
	Port: udpPortUnreachable : ipWordCounter_V | {1 }
	Port: udpPortUnreachable : streamSource_V | {1 }
	Port: udpPortUnreachable : udpChecksum_V | {1 }
	Port: udpPortUnreachable : udpPort2addIpHeader_data | {}
	Port: udpPortUnreachable : udpPort2addIpHeader_header | {}
	Port: udpPortUnreachable : checksumStreams_V_V_1 | {}
  - Chain level:
	State 1
		trunc_ln182 : 1
		switch_ln182 : 1
		zext_ln1497 : 2
		trunc_ln1 : 1
		zext_ln1497_1 : 2
		zext_ln1497_2 : 2
		add_ln213 : 3
		add_ln1348 : 3
		zext_ln1497_3 : 4
		r : 4
		zext_ln1497_4 : 5
		add_ln213_1 : 6
		zext_ln760 : 7
		r_2 : 8
		sext_ln759 : 8
		store_ln233 : 9
		trunc_ln674 : 8
		write_ln174 : 9
		xor_ln217 : 1
		and_ln217 : 1
		and_ln217_1 : 1
		or_ln217 : 1
		br_ln217 : 1
		br_ln219 : 1
		phi_ln155 : 1
		trunc_ln155 : 2
		tempWord_last_V : 2
		p_Result_4_i : 2
		p_Result_5_i : 2
		zext_ln208 : 3
		zext_ln674 : 3
		p_Result_6_i : 2
		zext_ln674_1 : 3
		trunc_ln674_1 : 2
		zext_ln208_1 : 3
		add_ln208 : 4
		zext_ln208_2 : 5
		add_ln208_1 : 4
		zext_ln208_3 : 5
		add_ln208_2 : 6
		zext_ln208_4 : 7
		add_ln208_3 : 8
		store_ln223 : 9
		zext_ln174_1 : 3
		write_ln174 : 4
		br_ln225 : 3
		xor_ln201 : 1
		and_ln201 : 1
		and_ln201_1 : 1
		or_ln201 : 1
		br_ln201 : 1
		br_ln203 : 1
		phi_ln155_1 : 1
		trunc_ln155_1 : 2
		tempWord_data_V_1 : 2
		p_Result_8_i : 2
		p_Result_9_i : 2
		zext_ln208_5 : 3
		zext_ln674_2 : 3
		p_Result_10_i : 2
		zext_ln674_3 : 3
		trunc_ln674_2 : 2
		zext_ln208_6 : 3
		add_ln208_4 : 4
		zext_ln208_7 : 5
		add_ln208_5 : 4
		zext_ln208_8 : 5
		add_ln208_6 : 6
		zext_ln208_9 : 7
		add_ln208_7 : 8
		store_ln207 : 9
		zext_ln174_2 : 3
		write_ln174 : 4
		write_ln174 : 3
		icmp_ln870 : 1
		br_ln210 : 2
		add_ln691 : 1
		store_ln691 : 2
		tempWord_data_V_1_1 : 1
		sext_ln195 : 2
		zext_ln195 : 3
		store_ln195 : 4
		or_ln : 3
		sext_ln174 : 4
		zext_ln174 : 5
		write_ln174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln213_fu_257     |    0    |    23   |
|          |     add_ln1348_fu_263     |    0    |    23   |
|          |     add_ln213_1_fu_285    |    0    |    23   |
|          |      add_ln208_fu_408     |    0    |    23   |
|          |     add_ln208_1_fu_418    |    0    |    23   |
|    add   |     add_ln208_2_fu_428    |    0    |    24   |
|          |     add_ln208_3_fu_438    |    0    |    27   |
|          |     add_ln208_4_fu_544    |    0    |    23   |
|          |     add_ln208_5_fu_554    |    0    |    23   |
|          |     add_ln208_6_fu_564    |    0    |    24   |
|          |     add_ln208_7_fu_574    |    0    |    27   |
|          |      add_ln691_fu_597     |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |         r_2_fu_295        |    0    |    18   |
|    xor   |      xor_ln217_fu_322     |    0    |    2    |
|          |      xor_ln201_fu_461     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln217_fu_328     |    0    |    2    |
|    and   |     and_ln217_1_fu_334    |    0    |    2    |
|          |      and_ln201_fu_467     |    0    |    2    |
|          |     and_ln201_1_fu_473    |    0    |    2    |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln870_fu_591     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      or_ln217_fu_340      |    0    |    2    |
|    or    |      or_ln201_fu_479      |    0    |    2    |
|          |      or_ln184_fu_615      |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq|   tmp_i_nbreadreq_fu_106  |    0    |    0    |
|          |  tmp_1_i_nbreadreq_fu_114 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | tmp_2_i_nbwritereq_fu_122 |    0    |    0    |
|nbwritereq|   grp_nbwritereq_fu_137   |    0    |    0    |
|          | tmp_7_i_nbwritereq_fu_164 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln174_write_fu_130 |    0    |    0    |
|   write  |      grp_write_fu_157     |    0    |    0    |
|          |  write_ln174_write_fu_172 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |      grp_read_fu_145      |    0    |    0    |
|          |      grp_read_fu_151      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln182_fu_231    |    0    |    0    |
|          |     trunc_ln674_fu_311    |    0    |    0    |
|          |     trunc_ln155_fu_346    |    0    |    0    |
|   trunc  |    trunc_ln674_1_fu_400   |    0    |    0    |
|          |    trunc_ln155_1_fu_485   |    0    |    0    |
|          |  tempWord_data_V_1_fu_489 |    0    |    0    |
|          |    trunc_ln674_2_fu_536   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln1497_fu_235    |    0    |    0    |
|          |    zext_ln1497_1_fu_249   |    0    |    0    |
|          |    zext_ln1497_2_fu_253   |    0    |    0    |
|          |    zext_ln1497_3_fu_269   |    0    |    0    |
|          |    zext_ln1497_4_fu_281   |    0    |    0    |
|          |     zext_ln760_fu_291     |    0    |    0    |
|          |     zext_ln208_fu_378     |    0    |    0    |
|          |     zext_ln674_fu_382     |    0    |    0    |
|          |    zext_ln674_1_fu_396    |    0    |    0    |
|          |    zext_ln208_1_fu_404    |    0    |    0    |
|          |    zext_ln208_2_fu_414    |    0    |    0    |
|   zext   |    zext_ln208_3_fu_424    |    0    |    0    |
|          |    zext_ln208_4_fu_434    |    0    |    0    |
|          |    zext_ln174_1_fu_450    |    0    |    0    |
|          |    zext_ln208_5_fu_514    |    0    |    0    |
|          |    zext_ln674_2_fu_518    |    0    |    0    |
|          |    zext_ln674_3_fu_532    |    0    |    0    |
|          |    zext_ln208_6_fu_540    |    0    |    0    |
|          |    zext_ln208_7_fu_550    |    0    |    0    |
|          |    zext_ln208_8_fu_560    |    0    |    0    |
|          |    zext_ln208_9_fu_570    |    0    |    0    |
|          |    zext_ln174_2_fu_586    |    0    |    0    |
|          |     zext_ln195_fu_643     |    0    |    0    |
|          |     zext_ln174_fu_665     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      trunc_ln1_fu_239     |    0    |    0    |
|          |    p_Result_4_i_fu_358    |    0    |    0    |
|          |    p_Result_5_i_fu_368    |    0    |    0    |
|partselect|    p_Result_6_i_fu_386    |    0    |    0    |
|          |    p_Result_8_i_fu_494    |    0    |    0    |
|          |    p_Result_9_i_fu_504    |    0    |    0    |
|          |    p_Result_10_i_fu_522   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|          r_fu_273         |    0    |    0    |
|          |   tempWord_last_V_fu_350  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln759_fu_301     |    0    |    0    |
|   sext   |     sext_ln195_fu_639     |    0    |    0    |
|          |     sext_ln174_fu_661     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_653       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   317   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    phi_ln155_1_reg_190    |   128  |
|     phi_ln155_reg_179     |   128  |
|tempWord_data_V_1_1_reg_201|    9   |
+---------------------------+--------+
|           Total           |   265  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_157 |  p2  |   3  |  73  |   219  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   219  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   317  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   265  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   265  |   331  |
+-----------+--------+--------+--------+
