ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB137:
  29              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 2


  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  30              		.loc 1 31 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  34              		.loc 1 40 3 view .LVU1
  31:Core/Src/spi.c **** 
  35              		.loc 1 31 1 is_stmt 0 view .LVU2
  36 0000 10B5     		push	{r4, lr}
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 40 18 view .LVU3
  41 0002 0E48     		ldr	r0, .L6
  42 0004 0E4C     		ldr	r4, .L6+4
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 19 view .LVU4
  44 0006 4FF48272 		mov	r2, #260
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 24 view .LVU5
  46 000a 0023     		movs	r3, #0
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  47              		.loc 1 41 19 view .LVU6
  48 000c C0E90042 		strd	r4, r2, [r0]
  49              		.loc 1 42 3 is_stmt 1 view .LVU7
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  50              		.loc 1 46 18 is_stmt 0 view .LVU8
  51 0010 4FF40071 		mov	r1, #512
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  52              		.loc 1 51 28 view .LVU9
  53 0014 0A22     		movs	r2, #10
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  54              		.loc 1 43 23 view .LVU10
  55 0016 C0E90233 		strd	r3, r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 44 3 is_stmt 1 view .LVU11
  45:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  57              		.loc 1 45 23 is_stmt 0 view .LVU12
  58 001a C0E90433 		strd	r3, r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 3


  59              		.loc 1 46 3 is_stmt 1 view .LVU13
  47:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  60              		.loc 1 47 32 is_stmt 0 view .LVU14
  61 001e C0E90613 		strd	r1, r3, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  62              		.loc 1 48 3 is_stmt 1 view .LVU15
  49:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  63              		.loc 1 49 21 is_stmt 0 view .LVU16
  64 0022 C0E90833 		strd	r3, r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  65              		.loc 1 50 3 is_stmt 1 view .LVU17
  66              		.loc 1 51 28 is_stmt 0 view .LVU18
  67 0026 C0E90A32 		strd	r3, r2, [r0, #40]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  68              		.loc 1 52 3 is_stmt 1 view .LVU19
  69              		.loc 1 52 7 is_stmt 0 view .LVU20
  70 002a FFF7FEFF 		bl	HAL_SPI_Init
  71              	.LVL0:
  72              		.loc 1 52 6 view .LVU21
  73 002e 00B9     		cbnz	r0, .L5
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  74              		.loc 1 60 1 view .LVU22
  75 0030 10BD     		pop	{r4, pc}
  76              	.L5:
  54:Core/Src/spi.c ****   }
  77              		.loc 1 54 5 is_stmt 1 view .LVU23
  78              		.loc 1 60 1 is_stmt 0 view .LVU24
  79 0032 BDE81040 		pop	{r4, lr}
  80              		.cfi_restore 14
  81              		.cfi_restore 4
  82              		.cfi_def_cfa_offset 0
  54:Core/Src/spi.c ****   }
  83              		.loc 1 54 5 view .LVU25
  84 0036 FFF7FEBF 		b	Error_Handler
  85              	.LVL1:
  86              	.L7:
  87 003a 00BF     		.align	2
  88              	.L6:
  89 003c 00000000 		.word	.LANCHOR0
  90 0040 00300140 		.word	1073819648
  91              		.cfi_endproc
  92              	.LFE137:
  94              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  95              		.align	1
  96              		.p2align 2,,3
  97              		.global	HAL_SPI_MspInit
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	HAL_SPI_MspInit:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 4


 103              	.LVL2:
 104              	.LFB138:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 105              		.loc 1 63 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 65 3 view .LVU27
  63:Core/Src/spi.c **** 
 110              		.loc 1 63 1 is_stmt 0 view .LVU28
 111 0000 00B5     		push	{lr}
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 114              		.loc 1 66 5 view .LVU29
 115 0002 1B4A     		ldr	r2, .L12+8
 116 0004 0168     		ldr	r1, [r0]
  63:Core/Src/spi.c **** 
 117              		.loc 1 63 1 view .LVU30
 118 0006 89B0     		sub	sp, sp, #36
 119              		.cfi_def_cfa_offset 40
  65:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 120              		.loc 1 65 20 view .LVU31
 121 0008 0023     		movs	r3, #0
 122              		.loc 1 66 5 view .LVU32
 123 000a 9142     		cmp	r1, r2
  65:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 124              		.loc 1 65 20 view .LVU33
 125 000c CDE90233 		strd	r3, r3, [sp, #8]
 126 0010 CDE90433 		strd	r3, r3, [sp, #16]
 127 0014 0693     		str	r3, [sp, #24]
 128              		.loc 1 66 3 is_stmt 1 view .LVU34
 129              		.loc 1 66 5 is_stmt 0 view .LVU35
 130 0016 02D0     		beq	.L11
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI1 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  76:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  77:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  78:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 5


  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  90:Core/Src/spi.c ****   }
  91:Core/Src/spi.c **** }
 131              		.loc 1 91 1 view .LVU36
 132 0018 09B0     		add	sp, sp, #36
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 4
 135              		@ sp needed
 136 001a 5DF804FB 		ldr	pc, [sp], #4
 137              	.L11:
 138              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 139              		.loc 1 72 5 is_stmt 1 view .LVU37
 140              	.LBB2:
  72:Core/Src/spi.c **** 
 141              		.loc 1 72 5 view .LVU38
 142 001e 02F58432 		add	r2, r2, #67584
 143 0022 0093     		str	r3, [sp]
  72:Core/Src/spi.c **** 
 144              		.loc 1 72 5 view .LVU39
 145 0024 506C     		ldr	r0, [r2, #68]
 146              	.LVL3:
  72:Core/Src/spi.c **** 
 147              		.loc 1 72 5 is_stmt 0 view .LVU40
 148 0026 40F48050 		orr	r0, r0, #4096
 149 002a 5064     		str	r0, [r2, #68]
  72:Core/Src/spi.c **** 
 150              		.loc 1 72 5 is_stmt 1 view .LVU41
 151 002c 506C     		ldr	r0, [r2, #68]
 152 002e 00F48050 		and	r0, r0, #4096
 153 0032 0090     		str	r0, [sp]
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 view .LVU42
 155 0034 0098     		ldr	r0, [sp]
 156              	.LBE2:
  72:Core/Src/spi.c **** 
 157              		.loc 1 72 5 view .LVU43
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 158              		.loc 1 74 5 view .LVU44
 159              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 160              		.loc 1 74 5 view .LVU45
 161 0036 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 162              		.loc 1 74 5 view .LVU46
 163 0038 136B     		ldr	r3, [r2, #48]
 164              	.LBE3:
  85:Core/Src/spi.c **** 
 165              		.loc 1 85 5 is_stmt 0 view .LVU47
 166 003a 0E48     		ldr	r0, .L12+12
 167              	.LBB4:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 168              		.loc 1 74 5 view .LVU48
 169 003c 43F00103 		orr	r3, r3, #1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 6


 170 0040 1363     		str	r3, [r2, #48]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 74 5 is_stmt 1 view .LVU49
 172 0042 136B     		ldr	r3, [r2, #48]
 173              	.LBE4:
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174              		.loc 1 80 25 is_stmt 0 view .LVU50
 175 0044 9FED087B 		vldr.64	d7, .L12	@ int
 176              	.LBB5:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 177              		.loc 1 74 5 view .LVU51
 178 0048 03F00103 		and	r3, r3, #1
 179 004c 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 74 5 is_stmt 1 view .LVU52
 181              	.LBE5:
  85:Core/Src/spi.c **** 
 182              		.loc 1 85 5 is_stmt 0 view .LVU53
 183 004e 02A9     		add	r1, sp, #8
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 84 31 view .LVU54
 185 0050 0523     		movs	r3, #5
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 80 25 view .LVU55
 187 0052 8DED027B 		vstr.64	d7, [sp, #8]	@ int
 188              	.LBB6:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 189              		.loc 1 74 5 view .LVU56
 190 0056 019A     		ldr	r2, [sp, #4]
 191              	.LBE6:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 192              		.loc 1 74 5 is_stmt 1 view .LVU57
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 80 5 view .LVU58
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 81 5 view .LVU59
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 82 5 view .LVU60
  83:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 196              		.loc 1 83 5 view .LVU61
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197              		.loc 1 84 5 view .LVU62
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 84 31 is_stmt 0 view .LVU63
 199 0058 0693     		str	r3, [sp, #24]
  85:Core/Src/spi.c **** 
 200              		.loc 1 85 5 is_stmt 1 view .LVU64
 201 005a FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL4:
 203              		.loc 1 91 1 is_stmt 0 view .LVU65
 204 005e 09B0     		add	sp, sp, #36
 205              		.cfi_def_cfa_offset 4
 206              		@ sp needed
 207 0060 5DF804FB 		ldr	pc, [sp], #4
 208              	.L13:
 209 0064 AFF30080 		.align	3
 210              	.L12:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 7


 211 0068 E0000000 		.word	224
 212 006c 02000000 		.word	2
 213 0070 00300140 		.word	1073819648
 214 0074 00000240 		.word	1073872896
 215              		.cfi_endproc
 216              	.LFE138:
 218              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 219              		.align	1
 220              		.p2align 2,,3
 221              		.global	HAL_SPI_MspDeInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	HAL_SPI_MspDeInit:
 227              	.LVL5:
 228              	.LFB139:
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  94:Core/Src/spi.c **** {
 229              		.loc 1 94 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 234              		.loc 1 96 3 view .LVU67
 235              		.loc 1 96 5 is_stmt 0 view .LVU68
 236 0000 064B     		ldr	r3, .L17
 237 0002 0268     		ldr	r2, [r0]
 238 0004 9A42     		cmp	r2, r3
 239 0006 00D0     		beq	.L16
  97:Core/Src/spi.c ****   {
  98:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 101:Core/Src/spi.c ****     /* Peripheral clock disable */
 102:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 105:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 106:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 107:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 108:Core/Src/spi.c ****     */
 109:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 114:Core/Src/spi.c ****   }
 115:Core/Src/spi.c **** }
 240              		.loc 1 115 1 view .LVU69
 241 0008 7047     		bx	lr
 242              	.L16:
 102:Core/Src/spi.c **** 
 243              		.loc 1 102 5 is_stmt 1 view .LVU70
 244 000a 054A     		ldr	r2, .L17+4
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 8


 109:Core/Src/spi.c **** 
 245              		.loc 1 109 5 is_stmt 0 view .LVU71
 246 000c 0548     		ldr	r0, .L17+8
 247              	.LVL6:
 102:Core/Src/spi.c **** 
 248              		.loc 1 102 5 view .LVU72
 249 000e 536C     		ldr	r3, [r2, #68]
 250 0010 23F48053 		bic	r3, r3, #4096
 109:Core/Src/spi.c **** 
 251              		.loc 1 109 5 view .LVU73
 252 0014 E021     		movs	r1, #224
 102:Core/Src/spi.c **** 
 253              		.loc 1 102 5 view .LVU74
 254 0016 5364     		str	r3, [r2, #68]
 109:Core/Src/spi.c **** 
 255              		.loc 1 109 5 is_stmt 1 view .LVU75
 256 0018 FFF7FEBF 		b	HAL_GPIO_DeInit
 257              	.LVL7:
 258              	.L18:
 259              		.align	2
 260              	.L17:
 261 001c 00300140 		.word	1073819648
 262 0020 00380240 		.word	1073887232
 263 0024 00000240 		.word	1073872896
 264              		.cfi_endproc
 265              	.LFE139:
 267              		.global	hspi1
 268              		.section	.bss.hspi1,"aw",%nobits
 269              		.align	2
 270              		.set	.LANCHOR0,. + 0
 273              	hspi1:
 274 0000 00000000 		.space	88
 274      00000000 
 274      00000000 
 274      00000000 
 274      00000000 
 275              		.text
 276              	.Letext0:
 277              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 278              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 279              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 280              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 281              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 282              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 283              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 284              		.file 9 "Core/Inc/spi.h"
 285              		.file 10 "Core/Inc/main.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:20     .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:27     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:89     .text.MX_SPI1_Init:000000000000003c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:95     .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:102    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:211    .text.HAL_SPI_MspInit:0000000000000068 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:219    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:226    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:261    .text.HAL_SPI_MspDeInit:000000000000001c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:273    .bss.hspi1:0000000000000000 hspi1
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc7aDD1x.s:269    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
