// Seed: 975006299
module module_0;
  logic id_1;
  assign id_1 = -1'd0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd16
) (
    id_1,
    id_2,
    _id_3[1 : id_3((-1))],
    id_4
);
  input wire id_4;
  input logic [7:0] _id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
  localparam id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd27
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_1;
  wire [id_3 : 1 'b0 -  -1] id_4, id_5;
endmodule
