0.7
2020.2
Oct 19 2021
03:16:22
D:/projects/processor_CISK/processor_CISK.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,uvm,,,,,,
D:/projects/processor_CISK/processor_CISK.srcs/sim_1/new/tb_processor.sv,1590807122,systemVerilog,,,,tb_processor,,uvm,,,,,,
D:/projects/processor_CISK/processor_CISK.srcs/sources_1/new/processor_CISK.sv,1590806819,systemVerilog,,D:/projects/processor_CISK/processor_CISK.srcs/sim_1/new/tb_processor.sv,,processor_CISC,,uvm,,,,,,
