ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\ahdl2blf.exe lab12.abl -mod lab12 -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 1.7 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'lab12'

  Processing state diagram....
  Processing state diagram....
  Processing equations...

0336 |SW1.D = 0;
              ^
Warning 1124:In "lab12.abl":551:'INVERT' or 'BUFFER' not specified for 'SW1' - assuming 'BUFFER'.

0341 |SW2.D = 0;
              ^
Warning 1124:In "lab12.abl":556:'INVERT' or 'BUFFER' not specified for 'SW2' - assuming 'BUFFER'.
......

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file lab12.bl0...



Module 'lab12' processing complete.

AHDL2BLF complete - 0 errors, 2 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe lab12.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab12.bl0...
Writing Open-ABEL 2 (BLIF) file lab12.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblflink.exe "lab12.bl1" -o "lab12.bl2" -omod "lab12" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'lab12.bl1'
	Referring to External Module 'osctimer'.

Hierarchical BLIF: 'lab12.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\impsrc.exe -gui -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir u:\ece 270\lab practice\lab12'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab12.lct -blifopt lab12.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab12.bl2...
Merging feedbacks...
Note 13707: Node CBF is collapsed...
Note 13707: Node NBF is collapsed...
Note 13707: Node CF is collapsed...
Note 13707: Node YB1 is collapsed...
Note 13707: Node X3 is collapsed...
Note 13707: Node Y3 is collapsed...
Note 13707: Node YB3 is collapsed...
Note 13707: Node CA0 is collapsed...
Note 13707: Node CAB0 is collapsed...
Note 13707: Node VBF is collapsed...
Note 13707: Node X2 is collapsed...
Note 13707: Node Y2 is collapsed...
Note 13707: Node NF is collapsed...
Note 13707: Node X1 is collapsed...
Note 13707: Node Y1 is collapsed...
Note 13707: Node X0 is collapsed...
Note 13707: Node Y0 is collapsed...
Note 13707: Node YB0 is collapsed...
Note 13707: Node S0 is collapsed...
Note 13707: Node SB0 is collapsed...
Note 13707: Node CAB1 is collapsed...
Note 13707: Node VF is collapsed...
Note 13707: Node S2 is collapsed...
Note 13707: Node TEMPB2 is collapsed...
Note 13707: Node TEMPA2 is collapsed...
Note 13707: Node S1 is collapsed...
Note 13707: Node ZBF is collapsed...
Note 13707: Node A1 is collapsed...
Note 13707: Node A3 is collapsed...
Note 13707: Node A4 is collapsed...
Note 13707: Node A6 is collapsed...
Note 13707: Node A0 is collapsed...
Note 13707: Node A5 is collapsed...
Note 13707: Fmax mode optimizing 7 critical paths, 7 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 6 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 6 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 6 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 5 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 4 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 4 levels ...
Note 13707: Node YB2 is collapsed...
Note 13707: Fmax mode optimizing 7 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 7 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 6 critical paths, 3 levels ...
Note 13707: Fmax mode stopped. 6 critical paths, 3 levels
Note 13707: Node S3 is collapsed...
Control path optimization...
Performing 'bypin choose' optimization...
.........................................Note    0: 
Estimated (clusters + macrocells): 137, Fmax Logic Level: 3
Note    0: Fmax mode did not meet constraint of 1 levels
Writing Open-ABEL 2 (BLIF) file lab12.bl3...
Note    0: 
BLIFOPT complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab12.lct -dev lc4k -diofft lab12.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mdiofft.exe lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Input file: lab12.bl3.
Output file: lab12.bl4.
Cross reference file: lab12.xrf.

.......................................................................
.......................................................................
.......................................................................
............
Shortening signal names...
Writing signal name cross reference file lab12.xrf... 

Note 13707: Removing redundant GND node osc_rst.

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab12.lct -dev lc4k -prefit lab12.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12 @lab12.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Tue Apr 25 19:20:09 2017

C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12 @lab12.l0 -gui -sc 
<Note> F34000: SR0 is removed
<Note> F34000: XB3.C has too many product terms. An node will be applied.
<Note> F34000: XB2.C has too many product terms. An node will be applied.
<Note> F34000: XB1.C has too many product terms. An node will be applied.
<Note> F34000: XB0.C has too many product terms. An node will be applied.
<Note> F34000: L3.C has too many product terms. An node will be applied.
<Note> F34000: L2.C has too many product terms. An node will be applied.
<Note> F34000: L1.C has too many product terms. An node will be applied.
<Note> F34000: L0.C has too many product terms. An node will be applied.
<Note> F34000: buried node XB3_0 generated

Number of pins (IO)    :    70
Number of outputs (MC) :   108
Number of registers    :    55
Number of logic pterms :   481
C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\lpf4k.exe @"lab12.rs2"'

<Warning>  P38466:  DYNOSCDIS and TIMERRES have the same logic.
Project 'lab12' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\tda.exe -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12 -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufw" -prj lab12 -if lab12.jed -j2s -log lab12.svl -gui'

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPVS -if lab12.jed -oft -svf -of "U:\ECE 270\lab practice\lab12\lab12_epvs.svf" -lever
svf file '"U:\ECE 270\lab practice\lab12\lab12_epvs.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPV -if lab12.jed -oft -svf -of "U:\ECE 270\lab practice\lab12\lab12_epv.svf" -lever
svf file '"U:\ECE 270\lab practice\lab12\lab12_epv.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JV -if lab12.jed -oft -svf -of "U:\ECE 270\lab practice\lab12\lab12_v.svf" -lever
svf file '"U:\ECE 270\lab practice\lab12\lab12_v.svf"' is generated successfully

Done: completed successfully.
