
package processor.m500_memory;

import processor.m500_memory.Register8;
import processor.m100_logicGates.Decoder38;



component RAM8 {

    port in boolean x7,x6,x5,x4,x3,x2,x1,x0;
    port in boolean st,cl;
    port in boolean ad2, ad1, ad0;
    port out boolean a7,a6,a5,a4,a3,a2,a1,a0;

    Register8 register;
    Decoder38 decoder1, decoder0;

    st -> decoder1.en;
    cl -> decoder0.cl;
    
    ad2 -> decoder.x2;
    ad1 -> decoder.x1;
    ad0 -> decoder.x0;

    decoder.a7 -> register.x7;
    decoder.a6 -> register.x6;
    decoder.a5 -> register.x5;
    decoder.a4 -> register.x4;
    decoder.a3 -> register.x3;
    decoder.a2 -> register.x2;
    decoder.a1 -> register.x1;
    decoder.a0 -> register.x0;


    register.a7 -> a7;
    register.a6 -> a6;
    register.a5 -> a5;
    register.a4 -> a4;
    register.a3 -> a3;
    register.a2 -> a2;
    register.a1 -> a1;
    register.a0 -> a0;



}