

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_261_4'
================================================================
* Date:           Mon May 12 19:57:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.595 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.575 us|  0.575 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_261_4  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_7 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 6 'alloca' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln261 = muxlogic i9 0"   --->   Operation 11 'muxlogic' 'muxLogicData_to_store_ln261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln261 = muxlogic i9 %j_7"   --->   Operation 12 'muxlogic' 'muxLogicAddr_to_store_ln261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln261 = store i9 0, i9 %j_7" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 13 'store' 'store_ln261' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc14"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i9 %j_7"   --->   Operation 15 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = load i9 %j_7" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 16 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%j_14 = add i9 %j, i9 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 17 'add' 'j_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln261 = icmp_eq  i9 %j, i9 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 18 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261, void %for.inc14.split, void %for.inc26.preheader.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 19 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln261 = muxlogic i9 %j_14"   --->   Operation 20 'muxlogic' 'muxLogicData_to_store_ln261' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln261 = muxlogic i9 %j_7"   --->   Operation 21 'muxlogic' 'muxLogicAddr_to_store_ln261' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln261 = store i9 %j_14, i9 %j_7" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 22 'store' 'store_ln261' <Predicate = (!icmp_ln261)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_0_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_receive_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:263]   --->   Operation 24 'read' 'receive_fifo_0_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln261)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln262 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:262]   --->   Operation 25 'specpipeline' 'specpipeline_ln262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 27 'specloopname' 'specloopname_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln264 = muxlogic i128 %receive_fifo_0_read"   --->   Operation 28 'muxlogic' 'muxLogicData_to_write_ln264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.94ns)   --->   "%write_ln264 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_0, i128 %receive_fifo_0_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:264]   --->   Operation 29 'write' 'write_ln264' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln261 = br void %for.inc14" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261]   --->   Operation 30 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ send_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_7                               (alloca           ) [ 0100]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
muxLogicData_to_store_ln261       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln261       (muxlogic         ) [ 0000]
store_ln261                       (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
MuxLogicAddr_to_j                 (muxlogic         ) [ 0000]
j                                 (load             ) [ 0000]
j_14                              (add              ) [ 0000]
icmp_ln261                        (icmp             ) [ 0110]
br_ln261                          (br               ) [ 0000]
muxLogicData_to_store_ln261       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln261       (muxlogic         ) [ 0000]
store_ln261                       (store            ) [ 0000]
muxLogicCE_to_receive_fifo_0_read (muxlogic         ) [ 0000]
receive_fifo_0_read               (read             ) [ 0101]
specpipeline_ln262                (specpipeline     ) [ 0000]
speclooptripcount_ln261           (speclooptripcount) [ 0000]
specloopname_ln261                (specloopname     ) [ 0000]
muxLogicData_to_write_ln264       (muxlogic         ) [ 0000]
write_ln264                       (write            ) [ 0000]
br_ln261                          (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="send_fifo_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_7_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="receive_fifo_0_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln264_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="0" index="2" bw="128" slack="1"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln264/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="muxLogicData_to_store_ln261_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln261/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="muxLogicAddr_to_store_ln261_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln261/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln261_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="MuxLogicAddr_to_j_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="j_14_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_14/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln261_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="9" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="muxLogicData_to_store_ln261_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln261/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="muxLogicAddr_to_store_ln261_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln261/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln261_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="muxLogicCE_to_receive_fifo_0_read_fu_105">
<pin_list>
<pin id="106" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="muxLogicData_to_write_ln264_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="128" slack="1"/>
<pin id="109" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln264/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="j_7_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln261_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln261 "/>
</bind>
</comp>

<comp id="124" class="1005" name="receive_fifo_0_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="1"/>
<pin id="126" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="receive_fifo_0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="81" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="46" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="119"><net_src comp="110" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="123"><net_src comp="87" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="50" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: send_fifo_0 | {3 }
 - Input state : 
	Port: RoundRobin_Pipeline_VITIS_LOOP_261_4 : receive_fifo_0 | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln261 : 1
		store_ln261 : 1
		MuxLogicAddr_to_j : 1
		j : 1
		j_14 : 2
		icmp_ln261 : 2
		br_ln261 : 3
		muxLogicData_to_store_ln261 : 3
		muxLogicAddr_to_store_ln261 : 1
		store_ln261 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |                j_14_fu_81                |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln261_fu_87             |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|   read   |      receive_fifo_0_read_read_fu_50      |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln264_write_fu_56         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |     muxLogicData_to_store_ln261_fu_63    |    0    |    0    |
|          |     muxLogicAddr_to_store_ln261_fu_67    |    0    |    0    |
|          |          MuxLogicAddr_to_j_fu_75         |    0    |    0    |
| muxlogic |     muxLogicData_to_store_ln261_fu_93    |    0    |    0    |
|          |     muxLogicAddr_to_store_ln261_fu_97    |    0    |    0    |
|          | muxLogicCE_to_receive_fifo_0_read_fu_105 |    0    |    0    |
|          |    muxLogicData_to_write_ln264_fu_107    |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    18   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln261_reg_120    |    1   |
|        j_7_reg_110        |    9   |
|receive_fifo_0_read_reg_124|   128  |
+---------------------------+--------+
|           Total           |   138  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   138  |    -   |
+-----------+--------+--------+
|   Total   |   138  |   18   |
+-----------+--------+--------+
