{
  "module_name": "dispcc-sm6115.c",
  "hash_id": "834c798b89e4b0997c2a93002f3f3e595c70199f9c2748ae91b6ca06f87089da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/dispcc-sm6115.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm6115-dispcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_DSI0_PHY_PLL_OUT_BYTECLK,\n\tDT_DSI0_PHY_PLL_OUT_DSICLK,\n\tDT_GPLL0_DISP_DIV,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_DISP_CC_PLL0_OUT_MAIN,\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_GPLL0_OUT_MAIN,\n\tP_SLEEP_CLK,\n};\n\nstatic const struct clk_parent_data parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic const struct pll_vco spark_vco[] = {\n\t{ 500000000, 1000000000, 2 },\n};\n\n \nstatic const struct alpha_pll_config disp_cc_pll0_config = {\n\t.l = 0x28,\n\t.alpha = 0x0,\n\t.alpha_en_mask = BIT(24),\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.main_output_mask = BIT(0),\n\t.config_ctl_val = 0x4001055B,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = spark_vco,\n\t.num_vco = ARRAY_SIZE(spark_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_pll0\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_disp_cc_pll0_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\nstatic struct clk_alpha_pll_postdiv disp_cc_pll0_out_main = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_disp_cc_pll0_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_disp_cc_pll0_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_pll0_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map disp_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 1 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map disp_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_GPLL0_DISP_DIV },\n};\n\nstatic const struct parent_map disp_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp_cc_pll0_out_main.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_DSICLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_5[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_5[] = {\n\t{ .index = DT_SLEEP_CLK, },\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x20bc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE | CLK_GET_RATE_NOCACHE,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x20d4,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"disp_cc_mdss_byte0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_ahb_clk_src = {\n\t.cmd_rcgr = 0x2154,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_ahb_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_esc0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x20d8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(192000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(256000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(307200000, P_DISP_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(384000000, P_DISP_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x2074,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x205c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE | CLK_GET_RATE_NOCACHE,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_rot_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(192000000, P_DISP_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(256000000, P_DISP_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(307200000, P_DISP_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_rot_clk_src = {\n\t.cmd_rcgr = 0x208c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_rot_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_rot_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x20a4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.freq_tbl = ftbl_disp_cc_mdss_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_sleep_clk_src[] = {\n\tF(32764, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0x6050,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_sleep_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_sleep_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x2044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x2024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x2028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x202c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x2018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x2018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_non_gdsc_ahb_clk = {\n\t.halt_reg = 0x4004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_non_gdsc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rot_clk = {\n\t.halt_reg = 0x2010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&disp_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x2020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_sleep_clk = {\n\t.halt_reg = 0x6068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x3000,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc *disp_cc_sm6115_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n};\n\nstatic struct clk_regmap *disp_cc_sm6115_clocks[] = {\n\t[DISP_CC_PLL0] = &disp_cc_pll0.clkr,\n\t[DISP_CC_PLL0_OUT_MAIN] = &disp_cc_pll0_out_main.clkr,\n\t[DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK_SRC] = &disp_cc_mdss_ahb_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp_cc_mdss_non_gdsc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_ROT_CLK] = &disp_cc_mdss_rot_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK_SRC] = &disp_cc_mdss_rot_clk_src.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_SLEEP_CLK] = &disp_cc_sleep_clk.clkr,\n\t[DISP_CC_SLEEP_CLK_SRC] = &disp_cc_sleep_clk_src.clkr,\n};\n\nstatic const struct regmap_config disp_cc_sm6115_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x10000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc disp_cc_sm6115_desc = {\n\t.config = &disp_cc_sm6115_regmap_config,\n\t.clks = disp_cc_sm6115_clocks,\n\t.num_clks = ARRAY_SIZE(disp_cc_sm6115_clocks),\n\t.gdscs = disp_cc_sm6115_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp_cc_sm6115_gdscs),\n};\n\nstatic const struct of_device_id disp_cc_sm6115_match_table[] = {\n\t{ .compatible = \"qcom,sm6115-dispcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, disp_cc_sm6115_match_table);\n\nstatic int disp_cc_sm6115_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &disp_cc_sm6115_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_alpha_pll_configure(&disp_cc_pll0, regmap, &disp_cc_pll0_config);\n\n\t \n\tregmap_update_bits(regmap, 0x604c, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &disp_cc_sm6115_desc, regmap);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register DISP CC clocks\\n\");\n\t\treturn ret;\n\t}\n\n\treturn ret;\n}\n\nstatic struct platform_driver disp_cc_sm6115_driver = {\n\t.probe = disp_cc_sm6115_probe,\n\t.driver = {\n\t\t.name = \"dispcc-sm6115\",\n\t\t.of_match_table = disp_cc_sm6115_match_table,\n\t},\n};\n\nmodule_platform_driver(disp_cc_sm6115_driver);\nMODULE_DESCRIPTION(\"Qualcomm SM6115 Display Clock controller\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}