/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_4z[3] | celloutsig_1_0z) & in_data[184]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z | celloutsig_1_8z) & celloutsig_1_8z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z[4] | celloutsig_0_4z[1]) & celloutsig_0_5z[8]);
  assign celloutsig_0_22z = ~((celloutsig_0_12z | celloutsig_0_9z[2]) & celloutsig_0_1z[3]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_2z[0]) & celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_1z[11] ^ celloutsig_1_5z[3];
  assign celloutsig_1_9z = in_data[165] ^ celloutsig_1_5z[2];
  assign celloutsig_1_15z = celloutsig_1_8z ^ celloutsig_1_4z[12];
  assign celloutsig_1_18z = celloutsig_1_2z[2] ^ celloutsig_1_9z;
  assign celloutsig_0_23z = celloutsig_0_8z[9] ^ celloutsig_0_5z[8];
  assign celloutsig_1_0z = in_data[147] ^ in_data[172];
  assign celloutsig_0_3z = { celloutsig_0_0z[2:0], celloutsig_0_1z } ~^ celloutsig_0_0z[9:3];
  assign celloutsig_0_4z = in_data[56:51] ~^ celloutsig_0_0z[6:1];
  assign celloutsig_1_19z = { celloutsig_1_1z[15:12], celloutsig_1_16z, celloutsig_1_18z } ~^ { celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_5z = { in_data[43:38], celloutsig_0_3z } ~^ { celloutsig_0_0z[8:0], celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_4z[4:2] ~^ in_data[57:55];
  assign celloutsig_0_8z = { celloutsig_0_2z[4:1], celloutsig_0_6z, celloutsig_0_1z } ~^ { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:3], celloutsig_0_0z } ~^ { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[12:9] ~^ in_data[46:43];
  assign celloutsig_0_2z = { in_data[72], celloutsig_0_1z } ~^ in_data[70:66];
  assign celloutsig_1_1z = { in_data[113:98], celloutsig_1_0z } ~^ in_data[187:171];
  assign celloutsig_1_2z = { celloutsig_1_1z[7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ celloutsig_1_1z[4:1];
  assign celloutsig_1_4z = { in_data[112:110], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } ~^ celloutsig_1_1z[15:2];
  assign celloutsig_1_5z = celloutsig_1_1z[11:8] ~^ celloutsig_1_1z[5:2];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[46:37];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
