#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Jan 30 15:22:47 2021
# Process ID: 4328
# Current directory: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk
# Command line: vivado -mode batch -source make_project.tcl
# Log file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/vivado.log
# Journal file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/vivado.jou
#-----------------------------------------------------------
source make_project.tcl
# create_project finn_vivado_stitch_proj /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk -part xc7z020clg400-1
# set_property ip_repo_paths [list /workspace/finn/finn-rtllib/memstream /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/project_ConvolutionInputGenerator_0/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4/project_ConvolutionInputGenerator_1/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_3w_u_csh/project_Thresholding_Batch_0/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_1_xxupdqvo/project_StreamingFIFO_1/sol1/impl/verilog /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_gj26dggu/project_StreamingFCLayer_Batch_1/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_42h6ewbw/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_0_a2ilano3/project_StreamingFCLayer_Batch_0/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_kunq_yls/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_2_tmrtawrz/project_ConvolutionInputGenerator_2/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_irg6uz0r/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_9_3879jcvi/project_StreamingFIFO_9/sol1/impl/verilog /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_3_u6fssgdv/project_StreamingFCLayer_Batch_3/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_1_wv2afg1v/project_Thresholding_Batch_1/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_4yckv8t4/project_StreamingFCLayer_Batch_2/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_6cbn2u18/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_tr0316ej/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_2kaxius9/project_StreamingFCLayer_Batch_4/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_13_qxjimvdt/project_StreamingFIFO_13/sol1/impl/verilog /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_wvb4fpq3/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_3_3t3vakg2/project_ConvolutionInputGenerator_3/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_6_e2ail04f/project_StreamingFCLayer_Batch_6/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_15_d0lak1a2/project_StreamingFIFO_15/sol1/impl/verilog /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_xnupc1vp/project_LabelSelect_Batch_0/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_g5ap2jtp/project_StreamingFCLayer_Batch_5/sol1/impl/ip /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_0eb7bn2y/project_Thresholding_Batch_2/sol1/impl/ip] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_3w_u_csh/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_1_xxupdqvo/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_gj26dggu/project_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_42h6ewbw/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_0_a2ilano3/project_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_kunq_yls/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_2_tmrtawrz/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_irg6uz0r/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_9_3879jcvi/project_StreamingFIFO_9/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_3_u6fssgdv/project_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_1_wv2afg1v/project_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_4yckv8t4/project_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_6cbn2u18/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_tr0316ej/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_2kaxius9/project_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_13_qxjimvdt/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_wvb4fpq3/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_3_3t3vakg2/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_6_e2ail04f/project_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_15_d0lak1a2/project_StreamingFIFO_15/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_xnupc1vp/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_g5ap2jtp/project_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_0eb7bn2y/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# create_bd_design "finn_design"
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_0:1.0 ConvolutionInputGenerator_0
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_1:1.0 ConvolutionInputGenerator_1
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_0:1.0 Thresholding_Batch_0
# create_bd_cell -type hier StreamingFIFO_1
# create_bd_pin -dir I -type clk /StreamingFIFO_1/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_1/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_1/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_1/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_1/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells /StreamingFIFO_1/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_1/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_1/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_1/out_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_1/in0_V_V]
# connect_bd_net [get_bd_pins StreamingFIFO_1/ap_rst_n] [get_bd_pins StreamingFIFO_1/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_1/ap_clk] [get_bd_pins StreamingFIFO_1/fifo/s_axis_aclk]
# create_bd_cell -type hier StreamingFCLayer_Batch_1
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_1/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_1/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_1/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_1/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_1:1.0 /StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_1_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {36864} CONFIG.MEM_WIDTH {64} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_1_gj26dggu/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {36864} CONFIG.STRM0_WIDTH {64} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 17.0 is provided. The value is converted to long type(17)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 19.0 is provided. The value is converted to long type(19)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_1/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_1/ap_clk] [get_bd_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_1/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_1/ap_clk] [get_bd_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_1/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_1/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_0:1.0 StreamingDataWidthConverter_Batch_0
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingFCLayer_Batch_0
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_0/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_0/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_0/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_0/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_0:1.0 /StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_0_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {18432} CONFIG.MEM_WIDTH {32} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_0_a2ilano3/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {18432} CONFIG.STRM0_WIDTH {32} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 17.0 is provided. The value is converted to long type(17)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_0/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_0/ap_clk] [get_bd_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_0/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_0/ap_clk] [get_bd_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_0/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_0/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0 StreamingDataWidthConverter_Batch_2
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_2:1.0 ConvolutionInputGenerator_2
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0 StreamingDataWidthConverter_Batch_1
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingFIFO_9
# create_bd_pin -dir I -type clk /StreamingFIFO_9/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_9/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_9/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_9/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_9/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_9/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_9/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {3}] [get_bd_cells /StreamingFIFO_9/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_9/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_9/out_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_9/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_9/in0_V_V]
# connect_bd_net [get_bd_pins StreamingFIFO_9/ap_rst_n] [get_bd_pins StreamingFIFO_9/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_9/ap_clk] [get_bd_pins StreamingFIFO_9/fifo/s_axis_aclk]
# create_bd_cell -type hier StreamingFCLayer_Batch_2
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_2/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_2/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_2/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_2/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_3:1.0 /StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_2_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {4096} CONFIG.MEM_WIDTH {128} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_3_u6fssgdv/} CONFIG.RAM_STYLE {block} CONFIG.STRM0_DEPTH {4096} CONFIG.STRM0_WIDTH {128} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_2/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_2/ap_clk] [get_bd_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_2/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_2/ap_clk] [get_bd_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_2/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_2/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_1:1.0 Thresholding_Batch_1
# create_bd_cell -type hier StreamingFCLayer_Batch_3
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_3/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_3/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_3/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_3/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_2:1.0 /StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_3_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {144} CONFIG.MEM_WIDTH {48} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_4yckv8t4/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {144} CONFIG.STRM0_WIDTH {48} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 17.0 is provided. The value is converted to long type(17)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_3/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_3/ap_clk] [get_bd_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_3/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_3/ap_clk] [get_bd_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_3/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_3/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0 StreamingDataWidthConverter_Batch_3
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0 StreamingDataWidthConverter_Batch_4
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingFCLayer_Batch_4
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_4/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_4/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_4/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_4/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_4:1.0 /StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_4_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {8192} CONFIG.MEM_WIDTH {128} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_2kaxius9/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {8192} CONFIG.STRM0_WIDTH {128} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 17.0 is provided. The value is converted to long type(17)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_4/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_4/ap_clk] [get_bd_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_4/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_4/ap_clk] [get_bd_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_4/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_4/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_13:1.0 StreamingFIFO_13
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_5:1.0 StreamingDataWidthConverter_Batch_5
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_5' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_3:1.0 ConvolutionInputGenerator_3
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingFCLayer_Batch_6
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_6/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_6/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_6/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_6/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_6:1.0 /StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_6_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {1792} CONFIG.MEM_WIDTH {8} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_6_e2ail04f/} CONFIG.RAM_STYLE {distributed} CONFIG.STRM0_DEPTH {1792} CONFIG.STRM0_WIDTH {8} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 13.0 is provided. The value is converted to long type(13)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_6/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_6/ap_clk] [get_bd_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_6/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_6/ap_clk] [get_bd_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_6/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_6/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type hier StreamingFIFO_15
# create_bd_pin -dir I -type clk /StreamingFIFO_15/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_15/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_15/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_15/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_15/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_15/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_15/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_cells /StreamingFIFO_15/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_15/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_15/out_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_15/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_15/in0_V_V]
# connect_bd_net [get_bd_pins StreamingFIFO_15/ap_rst_n] [get_bd_pins StreamingFIFO_15/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_15/ap_clk] [get_bd_pins StreamingFIFO_15/fifo/s_axis_aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:LabelSelect_Batch_0:1.0 LabelSelect_Batch_0
# create_bd_cell -type hier StreamingFCLayer_Batch_5
# create_bd_pin -dir I -type clk /StreamingFCLayer_Batch_5/ap_clk
# create_bd_pin -dir I -type rst /StreamingFCLayer_Batch_5/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_5/out_V_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFCLayer_Batch_5/in0_V_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFCLayer_Batch_5:1.0 /StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm
WARNING: [BD 41-1753] The name 'StreamingFCLayer_Batch_5_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {4608} CONFIG.MEM_WIDTH {32} CONFIG.MEM_INIT {/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_g5ap2jtp/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {4608} CONFIG.STRM0_WIDTH {32} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 15.0 is provided. The value is converted to long type(15)
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm/m_axis_0] [get_bd_intf_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5/weights_V_V]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_5/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm/aresetn]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_5/ap_clk] [get_bd_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm/aclk]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_5/ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5/ap_rst_n]
# connect_bd_net [get_bd_pins StreamingFCLayer_Batch_5/ap_clk] [get_bd_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_5/in0_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5/in0_V_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_5/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5/out_V_V]
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_2:1.0 Thresholding_Batch_2
# make_bd_pins_external [get_bd_pins ConvolutionInputGenerator_0/ap_clk]
# set_property name ap_clk [get_bd_ports ap_clk_0]
# make_bd_pins_external [get_bd_pins ConvolutionInputGenerator_0/ap_rst_n]
# set_property name ap_rst_n [get_bd_ports ap_rst_n_0]
# make_bd_intf_pins_external [get_bd_intf_pins ConvolutionInputGenerator_0/in0_V_V]
# set_property name s_axis_0 [get_bd_intf_ports in0_V_V_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_1/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins ConvolutionInputGenerator_1/in0_V_V]
# set_property name s_axis_1 [get_bd_intf_ports in0_V_V_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_0/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins Thresholding_Batch_0/in0_V_V]
# set_property name s_axis_2 [get_bd_intf_ports in0_V_V_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_0/out_V_V] [get_bd_intf_pins StreamingFIFO_1/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_1/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_1/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Thresholding_Batch_0/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_0/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_1/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/out_V_V] [get_bd_intf_pins ConvolutionInputGenerator_2/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_0/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_9/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_9/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_2/out_V_V] [get_bd_intf_pins StreamingFIFO_9/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_2/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/out_V_V] [get_bd_intf_pins Thresholding_Batch_1/in0_V_V]
# make_bd_intf_pins_external [get_bd_intf_pins Thresholding_Batch_1/out_V_V]
# set_property name m_axis_0 [get_bd_intf_ports out_V_V_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_9/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_3/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_2/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_3/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_4/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_13/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_13/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/out_V_V] [get_bd_intf_pins StreamingFIFO_13/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_4/out_V_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_13/out_V_V] [get_bd_intf_pins ConvolutionInputGenerator_3/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_6/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_6/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_15/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_15/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_3/out_V_V] [get_bd_intf_pins StreamingFIFO_15/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins LabelSelect_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins LabelSelect_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_6/out_V_V] [get_bd_intf_pins LabelSelect_Batch_0/in0_V_V]
# make_bd_intf_pins_external [get_bd_intf_pins LabelSelect_Batch_0/out_V_V]
# set_property name m_axis_1 [get_bd_intf_ports out_V_V_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFCLayer_Batch_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFCLayer_Batch_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_15/out_V_V] [get_bd_intf_pins StreamingFCLayer_Batch_5/in0_V_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFCLayer_Batch_5/out_V_V] [get_bd_intf_pins Thresholding_Batch_2/in0_V_V]
# make_bd_intf_pins_external [get_bd_intf_pins Thresholding_Batch_2/out_V_V]
# set_property name m_axis_2 [get_bd_intf_ports out_V_V_0]
# set_property CONFIG.FREQ_HZ 100000000.000000 [get_bd_ports /ap_clk]
# regenerate_bd_layout
# validate_bd_design
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm/aclk have been updated from connected ip, but BD cell '/StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm> to completely resolve these warnings.
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# make_wrapper -files [get_files /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd] -top
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/synth/finn_design.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/sim/finn_design.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
# add_files -norecurse /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
# ipx::package_project -root_dir /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/ip -vendor xilinx_finn -library finn -taxonomy /UserIP -module finn_design -import_files
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/synth/finn_design.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/sim/finn_design.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_1/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_9/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_4/StreamingFCLayer_Batch_4_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_6/StreamingFCLayer_Batch_6_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_15/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LabelSelect_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFCLayer_Batch_5/StreamingFCLayer_Batch_5_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_2 .
Exporting to file /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hw_handoff/finn_design.hwh
Generated Block Design Tcl file /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hw_handoff/finn_design_bd.tcl
Generated Hardware Definition File /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/synth/finn_design.hwdef
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_2'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_2'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_2'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_1'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_2'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_2'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_2'
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.AP_RST_N': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property core_revision 2 [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::create_xgui_files [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::update_checksums [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::save_core [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# set all_v_files [get_files -filter {FILE_TYPE == Verilog && USED_IN_SYNTHESIS == 1} ]
# set fp [open /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_569okpdk/all_verilog_srcs.txt w]
# foreach vf $all_v_files {puts $fp $vf}
# close $fp
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 15:23:10 2021...
