

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Sun May 19 05:01:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.007 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  26.664 ns|  26.664 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|      453|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|      353|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     5|      353|      453|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_18s_18s_30_4_1_U368  |mul_mul_18s_18s_30_4_1  |    i0 * i1|
    |mul_mul_18s_18s_30_4_1_U369  |mul_mul_18s_18s_30_4_1  |    i0 * i1|
    |mul_mul_18s_18s_30_4_1_U370  |mul_mul_18s_18s_30_4_1  |    i0 * i1|
    |mul_mul_18s_18s_30_4_1_U371  |mul_mul_18s_18s_30_4_1  |    i0 * i1|
    |mul_mul_18s_18s_30_4_1_U372  |mul_mul_18s_18s_30_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table_ROM_bkb  |        6|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table_Rcud  |        2|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        8|  0|   0|    0|  2048|   36|     2|        36864|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln813_1_fu_605_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln813_2_fu_611_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln813_fu_617_p2       |         +|   0|  0|  18|          18|          18|
    |exp_sum_V_fu_621_p2       |         +|   0|  0|  18|          18|          18|
    |ret_V_1_fu_286_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_2_fu_329_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_3_fu_372_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_4_fu_415_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_fu_243_p2           |         -|   0|  0|  24|          17|          17|
    |overflow_1_fu_314_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_2_fu_357_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_3_fu_400_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_4_fu_443_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_fu_271_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1651_1_fu_180_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_2_fu_200_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_3_fu_220_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1651_fu_160_p2     |      icmp|   0|  0|  13|          16|          16|
    |p_Result_12_fu_499_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_13_fu_525_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_14_fu_551_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_15_fu_577_p3     |    select|   0|  0|  10|           1|          10|
    |p_Result_s_fu_473_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln346_1_fu_481_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_2_fu_507_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_3_fu_533_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_4_fu_559_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln346_fu_455_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln65_1_fu_192_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_2_fu_212_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_172_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_V_fu_230_p3         |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_1_fu_186_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_2_fu_206_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_3_fu_224_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_fu_166_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln302_1_fu_320_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_2_fu_363_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_3_fu_406_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_4_fu_449_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_fu_277_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln895_1_fu_308_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_2_fu_351_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_3_fu_394_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_4_fu_437_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_fu_265_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 453|         255|         410|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln813_2_reg_880          |  18|   0|   18|          0|
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |p_Result_12_reg_808          |  10|   0|   10|          0|
    |p_Result_13_reg_813          |  10|   0|   10|          0|
    |p_Result_14_reg_818          |  10|   0|   10|          0|
    |p_Result_15_reg_823          |  10|   0|   10|          0|
    |p_Result_s_reg_803           |  10|   0|   10|          0|
    |p_read33_reg_792             |  16|   0|   16|          0|
    |p_read_1_reg_770             |  16|   0|   16|          0|
    |p_read_2_reg_777             |  16|   0|   16|          0|
    |p_read_3_reg_782             |  16|   0|   16|          0|
    |p_read_4_reg_787             |  16|   0|   16|          0|
    |r_V_1_reg_859                |  18|   0|   18|          0|
    |r_V_1_reg_859_pp0_iter4_reg  |  18|   0|   18|          0|
    |r_V_2_reg_865                |  18|   0|   18|          0|
    |r_V_2_reg_865_pp0_iter4_reg  |  18|   0|   18|          0|
    |r_V_3_reg_870                |  18|   0|   18|          0|
    |r_V_3_reg_870_pp0_iter4_reg  |  18|   0|   18|          0|
    |r_V_4_reg_875                |  18|   0|   18|          0|
    |r_V_4_reg_875_pp0_iter4_reg  |  18|   0|   18|          0|
    |r_V_reg_853                  |  18|   0|   18|          0|
    |r_V_reg_853_pp0_iter4_reg    |  18|   0|   18|          0|
    |select_ln65_2_reg_797        |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 353|   0|  353|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13>|  return value|
|p_read       |   in|   16|     ap_none|                                                          p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                         p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                         p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                         p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                         p_read4|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 14 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln1651 = icmp_slt  i16 %p_read33, i16 %p_read_4"   --->   Operation 15 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 16 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i16 %p_read33, i16 %p_read_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 17 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln1651_1 = icmp_slt  i16 %p_read_3, i16 %p_read_2"   --->   Operation 18 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 19 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i16 %p_read_3, i16 %p_read_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 20 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 21 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 22 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln1651_3 = icmp_slt  i16 %select_ln65_2, i16 %p_read_1"   --->   Operation 24 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 25 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1651_3, i16 %select_ln65_2, i16 %p_read_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 26 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i16 %p_read33"   --->   Operation 27 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1348_1 = sext i16 %x_max_V"   --->   Operation 28 'sext' 'sext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1"   --->   Operation 29 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 30 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 31 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln895 = xor i1 %p_Result_16, i1 1"   --->   Operation 32 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%overflow = and i1 %p_Result_17, i1 %xor_ln895"   --->   Operation 33 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln302 = xor i1 %p_Result_16, i1 %p_Result_17"   --->   Operation 34 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1348_2 = sext i16 %p_read_4"   --->   Operation 35 'sext' 'sext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1"   --->   Operation 36 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 37 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 38 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln895_1 = xor i1 %p_Result_18, i1 1"   --->   Operation 39 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%overflow_1 = and i1 %p_Result_19, i1 %xor_ln895_1"   --->   Operation 40 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln302_1 = xor i1 %p_Result_18, i1 %p_Result_19"   --->   Operation 41 'xor' 'xor_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1348_3 = sext i16 %p_read_3"   --->   Operation 42 'sext' 'sext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1"   --->   Operation 43 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 44 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 45 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln895_2 = xor i1 %p_Result_20, i1 1"   --->   Operation 46 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%overflow_2 = and i1 %p_Result_21, i1 %xor_ln895_2"   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln302_2 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 48 'xor' 'xor_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1348_4 = sext i16 %p_read_2"   --->   Operation 49 'sext' 'sext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 51 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 52 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln895_3 = xor i1 %p_Result_22, i1 1"   --->   Operation 53 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%overflow_3 = and i1 %p_Result_23, i1 %xor_ln895_3"   --->   Operation 54 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln302_3 = xor i1 %p_Result_22, i1 %p_Result_23"   --->   Operation 55 'xor' 'xor_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1348_5 = sext i16 %p_read_1"   --->   Operation 56 'sext' 'sext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1"   --->   Operation 57 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 58 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 59 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln895_4 = xor i1 %p_Result_24, i1 1"   --->   Operation 60 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%overflow_4 = and i1 %p_Result_25, i1 %xor_ln895_4"   --->   Operation 61 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln302_4 = xor i1 %p_Result_24, i1 %p_Result_25"   --->   Operation 62 'xor' 'xor_ln302_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln346 = select i1 %overflow, i10 511, i10 512"   --->   Operation 63 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 64 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp"   --->   Operation 65 'select' 'p_Result_s' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%select_ln346_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 66 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_12 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_1"   --->   Operation 68 'select' 'p_Result_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%select_ln346_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 69 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 70 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_13 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_2"   --->   Operation 71 'select' 'p_Result_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%select_ln346_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 72 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 73 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_14 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_3"   --->   Operation 74 'select' 'p_Result_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%select_ln346_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 75 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 76 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_15 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_4"   --->   Operation 77 'select' 'p_Result_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %p_Result_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 78 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 79 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 80 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %p_Result_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 81 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 82 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 83 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %p_Result_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 84 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %p_Result_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %p_Result_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 93 [1/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 94 [1/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 95 [1/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 96 [1/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i18 %r_V_3, i18 %r_V_4"   --->   Operation 98 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i18 %add_ln813_1, i18 %r_V_2"   --->   Operation 99 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i18 %r_V_1, i18 %r_V"   --->   Operation 100 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln813_2, i18 %add_ln813"   --->   Operation 101 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 102 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %p_Result_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 103 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 104 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 105 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.73>
ST_6 : Operation 106 [1/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 106 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %inv_exp_sum_V"   --->   Operation 107 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i18 %r_V"   --->   Operation 108 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 109 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i18 %r_V_1"   --->   Operation 110 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 111 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i18 %r_V_2"   --->   Operation 112 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 113 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i18 %r_V_3"   --->   Operation 114 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 115 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %r_V_4"   --->   Operation 116 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 117 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 118 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 118 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 119 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 120 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 121 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 121 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 122 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 123 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 123 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 124 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 124 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 125 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 125 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 126 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 127 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 127 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 128 'specpipeline' 'specpipeline_ln217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 129 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270, i32 14, i32 29"   --->   Operation 130 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 131 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_1, i32 14, i32 29"   --->   Operation 132 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 133 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_2, i32 14, i32 29"   --->   Operation 134 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 135 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_3, i32 14, i32 29"   --->   Operation 136 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 137 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_4, i32 14, i32 29"   --->   Operation 138 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 139 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln818_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 140 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln818_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 141 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln818_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 142 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln818_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 143 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i80 %mrv_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 144 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read         ) [ 0110000000]
p_read_2           (read         ) [ 0110000000]
p_read_3           (read         ) [ 0110000000]
p_read_4           (read         ) [ 0110000000]
p_read33           (read         ) [ 0110000000]
icmp_ln1651        (icmp         ) [ 0000000000]
xor_ln1651         (xor          ) [ 0000000000]
select_ln65        (select       ) [ 0000000000]
icmp_ln1651_1      (icmp         ) [ 0000000000]
xor_ln1651_1       (xor          ) [ 0000000000]
select_ln65_1      (select       ) [ 0000000000]
icmp_ln1651_2      (icmp         ) [ 0000000000]
xor_ln1651_2       (xor          ) [ 0000000000]
select_ln65_2      (select       ) [ 0110000000]
icmp_ln1651_3      (icmp         ) [ 0000000000]
xor_ln1651_3       (xor          ) [ 0000000000]
x_max_V            (select       ) [ 0000000000]
sext_ln1348        (sext         ) [ 0000000000]
sext_ln1348_1      (sext         ) [ 0000000000]
ret_V              (sub          ) [ 0000000000]
p_Result_16        (bitselect    ) [ 0000000000]
p_Result_17        (bitselect    ) [ 0000000000]
xor_ln895          (xor          ) [ 0000000000]
overflow           (and          ) [ 0000000000]
xor_ln302          (xor          ) [ 0000000000]
sext_ln1348_2      (sext         ) [ 0000000000]
ret_V_1            (sub          ) [ 0000000000]
p_Result_18        (bitselect    ) [ 0000000000]
p_Result_19        (bitselect    ) [ 0000000000]
xor_ln895_1        (xor          ) [ 0000000000]
overflow_1         (and          ) [ 0000000000]
xor_ln302_1        (xor          ) [ 0000000000]
sext_ln1348_3      (sext         ) [ 0000000000]
ret_V_2            (sub          ) [ 0000000000]
p_Result_20        (bitselect    ) [ 0000000000]
p_Result_21        (bitselect    ) [ 0000000000]
xor_ln895_2        (xor          ) [ 0000000000]
overflow_2         (and          ) [ 0000000000]
xor_ln302_2        (xor          ) [ 0000000000]
sext_ln1348_4      (sext         ) [ 0000000000]
ret_V_3            (sub          ) [ 0000000000]
p_Result_22        (bitselect    ) [ 0000000000]
p_Result_23        (bitselect    ) [ 0000000000]
xor_ln895_3        (xor          ) [ 0000000000]
overflow_3         (and          ) [ 0000000000]
xor_ln302_3        (xor          ) [ 0000000000]
sext_ln1348_5      (sext         ) [ 0000000000]
ret_V_4            (sub          ) [ 0000000000]
p_Result_24        (bitselect    ) [ 0000000000]
p_Result_25        (bitselect    ) [ 0000000000]
xor_ln895_4        (xor          ) [ 0000000000]
overflow_4         (and          ) [ 0000000000]
xor_ln302_4        (xor          ) [ 0000000000]
select_ln346       (select       ) [ 0000000000]
tmp                (partselect   ) [ 0000000000]
p_Result_s         (select       ) [ 0101000000]
select_ln346_1     (select       ) [ 0000000000]
tmp_1              (partselect   ) [ 0000000000]
p_Result_12        (select       ) [ 0101000000]
select_ln346_2     (select       ) [ 0000000000]
tmp_2              (partselect   ) [ 0000000000]
p_Result_13        (select       ) [ 0101000000]
select_ln346_3     (select       ) [ 0000000000]
tmp_3              (partselect   ) [ 0000000000]
p_Result_14        (select       ) [ 0101000000]
select_ln346_4     (select       ) [ 0000000000]
tmp_4              (partselect   ) [ 0000000000]
p_Result_15        (select       ) [ 0101000000]
zext_ln255         (zext         ) [ 0000000000]
exp_table_addr     (getelementptr) [ 0100100000]
zext_ln255_1       (zext         ) [ 0000000000]
exp_table_addr_1   (getelementptr) [ 0100100000]
zext_ln255_2       (zext         ) [ 0000000000]
exp_table_addr_2   (getelementptr) [ 0100100000]
zext_ln255_3       (zext         ) [ 0000000000]
exp_table_addr_3   (getelementptr) [ 0100100000]
zext_ln255_4       (zext         ) [ 0000000000]
exp_table_addr_4   (getelementptr) [ 0100100000]
r_V                (load         ) [ 0100011000]
r_V_1              (load         ) [ 0100011000]
r_V_2              (load         ) [ 0100011000]
r_V_3              (load         ) [ 0100011000]
r_V_4              (load         ) [ 0100011000]
add_ln813_1        (add          ) [ 0000000000]
add_ln813_2        (add          ) [ 0100010000]
add_ln813          (add          ) [ 0000000000]
exp_sum_V          (add          ) [ 0000000000]
p_Result_5         (partselect   ) [ 0000000000]
zext_ln265         (zext         ) [ 0000000000]
invert_table_addr  (getelementptr) [ 0100001000]
inv_exp_sum_V      (load         ) [ 0000000000]
sext_ln1273        (sext         ) [ 0100000111]
sext_ln1273_1      (sext         ) [ 0100000111]
sext_ln1273_2      (sext         ) [ 0100000111]
sext_ln1273_3      (sext         ) [ 0100000111]
sext_ln1273_4      (sext         ) [ 0100000111]
sext_ln1273_5      (sext         ) [ 0100000111]
specpipeline_ln217 (specpipeline ) [ 0000000000]
mul_ln1270         (mul          ) [ 0000000000]
trunc_ln           (partselect   ) [ 0000000000]
mul_ln1270_1       (mul          ) [ 0000000000]
trunc_ln818_1      (partselect   ) [ 0000000000]
mul_ln1270_2       (mul          ) [ 0000000000]
trunc_ln818_2      (partselect   ) [ 0000000000]
mul_ln1270_3       (mul          ) [ 0000000000]
trunc_ln818_3      (partselect   ) [ 0000000000]
mul_ln1270_4       (mul          ) [ 0000000000]
trunc_ln818_4      (partselect   ) [ 0000000000]
mrv                (insertvalue  ) [ 0000000000]
mrv_1              (insertvalue  ) [ 0000000000]
mrv_2              (insertvalue  ) [ 0000000000]
mrv_3              (insertvalue  ) [ 0000000000]
mrv_4              (insertvalue  ) [ 0000000000]
ret_ln270          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_3_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_4_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read33_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exp_table_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="18" slack="0"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="8" bw="10" slack="0"/>
<pin id="103" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="104" dir="0" index="10" bw="0" slack="0"/>
<pin id="106" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="108" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="112" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="18" slack="0"/>
<pin id="101" dir="1" index="7" bw="18" slack="0"/>
<pin id="105" dir="1" index="11" bw="18" slack="0"/>
<pin id="109" dir="1" index="15" bw="18" slack="1"/>
<pin id="113" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/3 r_V_1/3 r_V_2/3 r_V_3/3 r_V_4/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="exp_table_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="18" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exp_table_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exp_table_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="18" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exp_table_addr_4_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_4/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="invert_table_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1651_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln1651_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln65_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln1651_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln1651_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln65_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln1651_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln1651_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln65_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1651_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln1651_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_max_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="0" index="2" bw="16" slack="1"/>
<pin id="234" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln1348_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln1348_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ret_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_16_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="17" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_17_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="17" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln895_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="overflow_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln302_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln1348_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ret_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_18_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="17" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_19_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln895_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="overflow_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln302_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln1348_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="ret_V_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_20_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="17" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_21_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="17" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln895_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="overflow_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln302_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln1348_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_4/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="ret_V_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Result_22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="17" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_23_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="17" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln895_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="overflow_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln302_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_3/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1348_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_5/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ret_V_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_24_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="17" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_25_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="17" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln895_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_4/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="overflow_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln302_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_4/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln346_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="0" index="2" bw="10" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="17" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="10" slack="0"/>
<pin id="476" dir="0" index="2" bw="10" slack="0"/>
<pin id="477" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln346_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="0" index="2" bw="10" slack="0"/>
<pin id="485" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="17" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln346_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="10" slack="0"/>
<pin id="510" dir="0" index="2" bw="10" slack="0"/>
<pin id="511" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="17" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_13_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="10" slack="0"/>
<pin id="528" dir="0" index="2" bw="10" slack="0"/>
<pin id="529" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln346_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="0" index="2" bw="10" slack="0"/>
<pin id="537" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_3/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="17" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_14_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln346_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_4/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="17" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_Result_15_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="0" index="2" bw="10" slack="0"/>
<pin id="581" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln255_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln255_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln255_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln255_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln255_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln813_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="18" slack="0"/>
<pin id="607" dir="0" index="1" bw="18" slack="0"/>
<pin id="608" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln813_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="18" slack="0"/>
<pin id="613" dir="0" index="1" bw="18" slack="0"/>
<pin id="614" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln813_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="18" slack="1"/>
<pin id="619" dir="0" index="1" bw="18" slack="1"/>
<pin id="620" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exp_sum_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="18" slack="1"/>
<pin id="623" dir="0" index="1" bw="18" slack="0"/>
<pin id="624" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="0" index="1" bw="18" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln265_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1273_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="0"/>
<pin id="643" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln1273_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="2"/>
<pin id="647" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln1273_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="18" slack="2"/>
<pin id="650" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln1273_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="18" slack="2"/>
<pin id="653" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln1273_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="18" slack="2"/>
<pin id="656" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln1273_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="2"/>
<pin id="659" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="30" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="6" slack="0"/>
<pin id="665" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln818_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="30" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln818_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="0"/>
<pin id="680" dir="0" index="1" bw="30" slack="0"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln818_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="30" slack="0"/>
<pin id="690" dir="0" index="2" bw="5" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln818_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="0" index="1" bw="30" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="0" index="3" bw="6" slack="0"/>
<pin id="701" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_4/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mrv_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="80" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="80" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="mrv_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="80" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="mrv_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="80" slack="0"/>
<pin id="725" dir="0" index="1" bw="16" slack="0"/>
<pin id="726" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="mrv_4_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="80" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/9 "/>
</bind>
</comp>

<comp id="735" class="1007" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="18" slack="0"/>
<pin id="737" dir="0" index="1" bw="18" slack="0"/>
<pin id="738" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/6 "/>
</bind>
</comp>

<comp id="742" class="1007" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="18" slack="0"/>
<pin id="744" dir="0" index="1" bw="18" slack="0"/>
<pin id="745" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_1/6 "/>
</bind>
</comp>

<comp id="749" class="1007" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="18" slack="0"/>
<pin id="751" dir="0" index="1" bw="18" slack="0"/>
<pin id="752" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_2/6 "/>
</bind>
</comp>

<comp id="756" class="1007" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="0"/>
<pin id="758" dir="0" index="1" bw="18" slack="0"/>
<pin id="759" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_3/6 "/>
</bind>
</comp>

<comp id="763" class="1007" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="18" slack="0"/>
<pin id="765" dir="0" index="1" bw="18" slack="0"/>
<pin id="766" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_4/6 "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_read_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="1"/>
<pin id="772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_read_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="p_read_3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="p_read_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_read33_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read33 "/>
</bind>
</comp>

<comp id="797" class="1005" name="select_ln65_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="1"/>
<pin id="799" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_Result_s_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="1"/>
<pin id="805" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_Result_12_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="1"/>
<pin id="810" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_Result_13_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="1"/>
<pin id="815" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="818" class="1005" name="p_Result_14_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="1"/>
<pin id="820" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="823" class="1005" name="p_Result_15_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="1"/>
<pin id="825" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="828" class="1005" name="exp_table_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="1"/>
<pin id="830" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="exp_table_addr_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="1"/>
<pin id="835" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="exp_table_addr_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="1"/>
<pin id="840" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="exp_table_addr_3_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="1"/>
<pin id="845" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="exp_table_addr_4_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="1"/>
<pin id="850" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_4 "/>
</bind>
</comp>

<comp id="853" class="1005" name="r_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="18" slack="1"/>
<pin id="855" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="859" class="1005" name="r_V_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="18" slack="1"/>
<pin id="861" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="r_V_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="18" slack="2"/>
<pin id="867" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="870" class="1005" name="r_V_3_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="18" slack="2"/>
<pin id="872" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="r_V_4_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="18" slack="2"/>
<pin id="877" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln813_2_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="18" slack="1"/>
<pin id="882" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="invert_table_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="1"/>
<pin id="887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="sext_ln1273_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="30" slack="1"/>
<pin id="892" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sext_ln1273_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="30" slack="1"/>
<pin id="901" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="sext_ln1273_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="30" slack="1"/>
<pin id="906" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sext_ln1273_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="30" slack="1"/>
<pin id="911" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="sext_ln1273_4_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="30" slack="1"/>
<pin id="916" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="sext_ln1273_5_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="30" slack="1"/>
<pin id="921" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="114"><net_src comp="86" pin="3"/><net_sink comp="93" pin=10"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="93" pin=8"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="93" pin=5"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="74" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="80" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="74" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="68" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="62" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="68" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="172" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="172" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="192" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="243" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="249" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="257" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="249" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="257" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="239" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="286" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="292" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="300" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="292" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="300" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="239" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="20" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="335" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="16" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="343" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="335" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="343" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="239" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="372" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="378" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="386" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="378" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="386" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="239" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="18" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="20" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="415" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="421" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="429" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="421" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="429" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="271" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="24" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="243" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="277" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="455" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="463" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="314" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="28" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="286" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="30" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="22" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="320" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="481" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="489" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="357" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="24" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="329" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="30" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="363" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="515" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="400" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="24" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="26" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="372" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="30" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="22" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="556"><net_src comp="406" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="533" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="541" pin="4"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="443" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="24" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="26" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="415" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="22" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="582"><net_src comp="449" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="559" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="567" pin="4"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="609"><net_src comp="93" pin="7"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="93" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="93" pin="11"/><net_sink comp="611" pin=1"/></net>

<net id="625"><net_src comp="617" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="34" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="36" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="38" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="644"><net_src comp="154" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="666"><net_src comp="48" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="52" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="48" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="50" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="677"><net_src comp="52" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="684"><net_src comp="48" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="686"><net_src comp="52" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="48" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="50" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="695"><net_src comp="52" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="702"><net_src comp="48" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="660" pin="4"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="669" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="678" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="687" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="696" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="641" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="645" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="735" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="746"><net_src comp="641" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="648" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="753"><net_src comp="641" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="651" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="755"><net_src comp="749" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="760"><net_src comp="641" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="654" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="756" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="767"><net_src comp="641" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="657" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="769"><net_src comp="763" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="773"><net_src comp="56" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="780"><net_src comp="62" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="785"><net_src comp="68" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="790"><net_src comp="74" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="795"><net_src comp="80" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="800"><net_src comp="212" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="806"><net_src comp="473" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="811"><net_src comp="499" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="816"><net_src comp="525" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="821"><net_src comp="551" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="826"><net_src comp="577" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="831"><net_src comp="86" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="93" pin=10"/></net>

<net id="836"><net_src comp="115" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="93" pin=8"/></net>

<net id="841"><net_src comp="123" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="846"><net_src comp="131" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="851"><net_src comp="139" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="856"><net_src comp="93" pin="19"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="862"><net_src comp="93" pin="15"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="868"><net_src comp="93" pin="11"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="873"><net_src comp="93" pin="7"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="878"><net_src comp="93" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="883"><net_src comp="611" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="888"><net_src comp="147" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="893"><net_src comp="641" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="902"><net_src comp="645" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="907"><net_src comp="648" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="912"><net_src comp="651" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="917"><net_src comp="654" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="922"><net_src comp="657" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="763" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read2 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read3 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : p_read4 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table | {3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table | {5 6 }
  - Chain level:
	State 1
		xor_ln1651 : 1
		select_ln65 : 1
		xor_ln1651_1 : 1
		select_ln65_1 : 1
		icmp_ln1651_2 : 2
		xor_ln1651_2 : 3
		select_ln65_2 : 3
	State 2
		xor_ln1651_3 : 1
		x_max_V : 1
		sext_ln1348_1 : 2
		ret_V : 3
		p_Result_16 : 4
		p_Result_17 : 4
		xor_ln895 : 5
		overflow : 5
		xor_ln302 : 5
		ret_V_1 : 3
		p_Result_18 : 4
		p_Result_19 : 4
		xor_ln895_1 : 5
		overflow_1 : 5
		xor_ln302_1 : 5
		ret_V_2 : 3
		p_Result_20 : 4
		p_Result_21 : 4
		xor_ln895_2 : 5
		overflow_2 : 5
		xor_ln302_2 : 5
		ret_V_3 : 3
		p_Result_22 : 4
		p_Result_23 : 4
		xor_ln895_3 : 5
		overflow_3 : 5
		xor_ln302_3 : 5
		ret_V_4 : 3
		p_Result_24 : 4
		p_Result_25 : 4
		xor_ln895_4 : 5
		overflow_4 : 5
		xor_ln302_4 : 5
		select_ln346 : 5
		tmp : 4
		p_Result_s : 6
		select_ln346_1 : 5
		tmp_1 : 4
		p_Result_12 : 6
		select_ln346_2 : 5
		tmp_2 : 4
		p_Result_13 : 6
		select_ln346_3 : 5
		tmp_3 : 4
		p_Result_14 : 6
		select_ln346_4 : 5
		tmp_4 : 4
		p_Result_15 : 6
	State 3
		exp_table_addr : 1
		r_V : 2
		exp_table_addr_1 : 1
		r_V_1 : 2
		exp_table_addr_2 : 1
		r_V_2 : 2
		exp_table_addr_3 : 1
		r_V_3 : 2
		exp_table_addr_4 : 1
		r_V_4 : 2
	State 4
		add_ln813_1 : 1
		add_ln813_2 : 2
	State 5
		exp_sum_V : 1
		p_Result_5 : 2
		zext_ln265 : 3
		invert_table_addr : 4
		inv_exp_sum_V : 5
	State 6
		sext_ln1273 : 1
		mul_ln1270 : 2
		mul_ln1270_1 : 2
		mul_ln1270_2 : 2
		mul_ln1270_3 : 2
		mul_ln1270_4 : 2
	State 7
	State 8
	State 9
		trunc_ln : 1
		trunc_ln818_1 : 1
		trunc_ln818_2 : 1
		trunc_ln818_3 : 1
		trunc_ln818_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		ret_ln270 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln65_fu_172  |    0    |    0    |    16   |
|          |  select_ln65_1_fu_192 |    0    |    0    |    16   |
|          |  select_ln65_2_fu_212 |    0    |    0    |    16   |
|          |     x_max_V_fu_230    |    0    |    0    |    16   |
|          |  select_ln346_fu_455  |    0    |    0    |    10   |
|          |   p_Result_s_fu_473   |    0    |    0    |    10   |
|  select  | select_ln346_1_fu_481 |    0    |    0    |    10   |
|          |   p_Result_12_fu_499  |    0    |    0    |    10   |
|          | select_ln346_2_fu_507 |    0    |    0    |    10   |
|          |   p_Result_13_fu_525  |    0    |    0    |    10   |
|          | select_ln346_3_fu_533 |    0    |    0    |    10   |
|          |   p_Result_14_fu_551  |    0    |    0    |    10   |
|          | select_ln346_4_fu_559 |    0    |    0    |    10   |
|          |   p_Result_15_fu_577  |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |      ret_V_fu_243     |    0    |    0    |    23   |
|          |     ret_V_1_fu_286    |    0    |    0    |    23   |
|    sub   |     ret_V_2_fu_329    |    0    |    0    |    23   |
|          |     ret_V_3_fu_372    |    0    |    0    |    23   |
|          |     ret_V_4_fu_415    |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln813_1_fu_605  |    0    |    0    |    18   |
|    add   |   add_ln813_2_fu_611  |    0    |    0    |    18   |
|          |    add_ln813_fu_617   |    0    |    0    |    18   |
|          |    exp_sum_V_fu_621   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln1651_fu_160  |    0    |    0    |    13   |
|   icmp   |  icmp_ln1651_1_fu_180 |    0    |    0    |    13   |
|          |  icmp_ln1651_2_fu_200 |    0    |    0    |    13   |
|          |  icmp_ln1651_3_fu_220 |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |   xor_ln1651_fu_166   |    0    |    0    |    2    |
|          |  xor_ln1651_1_fu_186  |    0    |    0    |    2    |
|          |  xor_ln1651_2_fu_206  |    0    |    0    |    2    |
|          |  xor_ln1651_3_fu_224  |    0    |    0    |    2    |
|          |    xor_ln895_fu_265   |    0    |    0    |    2    |
|          |    xor_ln302_fu_277   |    0    |    0    |    2    |
|    xor   |   xor_ln895_1_fu_308  |    0    |    0    |    2    |
|          |   xor_ln302_1_fu_320  |    0    |    0    |    2    |
|          |   xor_ln895_2_fu_351  |    0    |    0    |    2    |
|          |   xor_ln302_2_fu_363  |    0    |    0    |    2    |
|          |   xor_ln895_3_fu_394  |    0    |    0    |    2    |
|          |   xor_ln302_3_fu_406  |    0    |    0    |    2    |
|          |   xor_ln895_4_fu_437  |    0    |    0    |    2    |
|          |   xor_ln302_4_fu_449  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    overflow_fu_271    |    0    |    0    |    2    |
|          |   overflow_1_fu_314   |    0    |    0    |    2    |
|    and   |   overflow_2_fu_357   |    0    |    0    |    2    |
|          |   overflow_3_fu_400   |    0    |    0    |    2    |
|          |   overflow_4_fu_443   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_735      |    1    |    0    |    0    |
|          |       grp_fu_742      |    1    |    0    |    0    |
|    mul   |       grp_fu_749      |    1    |    0    |    0    |
|          |       grp_fu_756      |    1    |    0    |    0    |
|          |       grp_fu_763      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_56  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_62  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_68  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_74  |    0    |    0    |    0    |
|          |  p_read33_read_fu_80  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1348_fu_236  |    0    |    0    |    0    |
|          |  sext_ln1348_1_fu_239 |    0    |    0    |    0    |
|          |  sext_ln1348_2_fu_283 |    0    |    0    |    0    |
|          |  sext_ln1348_3_fu_326 |    0    |    0    |    0    |
|          |  sext_ln1348_4_fu_369 |    0    |    0    |    0    |
|   sext   |  sext_ln1348_5_fu_412 |    0    |    0    |    0    |
|          |   sext_ln1273_fu_641  |    0    |    0    |    0    |
|          |  sext_ln1273_1_fu_645 |    0    |    0    |    0    |
|          |  sext_ln1273_2_fu_648 |    0    |    0    |    0    |
|          |  sext_ln1273_3_fu_651 |    0    |    0    |    0    |
|          |  sext_ln1273_4_fu_654 |    0    |    0    |    0    |
|          |  sext_ln1273_5_fu_657 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_16_fu_249  |    0    |    0    |    0    |
|          |   p_Result_17_fu_257  |    0    |    0    |    0    |
|          |   p_Result_18_fu_292  |    0    |    0    |    0    |
|          |   p_Result_19_fu_300  |    0    |    0    |    0    |
| bitselect|   p_Result_20_fu_335  |    0    |    0    |    0    |
|          |   p_Result_21_fu_343  |    0    |    0    |    0    |
|          |   p_Result_22_fu_378  |    0    |    0    |    0    |
|          |   p_Result_23_fu_386  |    0    |    0    |    0    |
|          |   p_Result_24_fu_421  |    0    |    0    |    0    |
|          |   p_Result_25_fu_429  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_463      |    0    |    0    |    0    |
|          |      tmp_1_fu_489     |    0    |    0    |    0    |
|          |      tmp_2_fu_515     |    0    |    0    |    0    |
|          |      tmp_3_fu_541     |    0    |    0    |    0    |
|          |      tmp_4_fu_567     |    0    |    0    |    0    |
|partselect|   p_Result_5_fu_626   |    0    |    0    |    0    |
|          |    trunc_ln_fu_660    |    0    |    0    |    0    |
|          |  trunc_ln818_1_fu_669 |    0    |    0    |    0    |
|          |  trunc_ln818_2_fu_678 |    0    |    0    |    0    |
|          |  trunc_ln818_3_fu_687 |    0    |    0    |    0    |
|          |  trunc_ln818_4_fu_696 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln255_fu_585   |    0    |    0    |    0    |
|          |  zext_ln255_1_fu_589  |    0    |    0    |    0    |
|   zext   |  zext_ln255_2_fu_593  |    0    |    0    |    0    |
|          |  zext_ln255_3_fu_597  |    0    |    0    |    0    |
|          |  zext_ln255_4_fu_601  |    0    |    0    |    0    |
|          |   zext_ln265_fu_636   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_705      |    0    |    0    |    0    |
|          |      mrv_1_fu_711     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_717     |    0    |    0    |    0    |
|          |      mrv_3_fu_723     |    0    |    0    |    0    |
|          |      mrv_4_fu_729     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |    0    |   441   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln813_2_reg_880   |   18   |
| exp_table_addr_1_reg_833|   10   |
| exp_table_addr_2_reg_838|   10   |
| exp_table_addr_3_reg_843|   10   |
| exp_table_addr_4_reg_848|   10   |
|  exp_table_addr_reg_828 |   10   |
|invert_table_addr_reg_885|   10   |
|   p_Result_12_reg_808   |   10   |
|   p_Result_13_reg_813   |   10   |
|   p_Result_14_reg_818   |   10   |
|   p_Result_15_reg_823   |   10   |
|    p_Result_s_reg_803   |   10   |
|     p_read33_reg_792    |   16   |
|     p_read_1_reg_770    |   16   |
|     p_read_2_reg_777    |   16   |
|     p_read_3_reg_782    |   16   |
|     p_read_4_reg_787    |   16   |
|      r_V_1_reg_859      |   18   |
|      r_V_2_reg_865      |   18   |
|      r_V_3_reg_870      |   18   |
|      r_V_4_reg_875      |   18   |
|       r_V_reg_853       |   18   |
|  select_ln65_2_reg_797  |   16   |
|  sext_ln1273_1_reg_899  |   30   |
|  sext_ln1273_2_reg_904  |   30   |
|  sext_ln1273_3_reg_909  |   30   |
|  sext_ln1273_4_reg_914  |   30   |
|  sext_ln1273_5_reg_919  |   30   |
|   sext_ln1273_reg_890   |   30   |
+-------------------------+--------+
|          Total          |   494  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_93 |  p5  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_93 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_93 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_735    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_735    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_742    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_742    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_749    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_749    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_756    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_756    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_763    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_763    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   456  ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   144  |
|  Register |    -   |    -   |   494  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   494  |   585  |
+-----------+--------+--------+--------+--------+
