{
  "module_name": "clk-mt8188-vpp0.c",
  "hash_id": "55e8f77714d6e8aa7de9208494aa2dbeb1771f755b409c1a3066b473ba135ef1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-vpp0.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs vpp0_0_cg_regs = {\n\t.set_ofs = 0x24,\n\t.clr_ofs = 0x28,\n\t.sta_ofs = 0x20,\n};\n\nstatic const struct mtk_gate_regs vpp0_1_cg_regs = {\n\t.set_ofs = 0x30,\n\t.clr_ofs = 0x34,\n\t.sta_ofs = 0x2c,\n};\n\nstatic const struct mtk_gate_regs vpp0_2_cg_regs = {\n\t.set_ofs = 0x3c,\n\t.clr_ofs = 0x40,\n\t.sta_ofs = 0x38,\n};\n\n#define GATE_VPP0_0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vpp0_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VPP0_1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vpp0_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VPP0_2(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vpp0_2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate vpp0_clks[] = {\n\t \n\tGATE_VPP0_0(CLK_VPP0_MDP_FG, \"vpp0_mdp_fg\", \"top_vpp\", 1),\n\tGATE_VPP0_0(CLK_VPP0_STITCH, \"vpp0_stitch\", \"top_vpp\", 2),\n\tGATE_VPP0_0(CLK_VPP0_PADDING, \"vpp0_padding\", \"top_vpp\", 7),\n\tGATE_VPP0_0(CLK_VPP0_MDP_TCC, \"vpp0_mdp_tcc\", \"top_vpp\", 8),\n\tGATE_VPP0_0(CLK_VPP0_WARP0_ASYNC_TX, \"vpp0_warp0_async_tx\", \"top_vpp\", 10),\n\tGATE_VPP0_0(CLK_VPP0_WARP1_ASYNC_TX, \"vpp0_warp1_async_tx\", \"top_vpp\", 11),\n\tGATE_VPP0_0(CLK_VPP0_MUTEX, \"vpp0_mutex\", \"top_vpp\", 13),\n\tGATE_VPP0_0(CLK_VPP02VPP1_RELAY, \"vpp02vpp1_relay\", \"top_vpp\", 14),\n\tGATE_VPP0_0(CLK_VPP0_VPP12VPP0_ASYNC, \"vpp0_vpp12vpp0_async\", \"top_vpp\", 15),\n\tGATE_VPP0_0(CLK_VPP0_MMSYSRAM_TOP, \"vpp0_mmsysram_top\", \"top_vpp\", 16),\n\tGATE_VPP0_0(CLK_VPP0_MDP_AAL, \"vpp0_mdp_aal\", \"top_vpp\", 17),\n\tGATE_VPP0_0(CLK_VPP0_MDP_RSZ, \"vpp0_mdp_rsz\", \"top_vpp\", 18),\n\t \n\tGATE_VPP0_1(CLK_VPP0_SMI_COMMON_MMSRAM, \"vpp0_smi_common_mmsram\", \"top_vpp\", 0),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VDO0_LARB0_MMSRAM, \"vpp0_gals_vdo0_larb0_mmsram\", \"top_vpp\", 1),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VDO0_LARB1_MMSRAM, \"vpp0_gals_vdo0_larb1_mmsram\", \"top_vpp\", 2),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VENCSYS_MMSRAM, \"vpp0_gals_vencsys_mmsram\", \"top_vpp\", 3),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VENCSYS_CORE1_MMSRAM,\n\t\t    \"vpp0_gals_vencsys_core1_mmsram\", \"top_vpp\", 4),\n\tGATE_VPP0_1(CLK_VPP0_GALS_INFRA_MMSRAM, \"vpp0_gals_infra_mmsram\", \"top_vpp\", 5),\n\tGATE_VPP0_1(CLK_VPP0_GALS_CAMSYS_MMSRAM, \"vpp0_gals_camsys_mmsram\", \"top_vpp\", 6),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VPP1_LARB5_MMSRAM, \"vpp0_gals_vpp1_larb5_mmsram\", \"top_vpp\", 7),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VPP1_LARB6_MMSRAM, \"vpp0_gals_vpp1_larb6_mmsram\", \"top_vpp\", 8),\n\tGATE_VPP0_1(CLK_VPP0_SMI_REORDER_MMSRAM, \"vpp0_smi_reorder_mmsram\", \"top_vpp\", 9),\n\tGATE_VPP0_1(CLK_VPP0_SMI_IOMMU, \"vpp0_smi_iommu\", \"top_vpp\", 10),\n\tGATE_VPP0_1(CLK_VPP0_GALS_IMGSYS_CAMSYS, \"vpp0_gals_imgsys_camsys\", \"top_vpp\", 11),\n\tGATE_VPP0_1(CLK_VPP0_MDP_RDMA, \"vpp0_mdp_rdma\", \"top_vpp\", 12),\n\tGATE_VPP0_1(CLK_VPP0_MDP_WROT, \"vpp0_mdp_wrot\", \"top_vpp\", 13),\n\tGATE_VPP0_1(CLK_VPP0_GALS_EMI0_EMI1, \"vpp0_gals_emi0_emi1\", \"top_vpp\", 16),\n\tGATE_VPP0_1(CLK_VPP0_SMI_SUB_COMMON_REORDER, \"vpp0_smi_sub_common_reorder\", \"top_vpp\", 17),\n\tGATE_VPP0_1(CLK_VPP0_SMI_RSI, \"vpp0_smi_rsi\", \"top_vpp\", 18),\n\tGATE_VPP0_1(CLK_VPP0_SMI_COMMON_LARB4, \"vpp0_smi_common_larb4\", \"top_vpp\", 19),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VDEC_VDEC_CORE1, \"vpp0_gals_vdec_vdec_core1\", \"top_vpp\", 20),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VPP1_WPESYS, \"vpp0_gals_vpp1_wpesys\", \"top_vpp\", 21),\n\tGATE_VPP0_1(CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1,\n\t\t    \"vpp0_gals_vdo0_vdo1_vencsys_core1\", \"top_vpp\", 22),\n\tGATE_VPP0_1(CLK_VPP0_FAKE_ENG, \"vpp0_fake_eng\", \"top_vpp\", 23),\n\tGATE_VPP0_1(CLK_VPP0_MDP_HDR, \"vpp0_mdp_hdr\", \"top_vpp\", 24),\n\tGATE_VPP0_1(CLK_VPP0_MDP_TDSHP, \"vpp0_mdp_tdshp\", \"top_vpp\", 25),\n\tGATE_VPP0_1(CLK_VPP0_MDP_COLOR, \"vpp0_mdp_color\", \"top_vpp\", 26),\n\tGATE_VPP0_1(CLK_VPP0_MDP_OVL, \"vpp0_mdp_ovl\", \"top_vpp\", 27),\n\tGATE_VPP0_1(CLK_VPP0_DSIP_RDMA, \"vpp0_dsip_rdma\", \"top_vpp\", 28),\n\tGATE_VPP0_1(CLK_VPP0_DISP_WDMA, \"vpp0_disp_wdma\", \"top_vpp\", 29),\n\tGATE_VPP0_1(CLK_VPP0_MDP_HMS, \"vpp0_mdp_hms\", \"top_vpp\", 30),\n\t \n\tGATE_VPP0_2(CLK_VPP0_WARP0_RELAY, \"vpp0_warp0_relay\", \"top_wpe_vpp\", 0),\n\tGATE_VPP0_2(CLK_VPP0_WARP0_ASYNC, \"vpp0_warp0_async\", \"top_wpe_vpp\", 1),\n\tGATE_VPP0_2(CLK_VPP0_WARP1_RELAY, \"vpp0_warp1_relay\", \"top_wpe_vpp\", 2),\n\tGATE_VPP0_2(CLK_VPP0_WARP1_ASYNC, \"vpp0_warp1_async\", \"top_wpe_vpp\", 3),\n};\n\nstatic const struct mtk_clk_desc vpp0_desc = {\n\t.clks = vpp0_clks,\n\t.num_clks = ARRAY_SIZE(vpp0_clks),\n};\n\nstatic const struct platform_device_id clk_mt8188_vpp0_id_table[] = {\n\t{ .name = \"clk-mt8188-vpp0\", .driver_data = (kernel_ulong_t)&vpp0_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8188_vpp0_id_table);\n\nstatic struct platform_driver clk_mt8188_vpp0_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-vpp0\",\n\t},\n\t.id_table = clk_mt8188_vpp0_id_table,\n};\nmodule_platform_driver(clk_mt8188_vpp0_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}