
+incdir+../
+incdir+../../cores/orpsoc-cores/cores/wb_common
+incdir+../../cores/orpsoc-cores/cores/verilog_utils
+incdir+../../testbench/
+define+SIM
wb_master_interface.v
tb_wb_master_interface.v
bus_matrix.v
../../behavioral/wb_ram/wb_ram.v
../../behavioral/wb_ram/wb_ram_generic.v
../../behavioral/wb_intercon/wb_arbiter.v
../../behavioral/wb_intercon/wb_data_resize.v
../../behavioral/wb_intercon/wb_mux.v
../../testbench/arbiter.v
test_tasks.v
dump.v
