// Seed: 2739341907
module module_0 (
    input wire id_0,
    input wire void id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7
);
  assign id_6 = 1;
  wire id_9;
  assign id_6 = id_1 == id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7
);
  id_9(
      id_6, 1'b0
  );
  tri id_10, id_11, id_12;
  supply1 id_13, id_14, id_15, id_16;
  module_0(
      id_5, id_10, id_10, id_4, id_1, id_2, id_11, id_12
  );
  assign id_11.id_4 = id_2 == id_12;
  wire id_17;
  assign id_13 = 1;
endmodule
