
STM32_Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000234c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080024ec  080024ec  000124ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025cc  080025cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080025cc  080025cc  000125cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080025d4  080025d4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025d4  080025d4  000125d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025d8  080025d8  000125d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080025dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  0800264c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  0800264c  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009668  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ef6  00000000  00000000  00029708  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002d5f  00000000  00000000  0002b5fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000658  00000000  00000000  0002e360  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000948  00000000  00000000  0002e9b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00016730  00000000  00000000  0002f300  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000079f6  00000000  00000000  00045a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00085308  00000000  00000000  0004d426  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000d272e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001824  00000000  00000000  000d27ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080024d4 	.word	0x080024d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080024d4 	.word	0x080024d4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <Encoder_X_Init>:

void Encoder_X_Init()
{
    // enable clock, configure as gpio as input
    // configured in cube @see gpio.c
}
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <Encoder_Y_Read_Pin_A>:
}

uint8_t Encoder_Y_Read_Pin_A()
{//not used
    return 0;
}
 8000584:	2000      	movs	r0, #0
 8000586:	4770      	bx	lr

08000588 <Encoder_X_Read_Pin_A>:
    return HAL_GPIO_ReadPin(ENC_X_A_GPIO_Port, ENC_X_A_Pin);
 8000588:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800058c:	4801      	ldr	r0, [pc, #4]	; (8000594 <Encoder_X_Read_Pin_A+0xc>)
 800058e:	f000 bc57 	b.w	8000e40 <HAL_GPIO_ReadPin>
 8000592:	bf00      	nop
 8000594:	40020400 	.word	0x40020400

08000598 <Encoder_X_Read_Pin_B>:
    return HAL_GPIO_ReadPin(ENC_X_B_GPIO_Port, ENC_X_B_Pin);
 8000598:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800059c:	4801      	ldr	r0, [pc, #4]	; (80005a4 <Encoder_X_Read_Pin_B+0xc>)
 800059e:	f000 bc4f 	b.w	8000e40 <HAL_GPIO_ReadPin>
 80005a2:	bf00      	nop
 80005a4:	40020400 	.word	0x40020400

080005a8 <Encoder_Z_Read_Pin_B>:
 80005a8:	2000      	movs	r0, #0
 80005aa:	4770      	bx	lr

080005ac <Encoder_Y_Read_Pin_B>:
 80005ac:	2000      	movs	r0, #0
 80005ae:	4770      	bx	lr

080005b0 <Encoder_Z_Read_Pin_A>:
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr

080005b4 <Encoder_Get_Tick>:
    return HAL_GetTick();
 80005b4:	f000 bb06 	b.w	8000bc4 <HAL_GetTick>

080005b8 <__io_putchar>:
    huart2.Instance->DR = (ch);
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <__io_putchar+0x10>)
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	6050      	str	r0, [r2, #4]
    while (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == 0)
 80005be:	6813      	ldr	r3, [r2, #0]
 80005c0:	065b      	lsls	r3, r3, #25
 80005c2:	d5fc      	bpl.n	80005be <__io_putchar+0x6>
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200000f0 	.word	0x200000f0

080005cc <Encoder_Main>:
{//not used
    return 0;
}

void Encoder_Main()
{
 80005cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    /* io buffer off*/
        /* redirect printf to uart */
        setvbuf(stdout, NULL, _IONBF, 0);
 80005d0:	4b25      	ldr	r3, [pc, #148]	; (8000668 <Encoder_Main+0x9c>)

    Encoder_X.Encoder_Init = Encoder_X_Init;
 80005d2:	4f26      	ldr	r7, [pc, #152]	; (800066c <Encoder_Main+0xa0>)
        setvbuf(stdout, NULL, _IONBF, 0);
 80005d4:	681b      	ldr	r3, [r3, #0]
    Encoder_X.Encoder_Init = Encoder_X_Init;
 80005d6:	4c26      	ldr	r4, [pc, #152]	; (8000670 <Encoder_Main+0xa4>)
        setvbuf(stdout, NULL, _IONBF, 0);
 80005d8:	6898      	ldr	r0, [r3, #8]
        int16_t count_x = 0, count_y = 0, count_z = 0;

        Encoder_Loop();

        count_x += Encoder_Get_Count(&Encoder_X);
        count_y += Encoder_Get_Count(&Encoder_Y);
 80005da:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8000698 <Encoder_Main+0xcc>
        count_z += Encoder_Get_Count(&Encoder_Z);
 80005de:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800069c <Encoder_Main+0xd0>
        setvbuf(stdout, NULL, _IONBF, 0);
 80005e2:	2300      	movs	r3, #0
 80005e4:	4619      	mov	r1, r3
 80005e6:	2202      	movs	r2, #2
 80005e8:	f000 fff2 	bl	80015d0 <setvbuf>
    Encoder_X.Encoder_Read_Pin_A = Encoder_X_Read_Pin_A;
 80005ec:	4a21      	ldr	r2, [pc, #132]	; (8000674 <Encoder_Main+0xa8>)
    Encoder_X.Encoder_Read_Pin_B = Encoder_X_Read_Pin_B;
 80005ee:	4b22      	ldr	r3, [pc, #136]	; (8000678 <Encoder_Main+0xac>)
    Encoder_X.Encoder_Read_Pin_A = Encoder_X_Read_Pin_A;
 80005f0:	613a      	str	r2, [r7, #16]
    Encoder_Add(&Encoder_X);
 80005f2:	4638      	mov	r0, r7
    Encoder_X.Encoder_Read_Pin_B = Encoder_X_Read_Pin_B;
 80005f4:	617b      	str	r3, [r7, #20]
    Encoder_X.Encoder_Init = Encoder_X_Init;
 80005f6:	60fc      	str	r4, [r7, #12]
    Encoder_Add(&Encoder_X);
 80005f8:	f000 f900 	bl	80007fc <Encoder_Add>
    Encoder_X.Encoder_Read_Pin_A = Encoder_Y_Read_Pin_A;
 80005fc:	4a1f      	ldr	r2, [pc, #124]	; (800067c <Encoder_Main+0xb0>)
    Encoder_X.Encoder_Read_Pin_B = Encoder_Y_Read_Pin_B;
 80005fe:	4b20      	ldr	r3, [pc, #128]	; (8000680 <Encoder_Main+0xb4>)
    Encoder_X.Encoder_Init = Encoder_X_Init;
 8000600:	60fc      	str	r4, [r7, #12]
    Encoder_Add(&Encoder_X);
 8000602:	4638      	mov	r0, r7
    Encoder_X.Encoder_Read_Pin_B = Encoder_Y_Read_Pin_B;
 8000604:	e9c7 2304 	strd	r2, r3, [r7, #16]
    Encoder_Add(&Encoder_X);
 8000608:	f000 f8f8 	bl	80007fc <Encoder_Add>
    Encoder_X.Encoder_Read_Pin_A = Encoder_Z_Read_Pin_A;
 800060c:	4a1d      	ldr	r2, [pc, #116]	; (8000684 <Encoder_Main+0xb8>)
    Encoder_X.Encoder_Read_Pin_B = Encoder_Z_Read_Pin_B;
 800060e:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <Encoder_Main+0xbc>)
    Encoder_X.Encoder_Init = Encoder_X_Init;
 8000610:	60fc      	str	r4, [r7, #12]
    Encoder_Add(&Encoder_X);
 8000612:	4638      	mov	r0, r7
    Encoder_X.Encoder_Read_Pin_B = Encoder_Z_Read_Pin_B;
 8000614:	e9c7 2304 	strd	r2, r3, [r7, #16]
    Encoder_Add(&Encoder_X);
 8000618:	f000 f8f0 	bl	80007fc <Encoder_Add>
        Encoder_Loop();
 800061c:	f000 f910 	bl	8000840 <Encoder_Loop>
        count_x += Encoder_Get_Count(&Encoder_X);
 8000620:	4638      	mov	r0, r7
 8000622:	f000 f969 	bl	80008f8 <Encoder_Get_Count>
 8000626:	4605      	mov	r5, r0
        count_y += Encoder_Get_Count(&Encoder_Y);
 8000628:	4648      	mov	r0, r9
 800062a:	f000 f965 	bl	80008f8 <Encoder_Get_Count>
 800062e:	4604      	mov	r4, r0
        count_z += Encoder_Get_Count(&Encoder_Z);
 8000630:	4640      	mov	r0, r8
 8000632:	f000 f961 	bl	80008f8 <Encoder_Get_Count>
 8000636:	4606      	mov	r6, r0

        if (count_x)
 8000638:	b975      	cbnz	r5, 8000658 <Encoder_Main+0x8c>
        {
            printf("X count = %d\n", count_x);
        }
        if (count_y)
 800063a:	b934      	cbnz	r4, 800064a <Encoder_Main+0x7e>
        {
            printf("Y count = %d\n", count_y);
        }
        if (count_z)
 800063c:	2e00      	cmp	r6, #0
 800063e:	d0ed      	beq.n	800061c <Encoder_Main+0x50>
        {
            printf("Z count = %d\n", count_z);
 8000640:	4631      	mov	r1, r6
 8000642:	4812      	ldr	r0, [pc, #72]	; (800068c <Encoder_Main+0xc0>)
 8000644:	f000 ffac 	bl	80015a0 <iprintf>
 8000648:	e7e8      	b.n	800061c <Encoder_Main+0x50>
            printf("Y count = %d\n", count_y);
 800064a:	4621      	mov	r1, r4
 800064c:	4810      	ldr	r0, [pc, #64]	; (8000690 <Encoder_Main+0xc4>)
 800064e:	f000 ffa7 	bl	80015a0 <iprintf>
        if (count_z)
 8000652:	2e00      	cmp	r6, #0
 8000654:	d0e2      	beq.n	800061c <Encoder_Main+0x50>
 8000656:	e7f3      	b.n	8000640 <Encoder_Main+0x74>
            printf("X count = %d\n", count_x);
 8000658:	4629      	mov	r1, r5
 800065a:	480e      	ldr	r0, [pc, #56]	; (8000694 <Encoder_Main+0xc8>)
 800065c:	f000 ffa0 	bl	80015a0 <iprintf>
        if (count_y)
 8000660:	2c00      	cmp	r4, #0
 8000662:	d0eb      	beq.n	800063c <Encoder_Main+0x70>
 8000664:	e7f1      	b.n	800064a <Encoder_Main+0x7e>
 8000666:	bf00      	nop
 8000668:	2000000c 	.word	0x2000000c
 800066c:	200000d8 	.word	0x200000d8
 8000670:	08000581 	.word	0x08000581
 8000674:	08000589 	.word	0x08000589
 8000678:	08000599 	.word	0x08000599
 800067c:	08000585 	.word	0x08000585
 8000680:	080005ad 	.word	0x080005ad
 8000684:	080005b1 	.word	0x080005b1
 8000688:	080005a9 	.word	0x080005a9
 800068c:	0800250c 	.word	0x0800250c
 8000690:	080024fc 	.word	0x080024fc
 8000694:	080024ec 	.word	0x080024ec
 8000698:	200000a8 	.word	0x200000a8
 800069c:	200000c0 	.word	0x200000c0

080006a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006a0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	2400      	movs	r4, #0
{
 80006a4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80006aa:	e9cd 4405 	strd	r4, r4, [sp, #20]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ae:	4b22      	ldr	r3, [pc, #136]	; (8000738 <MX_GPIO_Init+0x98>)
 80006b0:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006b6:	4d21      	ldr	r5, [pc, #132]	; (800073c <MX_GPIO_Init+0x9c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b8:	f042 0204 	orr.w	r2, r2, #4
 80006bc:	631a      	str	r2, [r3, #48]	; 0x30
 80006be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006c0:	f002 0204 	and.w	r2, r2, #4
 80006c4:	9200      	str	r2, [sp, #0]
 80006c6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c8:	9401      	str	r4, [sp, #4]
 80006ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006cc:	f042 0201 	orr.w	r2, r2, #1
 80006d0:	631a      	str	r2, [r3, #48]	; 0x30
 80006d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006d4:	f002 0201 	and.w	r2, r2, #1
 80006d8:	9201      	str	r2, [sp, #4]
 80006da:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006dc:	9402      	str	r4, [sp, #8]
 80006de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006e0:	f042 0202 	orr.w	r2, r2, #2
 80006e4:	631a      	str	r2, [r3, #48]	; 0x30
 80006e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e8:	f003 0302 	and.w	r3, r3, #2
 80006ec:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ee:	4622      	mov	r2, r4
 80006f0:	4628      	mov	r0, r5
 80006f2:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006f6:	f000 fba9 	bl	8000e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_GPIO_Init+0xa0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006fc:	4811      	ldr	r0, [pc, #68]	; (8000744 <MX_GPIO_Init+0xa4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000700:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = B1_Pin;
 8000702:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000706:	e9cd 2303 	strd	r2, r3, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800070a:	f000 fac3 	bl	8000c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800070e:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000710:	4628      	mov	r0, r5
 8000712:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2301      	movs	r3, #1
 8000716:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071a:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800071e:	f000 fab9 	bl	8000c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ENC_X_B_Pin|ENC_X_A_Pin;
 8000722:	f44f 5340 	mov.w	r3, #12288	; 0x3000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	a903      	add	r1, sp, #12
 8000728:	4807      	ldr	r0, [pc, #28]	; (8000748 <MX_GPIO_Init+0xa8>)
  GPIO_InitStruct.Pin = ENC_X_B_Pin|ENC_X_A_Pin;
 800072a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	e9cd 4404 	strd	r4, r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000730:	f000 fab0 	bl	8000c94 <HAL_GPIO_Init>

}
 8000734:	b009      	add	sp, #36	; 0x24
 8000736:	bd30      	pop	{r4, r5, pc}
 8000738:	40023800 	.word	0x40023800
 800073c:	40020000 	.word	0x40020000
 8000740:	10210000 	.word	0x10210000
 8000744:	40020800 	.word	0x40020800
 8000748:	40020400 	.word	0x40020400

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	2400      	movs	r4, #0
{
 8000750:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000756:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800075e:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000762:	4b1d      	ldr	r3, [pc, #116]	; (80007d8 <SystemClock_Config+0x8c>)
 8000764:	9401      	str	r4, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	9403      	str	r4, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076a:	6c19      	ldr	r1, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800076c:	4a1b      	ldr	r2, [pc, #108]	; (80007dc <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000772:	6419      	str	r1, [r3, #64]	; 0x40
 8000774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800077a:	9301      	str	r3, [sp, #4]
 800077c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800077e:	9402      	str	r4, [sp, #8]
 8000780:	6813      	ldr	r3, [r2, #0]
 8000782:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800078a:	6013      	str	r3, [r2, #0]
 800078c:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800078e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000790:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000794:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000796:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000798:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800079a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 336;
 800079c:	f44f 71a8 	mov.w	r1, #336	; 0x150
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007a0:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a2:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a4:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007a6:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007a8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007aa:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007ac:	2307      	movs	r3, #7
 80007ae:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007b2:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b4:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b6:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b8:	f000 fb4c 	bl	8000e54 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007bc:	220f      	movs	r2, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007c2:	a803      	add	r0, sp, #12
 80007c4:	4629      	mov	r1, r5
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c6:	e9cd 5404 	strd	r5, r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ca:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007cc:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ce:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007d0:	f000 fd54 	bl	800127c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80007d4:	b015      	add	sp, #84	; 0x54
 80007d6:	bd30      	pop	{r4, r5, pc}
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <main>:
{
 80007e0:	b508      	push	{r3, lr}
  HAL_Init();
 80007e2:	f000 f9c9 	bl	8000b78 <HAL_Init>
  SystemClock_Config();
 80007e6:	f7ff ffb1 	bl	800074c <SystemClock_Config>
  MX_GPIO_Init();
 80007ea:	f7ff ff59 	bl	80006a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007ee:	f000 f925 	bl	8000a3c <MX_USART2_UART_Init>
  Encoder_Main();
 80007f2:	f7ff feeb 	bl	80005cc <Encoder_Main>
 80007f6:	e7fe      	b.n	80007f6 <main+0x16>

080007f8 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <Encoder_Add>:
static uint8_t Encoder_Count = 0;

extern uint32_t Encoder_Get_Tick();

uint8_t Encoder_Add(Encoder_Struct_t *handle)
{
 80007fc:	b538      	push	{r3, r4, r5, lr}
    if (Encoder_Count < MAX_ENCODERS)
 80007fe:	4d0e      	ldr	r5, [pc, #56]	; (8000838 <Encoder_Add+0x3c>)
 8000800:	782b      	ldrb	r3, [r5, #0]
 8000802:	2b02      	cmp	r3, #2
 8000804:	d816      	bhi.n	8000834 <Encoder_Add+0x38>
    {
        if (handle->Encoder_Init)
 8000806:	68c3      	ldr	r3, [r0, #12]
 8000808:	4604      	mov	r4, r0
 800080a:	b103      	cbz	r3, 800080e <Encoder_Add+0x12>
        {
            handle->Encoder_Init();
 800080c:	4798      	blx	r3
        }
        handle->Encoder_Time_Stamp = 0;
        handle->Encoder_Count = 0;

        /* initial state of encoder pins */
        if (handle->Encoder_Read_Pin_A && handle->Encoder_Read_Pin_B)
 800080e:	6922      	ldr	r2, [r4, #16]
        handle->Encoder_Time_Stamp = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	6063      	str	r3, [r4, #4]
        handle->Encoder_Count = 0;
 8000814:	8123      	strh	r3, [r4, #8]
        if (handle->Encoder_Read_Pin_A && handle->Encoder_Read_Pin_B)
 8000816:	b132      	cbz	r2, 8000826 <Encoder_Add+0x2a>
 8000818:	6963      	ldr	r3, [r4, #20]
 800081a:	b123      	cbz	r3, 8000826 <Encoder_Add+0x2a>
        {
            handle->Encoder_Pin_A_State = handle->Encoder_Read_Pin_A();
 800081c:	4790      	blx	r2
            handle->Encoder_Pin_B_State = handle->Encoder_Read_Pin_B();
 800081e:	6963      	ldr	r3, [r4, #20]
            handle->Encoder_Pin_A_State = handle->Encoder_Read_Pin_A();
 8000820:	7020      	strb	r0, [r4, #0]
            handle->Encoder_Pin_B_State = handle->Encoder_Read_Pin_B();
 8000822:	4798      	blx	r3
 8000824:	7060      	strb	r0, [r4, #1]
        }

        Encoder_List[Encoder_Count] = handle;
 8000826:	7828      	ldrb	r0, [r5, #0]
 8000828:	4a04      	ldr	r2, [pc, #16]	; (800083c <Encoder_Add+0x40>)
        Encoder_Count++;
 800082a:	1c43      	adds	r3, r0, #1
        Encoder_List[Encoder_Count] = handle;
 800082c:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
        Encoder_Count++;
 8000830:	702b      	strb	r3, [r5, #0]
    else
    {
        //Error
        return (255); //return error
    }
}
 8000832:	bd38      	pop	{r3, r4, r5, pc}
        return (255); //return error
 8000834:	20ff      	movs	r0, #255	; 0xff
}
 8000836:	bd38      	pop	{r3, r4, r5, pc}
 8000838:	2000008c 	.word	0x2000008c
 800083c:	20000090 	.word	0x20000090

08000840 <Encoder_Loop>:

/* call in millis callback or systick callback */
void Encoder_Loop()
{
 8000840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Encoder_Struct_t *handle = NULL;

    for (uint8_t Index = 0; Index < Encoder_Count; Index++)
 8000842:	4e2b      	ldr	r6, [pc, #172]	; (80008f0 <Encoder_Loop+0xb0>)
 8000844:	7833      	ldrb	r3, [r6, #0]
 8000846:	b313      	cbz	r3, 800088e <Encoder_Loop+0x4e>
 8000848:	4f2a      	ldr	r7, [pc, #168]	; (80008f4 <Encoder_Loop+0xb4>)
 800084a:	2500      	movs	r5, #0
    {
        handle = Encoder_List[Index];
 800084c:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]

        /*current state != previous*/
        if (handle->Encoder_Read_Pin_A() != handle->Encoder_Pin_A_State)
 8000850:	6923      	ldr	r3, [r4, #16]
 8000852:	4798      	blx	r3
 8000854:	7823      	ldrb	r3, [r4, #0]
 8000856:	4298      	cmp	r0, r3
 8000858:	d007      	beq.n	800086a <Encoder_Loop+0x2a>
        {
            handle->Encoder_Pin_A_State = !handle->Encoder_Pin_A_State;
 800085a:	2b00      	cmp	r3, #0
 800085c:	bf0c      	ite	eq
 800085e:	2301      	moveq	r3, #1
 8000860:	2300      	movne	r3, #0
 8000862:	7023      	strb	r3, [r4, #0]

            if (handle->Encoder_Pin_A_State && !handle->Encoder_Pin_B_State)
 8000864:	d101      	bne.n	800086a <Encoder_Loop+0x2a>
 8000866:	7863      	ldrb	r3, [r4, #1]
 8000868:	b1fb      	cbz	r3, 80008aa <Encoder_Loop+0x6a>

                handle->Encoder_Time_Stamp = Encoder_Get_Tick();
            }
        }

        if (handle->Encoder_Read_Pin_B() != handle->Encoder_Pin_B_State)
 800086a:	6963      	ldr	r3, [r4, #20]
 800086c:	4798      	blx	r3
 800086e:	7863      	ldrb	r3, [r4, #1]
 8000870:	4298      	cmp	r0, r3
 8000872:	d007      	beq.n	8000884 <Encoder_Loop+0x44>
        {
            handle->Encoder_Pin_B_State = !handle->Encoder_Pin_B_State;
 8000874:	2b00      	cmp	r3, #0
 8000876:	bf0c      	ite	eq
 8000878:	2301      	moveq	r3, #1
 800087a:	2300      	movne	r3, #0
 800087c:	7063      	strb	r3, [r4, #1]

            if (handle->Encoder_Pin_B_State && !handle->Encoder_Pin_A_State)
 800087e:	d101      	bne.n	8000884 <Encoder_Loop+0x44>
 8000880:	7823      	ldrb	r3, [r4, #0]
 8000882:	b12b      	cbz	r3, 8000890 <Encoder_Loop+0x50>
    for (uint8_t Index = 0; Index < Encoder_Count; Index++)
 8000884:	3501      	adds	r5, #1
 8000886:	7833      	ldrb	r3, [r6, #0]
 8000888:	b2ed      	uxtb	r5, r5
 800088a:	42ab      	cmp	r3, r5
 800088c:	d8de      	bhi.n	800084c <Encoder_Loop+0xc>

                handle->Encoder_Time_Stamp = Encoder_Get_Tick();
            }
        }
    }
}
 800088e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 10)
 8000890:	f7ff fe90 	bl	80005b4 <Encoder_Get_Tick>
 8000894:	6863      	ldr	r3, [r4, #4]
 8000896:	1ac0      	subs	r0, r0, r3
 8000898:	280a      	cmp	r0, #10
 800089a:	d913      	bls.n	80008c4 <Encoder_Loop+0x84>
                    handle->Encoder_Count -= 1;
 800089c:	8923      	ldrh	r3, [r4, #8]
 800089e:	3b01      	subs	r3, #1
 80008a0:	8123      	strh	r3, [r4, #8]
                handle->Encoder_Time_Stamp = Encoder_Get_Tick();
 80008a2:	f7ff fe87 	bl	80005b4 <Encoder_Get_Tick>
 80008a6:	6060      	str	r0, [r4, #4]
 80008a8:	e7ec      	b.n	8000884 <Encoder_Loop+0x44>
                if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 10)
 80008aa:	f7ff fe83 	bl	80005b4 <Encoder_Get_Tick>
 80008ae:	6863      	ldr	r3, [r4, #4]
 80008b0:	1ac0      	subs	r0, r0, r3
 80008b2:	280a      	cmp	r0, #10
 80008b4:	d911      	bls.n	80008da <Encoder_Loop+0x9a>
                    handle->Encoder_Count += 1;
 80008b6:	8923      	ldrh	r3, [r4, #8]
 80008b8:	3301      	adds	r3, #1
 80008ba:	8123      	strh	r3, [r4, #8]
                handle->Encoder_Time_Stamp = Encoder_Get_Tick();
 80008bc:	f7ff fe7a 	bl	80005b4 <Encoder_Get_Tick>
 80008c0:	6060      	str	r0, [r4, #4]
 80008c2:	e7d2      	b.n	800086a <Encoder_Loop+0x2a>
                else if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 5)
 80008c4:	f7ff fe76 	bl	80005b4 <Encoder_Get_Tick>
 80008c8:	6863      	ldr	r3, [r4, #4]
 80008ca:	1ac0      	subs	r0, r0, r3
                    handle->Encoder_Count -= 10;
 80008cc:	8923      	ldrh	r3, [r4, #8]
                else if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 5)
 80008ce:	2805      	cmp	r0, #5
                    handle->Encoder_Count -= 10;
 80008d0:	bf8c      	ite	hi
 80008d2:	3b0a      	subhi	r3, #10
                    handle->Encoder_Count -= 50;
 80008d4:	3b32      	subls	r3, #50	; 0x32
 80008d6:	8123      	strh	r3, [r4, #8]
 80008d8:	e7e3      	b.n	80008a2 <Encoder_Loop+0x62>
                else if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 5)
 80008da:	f7ff fe6b 	bl	80005b4 <Encoder_Get_Tick>
 80008de:	6863      	ldr	r3, [r4, #4]
 80008e0:	1ac0      	subs	r0, r0, r3
                    handle->Encoder_Count += 10;
 80008e2:	8923      	ldrh	r3, [r4, #8]
                else if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 5)
 80008e4:	2805      	cmp	r0, #5
                    handle->Encoder_Count += 10;
 80008e6:	bf8c      	ite	hi
 80008e8:	330a      	addhi	r3, #10
                    handle->Encoder_Count += 50;
 80008ea:	3332      	addls	r3, #50	; 0x32
 80008ec:	8123      	strh	r3, [r4, #8]
 80008ee:	e7e5      	b.n	80008bc <Encoder_Loop+0x7c>
 80008f0:	2000008c 	.word	0x2000008c
 80008f4:	20000090 	.word	0x20000090

080008f8 <Encoder_Get_Count>:

int16_t Encoder_Get_Count(Encoder_Struct_t *handle)
{
    int16_t count = 0;

    if (handle != NULL)
 80008f8:	b1c0      	cbz	r0, 800092c <Encoder_Get_Count+0x34>
{
 80008fa:	b510      	push	{r4, lr}
 80008fc:	4604      	mov	r4, r0
    {
        if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 500)
 80008fe:	f7ff fe59 	bl	80005b4 <Encoder_Get_Tick>
 8000902:	6863      	ldr	r3, [r4, #4]
 8000904:	1ac0      	subs	r0, r0, r3
 8000906:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800090a:	d902      	bls.n	8000912 <Encoder_Get_Count+0x1a>
        {
            /* reset encoder count after 500ms of inactivity*/
            handle->Encoder_Count = 0;
 800090c:	2000      	movs	r0, #0
 800090e:	8120      	strh	r0, [r4, #8]
            /* do nothing, encoder is still active */
        }
    }

    return count;
}
 8000910:	bd10      	pop	{r4, pc}
        else if (Encoder_Get_Tick() - handle->Encoder_Time_Stamp > 100)
 8000912:	f7ff fe4f 	bl	80005b4 <Encoder_Get_Tick>
 8000916:	6863      	ldr	r3, [r4, #4]
 8000918:	1ac0      	subs	r0, r0, r3
 800091a:	2864      	cmp	r0, #100	; 0x64
 800091c:	d904      	bls.n	8000928 <Encoder_Get_Count+0x30>
            handle->Encoder_Count = 0;
 800091e:	2300      	movs	r3, #0
            count = handle->Encoder_Count;
 8000920:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
            handle->Encoder_Count = 0;
 8000924:	8123      	strh	r3, [r4, #8]
}
 8000926:	bd10      	pop	{r4, pc}
    int16_t count = 0;
 8000928:	2000      	movs	r0, #0
}
 800092a:	bd10      	pop	{r4, pc}
    int16_t count = 0;
 800092c:	2000      	movs	r0, #0
}
 800092e:	4770      	bx	lr

08000930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000930:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	4b0d      	ldr	r3, [pc, #52]	; (8000968 <HAL_MspInit+0x38>)
 8000934:	2100      	movs	r1, #0
 8000936:	9100      	str	r1, [sp, #0]
 8000938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800093a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800093e:	645a      	str	r2, [r3, #68]	; 0x44
 8000940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000942:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000946:	9200      	str	r2, [sp, #0]
 8000948:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094a:	9101      	str	r1, [sp, #4]
 800094c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800094e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000952:	641a      	str	r2, [r3, #64]	; 0x40
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095a:	9301      	str	r3, [sp, #4]
 800095c:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800095e:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000960:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000962:	f000 b935 	b.w	8000bd0 <HAL_NVIC_SetPriorityGrouping>
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800

0800096c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000970:	e7fe      	b.n	8000970 <HardFault_Handler>
 8000972:	bf00      	nop

08000974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000974:	e7fe      	b.n	8000974 <MemManage_Handler>
 8000976:	bf00      	nop

08000978 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000978:	e7fe      	b.n	8000978 <BusFault_Handler>
 800097a:	bf00      	nop

0800097c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800097c:	e7fe      	b.n	800097c <UsageFault_Handler>
 800097e:	bf00      	nop

08000980 <SVC_Handler>:
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop

08000984 <DebugMon_Handler>:
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <PendSV_Handler>:
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800098c:	f000 b90e 	b.w	8000bac <HAL_IncTick>

08000990 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000990:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000992:	1e16      	subs	r6, r2, #0
 8000994:	dd07      	ble.n	80009a6 <_read+0x16>
 8000996:	460c      	mov	r4, r1
 8000998:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800099a:	f3af 8000 	nop.w
 800099e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a2:	42a5      	cmp	r5, r4
 80009a4:	d1f9      	bne.n	800099a <_read+0xa>
	}

return len;
}
 80009a6:	4630      	mov	r0, r6
 80009a8:	bd70      	pop	{r4, r5, r6, pc}
 80009aa:	bf00      	nop

080009ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009ac:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ae:	1e16      	subs	r6, r2, #0
 80009b0:	dd07      	ble.n	80009c2 <_write+0x16>
 80009b2:	460c      	mov	r4, r1
 80009b4:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80009b6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80009ba:	f7ff fdfd 	bl	80005b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009be:	42ac      	cmp	r4, r5
 80009c0:	d1f9      	bne.n	80009b6 <_write+0xa>
	}
	return len;
}
 80009c2:	4630      	mov	r0, r6
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
 80009c6:	bf00      	nop

080009c8 <_close>:

int _close(int file)
{
	return -1;
}
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80009d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009d4:	604b      	str	r3, [r1, #4]
	return 0;
}
 80009d6:	2000      	movs	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80009dc:	2001      	movs	r0, #1
 80009de:	4770      	bx	lr

080009e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80009e0:	2000      	movs	r0, #0
 80009e2:	4770      	bx	lr

080009e4 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80009e4:	4a0c      	ldr	r2, [pc, #48]	; (8000a18 <_sbrk+0x34>)
{
 80009e6:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80009e8:	6813      	ldr	r3, [r2, #0]
 80009ea:	b133      	cbz	r3, 80009fa <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80009ec:	4418      	add	r0, r3
 80009ee:	4669      	mov	r1, sp
 80009f0:	4288      	cmp	r0, r1
 80009f2:	d808      	bhi.n	8000a06 <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80009f4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80009fa:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <_sbrk+0x38>)
 80009fc:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80009fe:	4418      	add	r0, r3
 8000a00:	4669      	mov	r1, sp
 8000a02:	4288      	cmp	r0, r1
 8000a04:	d9f6      	bls.n	80009f4 <_sbrk+0x10>
		errno = ENOMEM;
 8000a06:	f000 fd99 	bl	800153c <__errno>
 8000a0a:	230c      	movs	r3, #12
 8000a0c:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	bd08      	pop	{r3, pc}
 8000a16:	bf00      	nop
 8000a18:	2000009c 	.word	0x2000009c
 8000a1c:	20000138 	.word	0x20000138

08000a20 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a20:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <SystemInit+0x18>)
 8000a22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a26:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a2a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000a2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a32:	6099      	str	r1, [r3, #8]
#endif
}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8000a3c:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_USART2_UART_Init+0x30>)
 8000a3e:	4a0c      	ldr	r2, [pc, #48]	; (8000a70 <MX_USART2_UART_Init+0x34>)
{
 8000a40:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a42:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8000a44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a46:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4c:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8000a4e:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a50:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a52:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a56:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a58:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a5c:	f000 fccc 	bl	80013f8 <HAL_UART_Init>
 8000a60:	b900      	cbnz	r0, 8000a64 <MX_USART2_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 8000a62:	bd10      	pop	{r4, pc}
 8000a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8000a68:	f7ff bec6 	b.w	80007f8 <Error_Handler>
 8000a6c:	200000f0 	.word	0x200000f0
 8000a70:	40004400 	.word	0x40004400

08000a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a74:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 8000a76:	6801      	ldr	r1, [r0, #0]
 8000a78:	4a16      	ldr	r2, [pc, #88]	; (8000ad4 <HAL_UART_MspInit+0x60>)
{
 8000a7a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	2300      	movs	r3, #0
  if(uartHandle->Instance==USART2)
 8000a7e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000a84:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000a88:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8000a8a:	d001      	beq.n	8000a90 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a8c:	b009      	add	sp, #36	; 0x24
 8000a8e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a90:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8000a94:	9301      	str	r3, [sp, #4]
 8000a96:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	480f      	ldr	r0, [pc, #60]	; (8000ad8 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a9a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8000a9e:	6411      	str	r1, [r2, #64]	; 0x40
 8000aa0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000aa2:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 8000aa6:	9101      	str	r1, [sp, #4]
 8000aa8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	9302      	str	r3, [sp, #8]
 8000aac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000aae:	f043 0301 	orr.w	r3, r3, #1
 8000ab2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000abe:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ac2:	240c      	movs	r4, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ac6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	e9cd 4203 	strd	r4, r2, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000acc:	f000 f8e2 	bl	8000c94 <HAL_GPIO_Init>
}
 8000ad0:	b009      	add	sp, #36	; 0x24
 8000ad2:	bd30      	pop	{r4, r5, pc}
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40020000 	.word	0x40020000

08000adc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ae0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ae2:	e003      	b.n	8000aec <LoopCopyDataInit>

08000ae4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000ae6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ae8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000aea:	3104      	adds	r1, #4

08000aec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000aec:	480b      	ldr	r0, [pc, #44]	; (8000b1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000aee:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000af0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000af2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000af4:	d3f6      	bcc.n	8000ae4 <CopyDataInit>
  ldr  r2, =_sbss
 8000af6:	4a0b      	ldr	r2, [pc, #44]	; (8000b24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000af8:	e002      	b.n	8000b00 <LoopFillZerobss>

08000afa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000afa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000afc:	f842 3b04 	str.w	r3, [r2], #4

08000b00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b00:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b04:	d3f9      	bcc.n	8000afa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b06:	f7ff ff8b 	bl	8000a20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f000 fd1d 	bl	8001548 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b0e:	f7ff fe67 	bl	80007e0 <main>
  bx  lr    
 8000b12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b14:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000b18:	080025dc 	.word	0x080025dc
  ldr  r0, =_sdata
 8000b1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b20:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000b24:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000b28:	20000138 	.word	0x20000138

08000b2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC_IRQHandler>
	...

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b32:	4a0e      	ldr	r2, [pc, #56]	; (8000b6c <HAL_InitTick+0x3c>)
 8000b34:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <HAL_InitTick+0x40>)
 8000b36:	7812      	ldrb	r2, [r2, #0]
 8000b38:	681b      	ldr	r3, [r3, #0]
{
 8000b3a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b40:	fbb0 f0f2 	udiv	r0, r0, r2
 8000b44:	fbb3 f0f0 	udiv	r0, r3, r0
 8000b48:	f000 f88a 	bl	8000c60 <HAL_SYSTICK_Config>
 8000b4c:	b908      	cbnz	r0, 8000b52 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b4e:	2d0f      	cmp	r5, #15
 8000b50:	d901      	bls.n	8000b56 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000b52:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000b54:	bd38      	pop	{r3, r4, r5, pc}
 8000b56:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b58:	4602      	mov	r2, r0
 8000b5a:	4629      	mov	r1, r5
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	f000 f848 	bl	8000bf4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <HAL_InitTick+0x44>)
 8000b66:	4620      	mov	r0, r4
 8000b68:	601d      	str	r5, [r3, #0]
}
 8000b6a:	bd38      	pop	{r3, r4, r5, pc}
 8000b6c:	20000004 	.word	0x20000004
 8000b70:	20000000 	.word	0x20000000
 8000b74:	20000008 	.word	0x20000008

08000b78 <HAL_Init>:
{
 8000b78:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_Init+0x30>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b82:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b8a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b92:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b94:	2003      	movs	r0, #3
 8000b96:	f000 f81b 	bl	8000bd0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f7ff ffc8 	bl	8000b30 <HAL_InitTick>
  HAL_MspInit();
 8000ba0:	f7ff fec6 	bl	8000930 <HAL_MspInit>
}
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	bd08      	pop	{r3, pc}
 8000ba8:	40023c00 	.word	0x40023c00

08000bac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000bac:	4a03      	ldr	r2, [pc, #12]	; (8000bbc <HAL_IncTick+0x10>)
 8000bae:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <HAL_IncTick+0x14>)
 8000bb0:	6811      	ldr	r1, [r2, #0]
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	440b      	add	r3, r1
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000130 	.word	0x20000130
 8000bc0:	20000004 	.word	0x20000004

08000bc4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000bc4:	4b01      	ldr	r3, [pc, #4]	; (8000bcc <HAL_GetTick+0x8>)
 8000bc6:	6818      	ldr	r0, [r3, #0]
}
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	20000130 	.word	0x20000130

08000bd0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd0:	4a07      	ldr	r2, [pc, #28]	; (8000bf0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000bd2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd4:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8000bd8:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bda:	0200      	lsls	r0, r0, #8
 8000bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000be8:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000bea:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <HAL_NVIC_SetPriority+0x64>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bfc:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bfe:	f1c3 0507 	rsb	r5, r3, #7
 8000c02:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c04:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c08:	bf28      	it	cs
 8000c0a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0c:	2c06      	cmp	r4, #6
 8000c0e:	d919      	bls.n	8000c44 <HAL_NVIC_SetPriority+0x50>
 8000c10:	3b03      	subs	r3, #3
 8000c12:	f04f 34ff 	mov.w	r4, #4294967295
 8000c16:	409c      	lsls	r4, r3
 8000c18:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c20:	40aa      	lsls	r2, r5
 8000c22:	ea21 0102 	bic.w	r1, r1, r2
 8000c26:	fa01 f203 	lsl.w	r2, r1, r3
 8000c2a:	4322      	orrs	r2, r4
 8000c2c:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	db0a      	blt.n	8000c4a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c34:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000c38:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000c3c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000c40:	bc30      	pop	{r4, r5}
 8000c42:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c44:	2400      	movs	r4, #0
 8000c46:	4623      	mov	r3, r4
 8000c48:	e7e8      	b.n	8000c1c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4a:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <HAL_NVIC_SetPriority+0x68>)
 8000c4c:	f000 000f 	and.w	r0, r0, #15
 8000c50:	4403      	add	r3, r0
 8000c52:	761a      	strb	r2, [r3, #24]
 8000c54:	bc30      	pop	{r4, r5}
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00
 8000c5c:	e000ecfc 	.word	0xe000ecfc

08000c60 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c60:	3801      	subs	r0, #1
 8000c62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c66:	d20e      	bcs.n	8000c86 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6c:	4c08      	ldr	r4, [pc, #32]	; (8000c90 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c70:	20f0      	movs	r0, #240	; 0xf0
 8000c72:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c76:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c78:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c7a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8000c80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c84:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c86:	2001      	movs	r0, #1
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000e010 	.word	0xe000e010
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c98:	4688      	mov	r8, r1
 8000c9a:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c9c:	f8d1 b000 	ldr.w	fp, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ca0:	f8df e198 	ldr.w	lr, [pc, #408]	; 8000e3c <HAL_GPIO_Init+0x1a8>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ca4:	2400      	movs	r4, #0
    ioposition = 0x01U << position;
 8000ca6:	f04f 0901 	mov.w	r9, #1
 8000caa:	e002      	b.n	8000cb2 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cac:	3401      	adds	r4, #1
 8000cae:	2c10      	cmp	r4, #16
 8000cb0:	d077      	beq.n	8000da2 <HAL_GPIO_Init+0x10e>
    ioposition = 0x01U << position;
 8000cb2:	fa09 f204 	lsl.w	r2, r9, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cb6:	ea0b 0302 	and.w	r3, fp, r2
    if(iocurrent == ioposition)
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d1f6      	bne.n	8000cac <HAL_GPIO_Init+0x18>
 8000cbe:	e9d8 2601 	ldrd	r2, r6, [r8, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cc2:	f022 0c10 	bic.w	ip, r2, #16
 8000cc6:	0065      	lsls	r5, r4, #1
 8000cc8:	f10c 37ff 	add.w	r7, ip, #4294967295
 8000ccc:	2103      	movs	r1, #3
 8000cce:	40a9      	lsls	r1, r5
 8000cd0:	2f01      	cmp	r7, #1
 8000cd2:	ea6f 0101 	mvn.w	r1, r1
 8000cd6:	fa06 f605 	lsl.w	r6, r6, r5
 8000cda:	d965      	bls.n	8000da8 <HAL_GPIO_Init+0x114>
      temp = GPIOx->PUPDR;
 8000cdc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cde:	400f      	ands	r7, r1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ce0:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8000ce2:	60c6      	str	r6, [r0, #12]
      temp = GPIOx->MODER;
 8000ce4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ce6:	f002 0603 	and.w	r6, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cea:	400f      	ands	r7, r1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cec:	fa06 f505 	lsl.w	r5, r6, r5
 8000cf0:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cf2:	00d7      	lsls	r7, r2, #3
      GPIOx->MODER = temp;
 8000cf4:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cf6:	d5d9      	bpl.n	8000cac <HAL_GPIO_Init+0x18>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf8:	4d4b      	ldr	r5, [pc, #300]	; (8000e28 <HAL_GPIO_Init+0x194>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	9101      	str	r1, [sp, #4]
 8000cfe:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8000d00:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000d04:	6469      	str	r1, [r5, #68]	; 0x44
 8000d06:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8000d08:	f024 0603 	bic.w	r6, r4, #3
 8000d0c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000d10:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8000d14:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 8000d18:	9101      	str	r1, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d1a:	f004 0503 	and.w	r5, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1e:	9901      	ldr	r1, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000d20:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d22:	00ad      	lsls	r5, r5, #2
 8000d24:	210f      	movs	r1, #15
 8000d26:	40a9      	lsls	r1, r5
 8000d28:	ea27 0101 	bic.w	r1, r7, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d2c:	4f3f      	ldr	r7, [pc, #252]	; (8000e2c <HAL_GPIO_Init+0x198>)
 8000d2e:	42b8      	cmp	r0, r7
 8000d30:	d011      	beq.n	8000d56 <HAL_GPIO_Init+0xc2>
 8000d32:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000d36:	42b8      	cmp	r0, r7
 8000d38:	d068      	beq.n	8000e0c <HAL_GPIO_Init+0x178>
 8000d3a:	4f3d      	ldr	r7, [pc, #244]	; (8000e30 <HAL_GPIO_Init+0x19c>)
 8000d3c:	42b8      	cmp	r0, r7
 8000d3e:	d069      	beq.n	8000e14 <HAL_GPIO_Init+0x180>
 8000d40:	4f3c      	ldr	r7, [pc, #240]	; (8000e34 <HAL_GPIO_Init+0x1a0>)
 8000d42:	42b8      	cmp	r0, r7
 8000d44:	d06b      	beq.n	8000e1e <HAL_GPIO_Init+0x18a>
 8000d46:	4f3c      	ldr	r7, [pc, #240]	; (8000e38 <HAL_GPIO_Init+0x1a4>)
 8000d48:	42b8      	cmp	r0, r7
 8000d4a:	bf0c      	ite	eq
 8000d4c:	2704      	moveq	r7, #4
 8000d4e:	2707      	movne	r7, #7
 8000d50:	fa07 f505 	lsl.w	r5, r7, r5
 8000d54:	4329      	orrs	r1, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d56:	60b1      	str	r1, [r6, #8]
        temp = EXTI->IMR;
 8000d58:	f8de 1000 	ldr.w	r1, [lr]
        temp &= ~((uint32_t)iocurrent);
 8000d5c:	43dd      	mvns	r5, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d5e:	03d6      	lsls	r6, r2, #15
        temp &= ~((uint32_t)iocurrent);
 8000d60:	bf54      	ite	pl
 8000d62:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8000d64:	4319      	orrmi	r1, r3
        }
        EXTI->IMR = temp;
 8000d66:	f8ce 1000 	str.w	r1, [lr]

        temp = EXTI->EMR;
 8000d6a:	f8de 1004 	ldr.w	r1, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d6e:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 8000d70:	bf54      	ite	pl
 8000d72:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8000d74:	4319      	orrmi	r1, r3
        }
        EXTI->EMR = temp;
 8000d76:	f8ce 1004 	str.w	r1, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d7a:	f8de 1008 	ldr.w	r1, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d7e:	02d6      	lsls	r6, r2, #11
        temp &= ~((uint32_t)iocurrent);
 8000d80:	bf54      	ite	pl
 8000d82:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8000d84:	4319      	orrmi	r1, r3
        }
        EXTI->RTSR = temp;
 8000d86:	f8ce 1008 	str.w	r1, [lr, #8]

        temp = EXTI->FTSR;
 8000d8a:	f8de 100c 	ldr.w	r1, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d8e:	0292      	lsls	r2, r2, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d90:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 8000d94:	bf54      	ite	pl
 8000d96:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8000d98:	4319      	orrmi	r1, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d9a:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 8000d9c:	f8ce 100c 	str.w	r1, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000da0:	d187      	bne.n	8000cb2 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8000da2:	b003      	add	sp, #12
 8000da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8000da8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000daa:	ea07 0a01 	and.w	sl, r7, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dae:	f8d8 700c 	ldr.w	r7, [r8, #12]
 8000db2:	40af      	lsls	r7, r5
 8000db4:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8000db8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000dba:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dbe:	f3c2 1700 	ubfx	r7, r2, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dc2:	ea2a 0a03 	bic.w	sl, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dc6:	40a7      	lsls	r7, r4
 8000dc8:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8000dcc:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000dce:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dd0:	400f      	ands	r7, r1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd2:	433e      	orrs	r6, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd4:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000dd8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dda:	d183      	bne.n	8000ce4 <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3U];
 8000ddc:	ea4f 0ad4 	mov.w	sl, r4, lsr #3
 8000de0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000de4:	f004 0607 	and.w	r6, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 8000de8:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dec:	00b6      	lsls	r6, r6, #2
 8000dee:	f04f 0c0f 	mov.w	ip, #15
 8000df2:	fa0c fc06 	lsl.w	ip, ip, r6
 8000df6:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000dfa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8000dfe:	fa07 f606 	lsl.w	r6, r7, r6
 8000e02:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000e06:	f8ca 6020 	str.w	r6, [sl, #32]
 8000e0a:	e76b      	b.n	8000ce4 <HAL_GPIO_Init+0x50>
 8000e0c:	fa09 f505 	lsl.w	r5, r9, r5
 8000e10:	4329      	orrs	r1, r5
 8000e12:	e7a0      	b.n	8000d56 <HAL_GPIO_Init+0xc2>
 8000e14:	2702      	movs	r7, #2
 8000e16:	fa07 f505 	lsl.w	r5, r7, r5
 8000e1a:	4329      	orrs	r1, r5
 8000e1c:	e79b      	b.n	8000d56 <HAL_GPIO_Init+0xc2>
 8000e1e:	2703      	movs	r7, #3
 8000e20:	fa07 f505 	lsl.w	r5, r7, r5
 8000e24:	4329      	orrs	r1, r5
 8000e26:	e796      	b.n	8000d56 <HAL_GPIO_Init+0xc2>
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	40020800 	.word	0x40020800
 8000e34:	40020c00 	.word	0x40020c00
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40013c00 	.word	0x40013c00

08000e40 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000e40:	6903      	ldr	r3, [r0, #16]
 8000e42:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000e44:	bf14      	ite	ne
 8000e46:	2001      	movne	r0, #1
 8000e48:	2000      	moveq	r0, #0
 8000e4a:	4770      	bx	lr

08000e4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e4c:	b902      	cbnz	r2, 8000e50 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e4e:	0409      	lsls	r1, r1, #16
 8000e50:	6181      	str	r1, [r0, #24]
  }
}
 8000e52:	4770      	bx	lr

08000e54 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e54:	2800      	cmp	r0, #0
 8000e56:	f000 8132 	beq.w	80010be <HAL_RCC_OscConfig+0x26a>
{
 8000e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e5e:	6803      	ldr	r3, [r0, #0]
 8000e60:	07dd      	lsls	r5, r3, #31
{
 8000e62:	b082      	sub	sp, #8
 8000e64:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e66:	d52f      	bpl.n	8000ec8 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e68:	49ac      	ldr	r1, [pc, #688]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000e6a:	688a      	ldr	r2, [r1, #8]
 8000e6c:	f002 020c 	and.w	r2, r2, #12
 8000e70:	2a04      	cmp	r2, #4
 8000e72:	f000 80ea 	beq.w	800104a <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e76:	688a      	ldr	r2, [r1, #8]
 8000e78:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e7c:	2a08      	cmp	r2, #8
 8000e7e:	f000 80e0 	beq.w	8001042 <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e82:	6863      	ldr	r3, [r4, #4]
 8000e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e88:	f000 80e9 	beq.w	800105e <HAL_RCC_OscConfig+0x20a>
 8000e8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e90:	f000 8178 	beq.w	8001184 <HAL_RCC_OscConfig+0x330>
 8000e94:	4da1      	ldr	r5, [pc, #644]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000e96:	682a      	ldr	r2, [r5, #0]
 8000e98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e9c:	602a      	str	r2, [r5, #0]
 8000e9e:	682a      	ldr	r2, [r5, #0]
 8000ea0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ea4:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f040 80de 	bne.w	8001068 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eac:	f7ff fe8a 	bl	8000bc4 <HAL_GetTick>
 8000eb0:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb2:	e005      	b.n	8000ec0 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eb4:	f7ff fe86 	bl	8000bc4 <HAL_GetTick>
 8000eb8:	1b80      	subs	r0, r0, r6
 8000eba:	2864      	cmp	r0, #100	; 0x64
 8000ebc:	f200 80f2 	bhi.w	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ec0:	682b      	ldr	r3, [r5, #0]
 8000ec2:	039b      	lsls	r3, r3, #14
 8000ec4:	d4f6      	bmi.n	8000eb4 <HAL_RCC_OscConfig+0x60>
 8000ec6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ec8:	079f      	lsls	r7, r3, #30
 8000eca:	d475      	bmi.n	8000fb8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ecc:	071a      	lsls	r2, r3, #28
 8000ece:	d515      	bpl.n	8000efc <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ed0:	6963      	ldr	r3, [r4, #20]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	f000 80a5 	beq.w	8001022 <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ed8:	4b91      	ldr	r3, [pc, #580]	; (8001120 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eda:	4d90      	ldr	r5, [pc, #576]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fe70 	bl	8000bc4 <HAL_GetTick>
 8000ee4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee6:	e005      	b.n	8000ef4 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ee8:	f7ff fe6c 	bl	8000bc4 <HAL_GetTick>
 8000eec:	1b80      	subs	r0, r0, r6
 8000eee:	2802      	cmp	r0, #2
 8000ef0:	f200 80d8 	bhi.w	80010a4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ef4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000ef6:	079b      	lsls	r3, r3, #30
 8000ef8:	d5f6      	bpl.n	8000ee8 <HAL_RCC_OscConfig+0x94>
 8000efa:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000efc:	0758      	lsls	r0, r3, #29
 8000efe:	d53b      	bpl.n	8000f78 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f00:	4a86      	ldr	r2, [pc, #536]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000f02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f04:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8000f08:	f040 80db 	bne.w	80010c2 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	6413      	str	r3, [r2, #64]	; 0x40
 8000f16:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f20:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f22:	4d80      	ldr	r5, [pc, #512]	; (8001124 <HAL_RCC_OscConfig+0x2d0>)
 8000f24:	682a      	ldr	r2, [r5, #0]
 8000f26:	05d1      	lsls	r1, r2, #23
 8000f28:	f140 80ac 	bpl.w	8001084 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f2c:	68a3      	ldr	r3, [r4, #8]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	f000 80c9 	beq.w	80010c6 <HAL_RCC_OscConfig+0x272>
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	f000 812f 	beq.w	8001198 <HAL_RCC_OscConfig+0x344>
 8000f3a:	4d78      	ldr	r5, [pc, #480]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000f3c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f3e:	f022 0201 	bic.w	r2, r2, #1
 8000f42:	672a      	str	r2, [r5, #112]	; 0x70
 8000f44:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f46:	f022 0204 	bic.w	r2, r2, #4
 8000f4a:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f040 80bf 	bne.w	80010d0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f52:	f7ff fe37 	bl	8000bc4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f56:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f5a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f5c:	e006      	b.n	8000f6c <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fe31 	bl	8000bc4 <HAL_GetTick>
 8000f62:	eba0 0008 	sub.w	r0, r0, r8
 8000f66:	42b8      	cmp	r0, r7
 8000f68:	f200 809c 	bhi.w	80010a4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f6c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f6e:	0798      	lsls	r0, r3, #30
 8000f70:	d4f5      	bmi.n	8000f5e <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f72:	2e00      	cmp	r6, #0
 8000f74:	f040 80dc 	bne.w	8001130 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f78:	69a0      	ldr	r0, [r4, #24]
 8000f7a:	b1c8      	cbz	r0, 8000fb0 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f7c:	4d67      	ldr	r5, [pc, #412]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000f7e:	68aa      	ldr	r2, [r5, #8]
 8000f80:	f002 020c 	and.w	r2, r2, #12
 8000f84:	2a08      	cmp	r2, #8
 8000f86:	f000 80d9 	beq.w	800113c <HAL_RCC_OscConfig+0x2e8>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f8a:	4a67      	ldr	r2, [pc, #412]	; (8001128 <HAL_RCC_OscConfig+0x2d4>)
 8000f8c:	2100      	movs	r1, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f8e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000f90:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f92:	f000 810b 	beq.w	80011ac <HAL_RCC_OscConfig+0x358>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fe15 	bl	8000bc4 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f9a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8000f9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f9e:	e004      	b.n	8000faa <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fa0:	f7ff fe10 	bl	8000bc4 <HAL_GetTick>
 8000fa4:	1b40      	subs	r0, r0, r5
 8000fa6:	2802      	cmp	r0, #2
 8000fa8:	d87c      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	019b      	lsls	r3, r3, #6
 8000fae:	d4f7      	bmi.n	8000fa0 <HAL_RCC_OscConfig+0x14c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000fb0:	2000      	movs	r0, #0
}
 8000fb2:	b002      	add	sp, #8
 8000fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fb8:	4a58      	ldr	r2, [pc, #352]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8000fba:	6891      	ldr	r1, [r2, #8]
 8000fbc:	f011 0f0c 	tst.w	r1, #12
 8000fc0:	d024      	beq.n	800100c <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000fc2:	6891      	ldr	r1, [r2, #8]
 8000fc4:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fc8:	2908      	cmp	r1, #8
 8000fca:	d01c      	beq.n	8001006 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000fcc:	68e3      	ldr	r3, [r4, #12]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 8092 	beq.w	80010f8 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 8000fd4:	4b55      	ldr	r3, [pc, #340]	; (800112c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd6:	4d51      	ldr	r5, [pc, #324]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fdf2 	bl	8000bc4 <HAL_GetTick>
 8000fe0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe2:	e004      	b.n	8000fee <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe4:	f7ff fdee 	bl	8000bc4 <HAL_GetTick>
 8000fe8:	1b80      	subs	r0, r0, r6
 8000fea:	2802      	cmp	r0, #2
 8000fec:	d85a      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fee:	682b      	ldr	r3, [r5, #0]
 8000ff0:	0798      	lsls	r0, r3, #30
 8000ff2:	d5f7      	bpl.n	8000fe4 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff4:	682b      	ldr	r3, [r5, #0]
 8000ff6:	6922      	ldr	r2, [r4, #16]
 8000ff8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ffc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001000:	602b      	str	r3, [r5, #0]
 8001002:	6823      	ldr	r3, [r4, #0]
 8001004:	e762      	b.n	8000ecc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001006:	6852      	ldr	r2, [r2, #4]
 8001008:	0256      	lsls	r6, r2, #9
 800100a:	d4df      	bmi.n	8000fcc <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800100c:	4a43      	ldr	r2, [pc, #268]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 800100e:	6812      	ldr	r2, [r2, #0]
 8001010:	0795      	lsls	r5, r2, #30
 8001012:	d54b      	bpl.n	80010ac <HAL_RCC_OscConfig+0x258>
 8001014:	68e2      	ldr	r2, [r4, #12]
 8001016:	2a01      	cmp	r2, #1
 8001018:	d048      	beq.n	80010ac <HAL_RCC_OscConfig+0x258>
        return HAL_ERROR;
 800101a:	2001      	movs	r0, #1
}
 800101c:	b002      	add	sp, #8
 800101e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001022:	4a3f      	ldr	r2, [pc, #252]	; (8001120 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001024:	4d3d      	ldr	r5, [pc, #244]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8001026:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001028:	f7ff fdcc 	bl	8000bc4 <HAL_GetTick>
 800102c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102e:	e004      	b.n	800103a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001030:	f7ff fdc8 	bl	8000bc4 <HAL_GetTick>
 8001034:	1b80      	subs	r0, r0, r6
 8001036:	2802      	cmp	r0, #2
 8001038:	d834      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800103a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800103c:	079f      	lsls	r7, r3, #30
 800103e:	d4f7      	bmi.n	8001030 <HAL_RCC_OscConfig+0x1dc>
 8001040:	e75b      	b.n	8000efa <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001042:	684a      	ldr	r2, [r1, #4]
 8001044:	0250      	lsls	r0, r2, #9
 8001046:	f57f af1c 	bpl.w	8000e82 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800104a:	4a34      	ldr	r2, [pc, #208]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	0391      	lsls	r1, r2, #14
 8001050:	f57f af3a 	bpl.w	8000ec8 <HAL_RCC_OscConfig+0x74>
 8001054:	6862      	ldr	r2, [r4, #4]
 8001056:	2a00      	cmp	r2, #0
 8001058:	f47f af36 	bne.w	8000ec8 <HAL_RCC_OscConfig+0x74>
 800105c:	e7dd      	b.n	800101a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800105e:	4a2f      	ldr	r2, [pc, #188]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 8001060:	6813      	ldr	r3, [r2, #0]
 8001062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001066:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001068:	f7ff fdac 	bl	8000bc4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800106c:	4d2b      	ldr	r5, [pc, #172]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800106e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001070:	e004      	b.n	800107c <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001072:	f7ff fda7 	bl	8000bc4 <HAL_GetTick>
 8001076:	1b80      	subs	r0, r0, r6
 8001078:	2864      	cmp	r0, #100	; 0x64
 800107a:	d813      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107c:	682b      	ldr	r3, [r5, #0]
 800107e:	039a      	lsls	r2, r3, #14
 8001080:	d5f7      	bpl.n	8001072 <HAL_RCC_OscConfig+0x21e>
 8001082:	e720      	b.n	8000ec6 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001084:	682a      	ldr	r2, [r5, #0]
 8001086:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800108a:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800108c:	f7ff fd9a 	bl	8000bc4 <HAL_GetTick>
 8001090:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001092:	682b      	ldr	r3, [r5, #0]
 8001094:	05da      	lsls	r2, r3, #23
 8001096:	f53f af49 	bmi.w	8000f2c <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800109a:	f7ff fd93 	bl	8000bc4 <HAL_GetTick>
 800109e:	1bc0      	subs	r0, r0, r7
 80010a0:	2802      	cmp	r0, #2
 80010a2:	d9f6      	bls.n	8001092 <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 80010a4:	2003      	movs	r0, #3
}
 80010a6:	b002      	add	sp, #8
 80010a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ac:	491b      	ldr	r1, [pc, #108]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 80010ae:	6920      	ldr	r0, [r4, #16]
 80010b0:	680a      	ldr	r2, [r1, #0]
 80010b2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80010b6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80010ba:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010bc:	e706      	b.n	8000ecc <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 80010be:	2001      	movs	r0, #1
}
 80010c0:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 80010c2:	2600      	movs	r6, #0
 80010c4:	e72d      	b.n	8000f22 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
 80010c8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80010d0:	f7ff fd78 	bl	8000bc4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d4:	4d11      	ldr	r5, [pc, #68]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80010d6:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010d8:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010dc:	e005      	b.n	80010ea <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010de:	f7ff fd71 	bl	8000bc4 <HAL_GetTick>
 80010e2:	eba0 0008 	sub.w	r0, r0, r8
 80010e6:	42b8      	cmp	r0, r7
 80010e8:	d8dc      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ea:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80010ec:	079b      	lsls	r3, r3, #30
 80010ee:	d5f6      	bpl.n	80010de <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 80010f0:	2e00      	cmp	r6, #0
 80010f2:	f43f af41 	beq.w	8000f78 <HAL_RCC_OscConfig+0x124>
 80010f6:	e01b      	b.n	8001130 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 80010f8:	4a0c      	ldr	r2, [pc, #48]	; (800112c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fa:	4d08      	ldr	r5, [pc, #32]	; (800111c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 80010fc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80010fe:	f7ff fd61 	bl	8000bc4 <HAL_GetTick>
 8001102:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001104:	e004      	b.n	8001110 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001106:	f7ff fd5d 	bl	8000bc4 <HAL_GetTick>
 800110a:	1b80      	subs	r0, r0, r6
 800110c:	2802      	cmp	r0, #2
 800110e:	d8c9      	bhi.n	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001110:	682b      	ldr	r3, [r5, #0]
 8001112:	0799      	lsls	r1, r3, #30
 8001114:	d4f7      	bmi.n	8001106 <HAL_RCC_OscConfig+0x2b2>
 8001116:	6823      	ldr	r3, [r4, #0]
 8001118:	e6d8      	b.n	8000ecc <HAL_RCC_OscConfig+0x78>
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800
 8001120:	42470e80 	.word	0x42470e80
 8001124:	40007000 	.word	0x40007000
 8001128:	42470060 	.word	0x42470060
 800112c:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 8001130:	4a35      	ldr	r2, [pc, #212]	; (8001208 <HAL_RCC_OscConfig+0x3b4>)
 8001132:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001138:	6413      	str	r3, [r2, #64]	; 0x40
 800113a:	e71d      	b.n	8000f78 <HAL_RCC_OscConfig+0x124>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800113c:	2801      	cmp	r0, #1
 800113e:	f43f af6d 	beq.w	800101c <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8001142:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001144:	69e2      	ldr	r2, [r4, #28]
 8001146:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800114a:	4291      	cmp	r1, r2
 800114c:	f47f af65 	bne.w	800101a <HAL_RCC_OscConfig+0x1c6>
 8001150:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001152:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001156:	4291      	cmp	r1, r2
 8001158:	f47f af5f 	bne.w	800101a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800115c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001160:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001162:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001164:	428a      	cmp	r2, r1
 8001166:	f47f af58 	bne.w	800101a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800116a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800116c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001170:	4291      	cmp	r1, r2
 8001172:	f47f af52 	bne.w	800101a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001176:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001178:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 800117c:	1a18      	subs	r0, r3, r0
 800117e:	bf18      	it	ne
 8001180:	2001      	movne	r0, #1
 8001182:	e74b      	b.n	800101c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001184:	4b20      	ldr	r3, [pc, #128]	; (8001208 <HAL_RCC_OscConfig+0x3b4>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e767      	b.n	8001068 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <HAL_RCC_OscConfig+0x3b4>)
 800119a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800119c:	f042 0204 	orr.w	r2, r2, #4
 80011a0:	671a      	str	r2, [r3, #112]	; 0x70
 80011a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80011a4:	f042 0201 	orr.w	r2, r2, #1
 80011a8:	671a      	str	r2, [r3, #112]	; 0x70
 80011aa:	e791      	b.n	80010d0 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 80011ac:	f7ff fd0a 	bl	8000bc4 <HAL_GetTick>
 80011b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011b2:	e005      	b.n	80011c0 <HAL_RCC_OscConfig+0x36c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011b4:	f7ff fd06 	bl	8000bc4 <HAL_GetTick>
 80011b8:	1b80      	subs	r0, r0, r6
 80011ba:	2802      	cmp	r0, #2
 80011bc:	f63f af72 	bhi.w	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011c0:	682b      	ldr	r3, [r5, #0]
 80011c2:	0199      	lsls	r1, r3, #6
 80011c4:	d4f6      	bmi.n	80011b4 <HAL_RCC_OscConfig+0x360>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011c6:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 80011ca:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 80011ce:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011d0:	4c0d      	ldr	r4, [pc, #52]	; (8001208 <HAL_RCC_OscConfig+0x3b4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011d2:	4333      	orrs	r3, r6
 80011d4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80011d8:	0852      	lsrs	r2, r2, #1
 80011da:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80011de:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80011e0:	490a      	ldr	r1, [pc, #40]	; (800120c <HAL_RCC_OscConfig+0x3b8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80011e6:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011e8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80011ea:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80011ec:	f7ff fcea 	bl	8000bc4 <HAL_GetTick>
 80011f0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f2:	e005      	b.n	8001200 <HAL_RCC_OscConfig+0x3ac>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f4:	f7ff fce6 	bl	8000bc4 <HAL_GetTick>
 80011f8:	1b40      	subs	r0, r0, r5
 80011fa:	2802      	cmp	r0, #2
 80011fc:	f63f af52 	bhi.w	80010a4 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001200:	6823      	ldr	r3, [r4, #0]
 8001202:	019a      	lsls	r2, r3, #6
 8001204:	d5f6      	bpl.n	80011f4 <HAL_RCC_OscConfig+0x3a0>
 8001206:	e6d3      	b.n	8000fb0 <HAL_RCC_OscConfig+0x15c>
 8001208:	40023800 	.word	0x40023800
 800120c:	42470060 	.word	0x42470060

08001210 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001210:	4917      	ldr	r1, [pc, #92]	; (8001270 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8001212:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001214:	688b      	ldr	r3, [r1, #8]
 8001216:	f003 030c 	and.w	r3, r3, #12
 800121a:	2b04      	cmp	r3, #4
 800121c:	d01b      	beq.n	8001256 <HAL_RCC_GetSysClockFreq+0x46>
 800121e:	2b08      	cmp	r3, #8
 8001220:	d117      	bne.n	8001252 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001222:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001224:	684b      	ldr	r3, [r1, #4]
 8001226:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800122a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800122e:	d114      	bne.n	800125a <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001230:	6849      	ldr	r1, [r1, #4]
 8001232:	4810      	ldr	r0, [pc, #64]	; (8001274 <HAL_RCC_GetSysClockFreq+0x64>)
 8001234:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001238:	fba1 0100 	umull	r0, r1, r1, r0
 800123c:	f7ff f820 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001240:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <HAL_RCC_GetSysClockFreq+0x60>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001248:	3301      	adds	r3, #1
 800124a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800124c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001250:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001252:	4808      	ldr	r0, [pc, #32]	; (8001274 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001254:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001256:	4808      	ldr	r0, [pc, #32]	; (8001278 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001258:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800125a:	684b      	ldr	r3, [r1, #4]
 800125c:	4806      	ldr	r0, [pc, #24]	; (8001278 <HAL_RCC_GetSysClockFreq+0x68>)
 800125e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001262:	fba3 0100 	umull	r0, r1, r3, r0
 8001266:	2300      	movs	r3, #0
 8001268:	f7ff f80a 	bl	8000280 <__aeabi_uldivmod>
 800126c:	e7e8      	b.n	8001240 <HAL_RCC_GetSysClockFreq+0x30>
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	00f42400 	.word	0x00f42400
 8001278:	007a1200 	.word	0x007a1200

0800127c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800127c:	b160      	cbz	r0, 8001298 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800127e:	4a49      	ldr	r2, [pc, #292]	; (80013a4 <HAL_RCC_ClockConfig+0x128>)
 8001280:	6813      	ldr	r3, [r2, #0]
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	428b      	cmp	r3, r1
 8001288:	d208      	bcs.n	800129c <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800128a:	b2cb      	uxtb	r3, r1
 800128c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800128e:	6813      	ldr	r3, [r2, #0]
 8001290:	f003 030f 	and.w	r3, r3, #15
 8001294:	428b      	cmp	r3, r1
 8001296:	d001      	beq.n	800129c <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8001298:	2001      	movs	r0, #1
}
 800129a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800129c:	6803      	ldr	r3, [r0, #0]
{
 800129e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a2:	079d      	lsls	r5, r3, #30
 80012a4:	d514      	bpl.n	80012d0 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a6:	075c      	lsls	r4, r3, #29
 80012a8:	d504      	bpl.n	80012b4 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012aa:	4c3f      	ldr	r4, [pc, #252]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 80012ac:	68a2      	ldr	r2, [r4, #8]
 80012ae:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80012b2:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b4:	071a      	lsls	r2, r3, #28
 80012b6:	d504      	bpl.n	80012c2 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012b8:	4c3b      	ldr	r4, [pc, #236]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 80012ba:	68a2      	ldr	r2, [r4, #8]
 80012bc:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80012c0:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c2:	4c39      	ldr	r4, [pc, #228]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 80012c4:	6885      	ldr	r5, [r0, #8]
 80012c6:	68a2      	ldr	r2, [r4, #8]
 80012c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80012cc:	432a      	orrs	r2, r5
 80012ce:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d0:	07df      	lsls	r7, r3, #31
 80012d2:	4604      	mov	r4, r0
 80012d4:	460d      	mov	r5, r1
 80012d6:	d522      	bpl.n	800131e <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012d8:	6842      	ldr	r2, [r0, #4]
 80012da:	2a01      	cmp	r2, #1
 80012dc:	d057      	beq.n	800138e <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012de:	1e93      	subs	r3, r2, #2
 80012e0:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012e2:	4b31      	ldr	r3, [pc, #196]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012e6:	d959      	bls.n	800139c <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e8:	0799      	lsls	r1, r3, #30
 80012ea:	d525      	bpl.n	8001338 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ec:	4e2e      	ldr	r6, [pc, #184]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 80012ee:	68b3      	ldr	r3, [r6, #8]
 80012f0:	f023 0303 	bic.w	r3, r3, #3
 80012f4:	4313      	orrs	r3, r2
 80012f6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80012f8:	f7ff fc64 	bl	8000bc4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012fc:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001300:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001302:	e005      	b.n	8001310 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001304:	f7ff fc5e 	bl	8000bc4 <HAL_GetTick>
 8001308:	eba0 0008 	sub.w	r0, r0, r8
 800130c:	42b8      	cmp	r0, r7
 800130e:	d843      	bhi.n	8001398 <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001310:	68b3      	ldr	r3, [r6, #8]
 8001312:	6862      	ldr	r2, [r4, #4]
 8001314:	f003 030c 	and.w	r3, r3, #12
 8001318:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800131c:	d1f2      	bne.n	8001304 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800131e:	4a21      	ldr	r2, [pc, #132]	; (80013a4 <HAL_RCC_ClockConfig+0x128>)
 8001320:	6813      	ldr	r3, [r2, #0]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	42ab      	cmp	r3, r5
 8001328:	d909      	bls.n	800133e <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132a:	b2eb      	uxtb	r3, r5
 800132c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800132e:	6813      	ldr	r3, [r2, #0]
 8001330:	f003 030f 	and.w	r3, r3, #15
 8001334:	42ab      	cmp	r3, r5
 8001336:	d002      	beq.n	800133e <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8001338:	2001      	movs	r0, #1
}
 800133a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800133e:	6823      	ldr	r3, [r4, #0]
 8001340:	075a      	lsls	r2, r3, #29
 8001342:	d506      	bpl.n	8001352 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001344:	4918      	ldr	r1, [pc, #96]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 8001346:	68e0      	ldr	r0, [r4, #12]
 8001348:	688a      	ldr	r2, [r1, #8]
 800134a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800134e:	4302      	orrs	r2, r0
 8001350:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001352:	071b      	lsls	r3, r3, #28
 8001354:	d412      	bmi.n	800137c <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001356:	f7ff ff5b 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 800135a:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 800135c:	4c13      	ldr	r4, [pc, #76]	; (80013ac <HAL_RCC_ClockConfig+0x130>)
 800135e:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 8001360:	4913      	ldr	r1, [pc, #76]	; (80013b0 <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001362:	4a14      	ldr	r2, [pc, #80]	; (80013b4 <HAL_RCC_ClockConfig+0x138>)
 8001364:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001368:	5ce3      	ldrb	r3, [r4, r3]
 800136a:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 800136e:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001370:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8001372:	f7ff fbdd 	bl	8000b30 <HAL_InitTick>
  return HAL_OK;
 8001376:	2000      	movs	r0, #0
}
 8001378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800137c:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 800137e:	6921      	ldr	r1, [r4, #16]
 8001380:	6893      	ldr	r3, [r2, #8]
 8001382:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001386:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800138a:	6093      	str	r3, [r2, #8]
 800138c:	e7e3      	b.n	8001356 <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_RCC_ClockConfig+0x12c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	039e      	lsls	r6, r3, #14
 8001394:	d4aa      	bmi.n	80012ec <HAL_RCC_ClockConfig+0x70>
 8001396:	e7cf      	b.n	8001338 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8001398:	2003      	movs	r0, #3
 800139a:	e7ed      	b.n	8001378 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800139c:	0198      	lsls	r0, r3, #6
 800139e:	d4a5      	bmi.n	80012ec <HAL_RCC_ClockConfig+0x70>
 80013a0:	e7ca      	b.n	8001338 <HAL_RCC_ClockConfig+0xbc>
 80013a2:	bf00      	nop
 80013a4:	40023c00 	.word	0x40023c00
 80013a8:	40023800 	.word	0x40023800
 80013ac:	0800251c 	.word	0x0800251c
 80013b0:	20000008 	.word	0x20000008
 80013b4:	20000000 	.word	0x20000000

080013b8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <HAL_RCC_GetPCLK1Freq+0x14>)
 80013ba:	4a05      	ldr	r2, [pc, #20]	; (80013d0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80013bc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80013be:	4905      	ldr	r1, [pc, #20]	; (80013d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013c0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80013c4:	6808      	ldr	r0, [r1, #0]
 80013c6:	5cd3      	ldrb	r3, [r2, r3]
}
 80013c8:	40d8      	lsrs	r0, r3
 80013ca:	4770      	bx	lr
 80013cc:	40023800 	.word	0x40023800
 80013d0:	0800252c 	.word	0x0800252c
 80013d4:	20000000 	.word	0x20000000

080013d8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <HAL_RCC_GetPCLK2Freq+0x14>)
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80013dc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80013de:	4905      	ldr	r1, [pc, #20]	; (80013f4 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013e0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80013e4:	6808      	ldr	r0, [r1, #0]
 80013e6:	5cd3      	ldrb	r3, [r2, r3]
}
 80013e8:	40d8      	lsrs	r0, r3
 80013ea:	4770      	bx	lr
 80013ec:	40023800 	.word	0x40023800
 80013f0:	0800252c 	.word	0x0800252c
 80013f4:	20000000 	.word	0x20000000

080013f8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80013f8:	2800      	cmp	r0, #0
 80013fa:	f000 8093 	beq.w	8001524 <HAL_UART_Init+0x12c>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80013fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001402:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8001404:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001408:	4604      	mov	r4, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 8085 	beq.w	800151a <HAL_UART_Init+0x122>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001410:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001412:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8001414:	2224      	movs	r2, #36	; 0x24
 8001416:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800141a:	68d8      	ldr	r0, [r3, #12]
 800141c:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001420:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8001424:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001426:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001428:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800142a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800142e:	4329      	orrs	r1, r5
 8001430:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001432:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001434:	6965      	ldr	r5, [r4, #20]
 8001436:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8001438:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800143c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800143e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001442:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001444:	430a      	orrs	r2, r1
 8001446:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001448:	695a      	ldr	r2, [r3, #20]
 800144a:	69a1      	ldr	r1, [r4, #24]
 800144c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001450:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001452:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001456:	615a      	str	r2, [r3, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001458:	4a36      	ldr	r2, [pc, #216]	; (8001534 <HAL_UART_Init+0x13c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800145a:	d034      	beq.n	80014c6 <HAL_UART_Init+0xce>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800145c:	4293      	cmp	r3, r2
 800145e:	d063      	beq.n	8001528 <HAL_UART_Init+0x130>
 8001460:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001464:	4293      	cmp	r3, r2
 8001466:	d05f      	beq.n	8001528 <HAL_UART_Init+0x130>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001468:	f7ff ffa6 	bl	80013b8 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800146c:	6863      	ldr	r3, [r4, #4]
 800146e:	4d32      	ldr	r5, [pc, #200]	; (8001538 <HAL_UART_Init+0x140>)
 8001470:	2219      	movs	r2, #25
 8001472:	fba0 0102 	umull	r0, r1, r0, r2
 8001476:	009a      	lsls	r2, r3, #2
 8001478:	0f9b      	lsrs	r3, r3, #30
 800147a:	f7fe ff01 	bl	8000280 <__aeabi_uldivmod>
 800147e:	fba5 2100 	umull	r2, r1, r5, r0
 8001482:	0949      	lsrs	r1, r1, #5
 8001484:	2264      	movs	r2, #100	; 0x64
 8001486:	fb02 0211 	mls	r2, r2, r1, r0
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	3232      	adds	r2, #50	; 0x32
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	fba5 0202 	umull	r0, r2, r5, r2
 8001494:	0109      	lsls	r1, r1, #4
 8001496:	eb01 1252 	add.w	r2, r1, r2, lsr #5
 800149a:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800149c:	691a      	ldr	r2, [r3, #16]
 800149e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014a4:	695a      	ldr	r2, [r3, #20]
 80014a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014aa:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80014ac:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ae:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 80014b0:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80014b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014b6:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80014b8:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ba:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80014bc:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80014c0:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 80014c4:	bd70      	pop	{r4, r5, r6, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d031      	beq.n	800152e <HAL_UART_Init+0x136>
 80014ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d02d      	beq.n	800152e <HAL_UART_Init+0x136>
      pclk = HAL_RCC_GetPCLK1Freq();
 80014d2:	f7ff ff71 	bl	80013b8 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80014d6:	6862      	ldr	r2, [r4, #4]
 80014d8:	2600      	movs	r6, #0
 80014da:	1892      	adds	r2, r2, r2
 80014dc:	f04f 0119 	mov.w	r1, #25
 80014e0:	eb46 0306 	adc.w	r3, r6, r6
 80014e4:	fba0 0101 	umull	r0, r1, r0, r1
 80014e8:	f7fe feca 	bl	8000280 <__aeabi_uldivmod>
 80014ec:	4e12      	ldr	r6, [pc, #72]	; (8001538 <HAL_UART_Init+0x140>)
 80014ee:	6823      	ldr	r3, [r4, #0]
 80014f0:	fba6 2100 	umull	r2, r1, r6, r0
 80014f4:	094d      	lsrs	r5, r1, #5
 80014f6:	2264      	movs	r2, #100	; 0x64
 80014f8:	fb02 0215 	mls	r2, r2, r5, r0
 80014fc:	00d2      	lsls	r2, r2, #3
 80014fe:	3232      	adds	r2, #50	; 0x32
 8001500:	fba6 1202 	umull	r1, r2, r6, r2
 8001504:	0952      	lsrs	r2, r2, #5
 8001506:	f002 0107 	and.w	r1, r2, #7
 800150a:	0052      	lsls	r2, r2, #1
 800150c:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8001510:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8001514:	440a      	add	r2, r1
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	e7c0      	b.n	800149c <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 800151a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800151e:	f7ff faa9 	bl	8000a74 <HAL_UART_MspInit>
 8001522:	e775      	b.n	8001410 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8001524:	2001      	movs	r0, #1
}
 8001526:	4770      	bx	lr
      pclk = HAL_RCC_GetPCLK2Freq();
 8001528:	f7ff ff56 	bl	80013d8 <HAL_RCC_GetPCLK2Freq>
 800152c:	e79e      	b.n	800146c <HAL_UART_Init+0x74>
      pclk = HAL_RCC_GetPCLK2Freq();
 800152e:	f7ff ff53 	bl	80013d8 <HAL_RCC_GetPCLK2Freq>
 8001532:	e7d0      	b.n	80014d6 <HAL_UART_Init+0xde>
 8001534:	40011000 	.word	0x40011000
 8001538:	51eb851f 	.word	0x51eb851f

0800153c <__errno>:
 800153c:	4b01      	ldr	r3, [pc, #4]	; (8001544 <__errno+0x8>)
 800153e:	6818      	ldr	r0, [r3, #0]
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	2000000c 	.word	0x2000000c

08001548 <__libc_init_array>:
 8001548:	b570      	push	{r4, r5, r6, lr}
 800154a:	4e0d      	ldr	r6, [pc, #52]	; (8001580 <__libc_init_array+0x38>)
 800154c:	4c0d      	ldr	r4, [pc, #52]	; (8001584 <__libc_init_array+0x3c>)
 800154e:	1ba4      	subs	r4, r4, r6
 8001550:	10a4      	asrs	r4, r4, #2
 8001552:	2500      	movs	r5, #0
 8001554:	42a5      	cmp	r5, r4
 8001556:	d109      	bne.n	800156c <__libc_init_array+0x24>
 8001558:	4e0b      	ldr	r6, [pc, #44]	; (8001588 <__libc_init_array+0x40>)
 800155a:	4c0c      	ldr	r4, [pc, #48]	; (800158c <__libc_init_array+0x44>)
 800155c:	f000 ffba 	bl	80024d4 <_init>
 8001560:	1ba4      	subs	r4, r4, r6
 8001562:	10a4      	asrs	r4, r4, #2
 8001564:	2500      	movs	r5, #0
 8001566:	42a5      	cmp	r5, r4
 8001568:	d105      	bne.n	8001576 <__libc_init_array+0x2e>
 800156a:	bd70      	pop	{r4, r5, r6, pc}
 800156c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001570:	4798      	blx	r3
 8001572:	3501      	adds	r5, #1
 8001574:	e7ee      	b.n	8001554 <__libc_init_array+0xc>
 8001576:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800157a:	4798      	blx	r3
 800157c:	3501      	adds	r5, #1
 800157e:	e7f2      	b.n	8001566 <__libc_init_array+0x1e>
 8001580:	080025d4 	.word	0x080025d4
 8001584:	080025d4 	.word	0x080025d4
 8001588:	080025d4 	.word	0x080025d4
 800158c:	080025d8 	.word	0x080025d8

08001590 <memset>:
 8001590:	4402      	add	r2, r0
 8001592:	4603      	mov	r3, r0
 8001594:	4293      	cmp	r3, r2
 8001596:	d100      	bne.n	800159a <memset+0xa>
 8001598:	4770      	bx	lr
 800159a:	f803 1b01 	strb.w	r1, [r3], #1
 800159e:	e7f9      	b.n	8001594 <memset+0x4>

080015a0 <iprintf>:
 80015a0:	b40f      	push	{r0, r1, r2, r3}
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <iprintf+0x2c>)
 80015a4:	b513      	push	{r0, r1, r4, lr}
 80015a6:	681c      	ldr	r4, [r3, #0]
 80015a8:	b124      	cbz	r4, 80015b4 <iprintf+0x14>
 80015aa:	69a3      	ldr	r3, [r4, #24]
 80015ac:	b913      	cbnz	r3, 80015b4 <iprintf+0x14>
 80015ae:	4620      	mov	r0, r4
 80015b0:	f000 f9ac 	bl	800190c <__sinit>
 80015b4:	ab05      	add	r3, sp, #20
 80015b6:	9a04      	ldr	r2, [sp, #16]
 80015b8:	68a1      	ldr	r1, [r4, #8]
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	4620      	mov	r0, r4
 80015be:	f000 fb6d 	bl	8001c9c <_vfiprintf_r>
 80015c2:	b002      	add	sp, #8
 80015c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015c8:	b004      	add	sp, #16
 80015ca:	4770      	bx	lr
 80015cc:	2000000c 	.word	0x2000000c

080015d0 <setvbuf>:
 80015d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80015d4:	461d      	mov	r5, r3
 80015d6:	4b51      	ldr	r3, [pc, #324]	; (800171c <setvbuf+0x14c>)
 80015d8:	681e      	ldr	r6, [r3, #0]
 80015da:	4604      	mov	r4, r0
 80015dc:	460f      	mov	r7, r1
 80015de:	4690      	mov	r8, r2
 80015e0:	b126      	cbz	r6, 80015ec <setvbuf+0x1c>
 80015e2:	69b3      	ldr	r3, [r6, #24]
 80015e4:	b913      	cbnz	r3, 80015ec <setvbuf+0x1c>
 80015e6:	4630      	mov	r0, r6
 80015e8:	f000 f990 	bl	800190c <__sinit>
 80015ec:	4b4c      	ldr	r3, [pc, #304]	; (8001720 <setvbuf+0x150>)
 80015ee:	429c      	cmp	r4, r3
 80015f0:	d152      	bne.n	8001698 <setvbuf+0xc8>
 80015f2:	6874      	ldr	r4, [r6, #4]
 80015f4:	f1b8 0f02 	cmp.w	r8, #2
 80015f8:	d006      	beq.n	8001608 <setvbuf+0x38>
 80015fa:	f1b8 0f01 	cmp.w	r8, #1
 80015fe:	f200 8089 	bhi.w	8001714 <setvbuf+0x144>
 8001602:	2d00      	cmp	r5, #0
 8001604:	f2c0 8086 	blt.w	8001714 <setvbuf+0x144>
 8001608:	4621      	mov	r1, r4
 800160a:	4630      	mov	r0, r6
 800160c:	f000 f914 	bl	8001838 <_fflush_r>
 8001610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001612:	b141      	cbz	r1, 8001626 <setvbuf+0x56>
 8001614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001618:	4299      	cmp	r1, r3
 800161a:	d002      	beq.n	8001622 <setvbuf+0x52>
 800161c:	4630      	mov	r0, r6
 800161e:	f000 fa6b 	bl	8001af8 <_free_r>
 8001622:	2300      	movs	r3, #0
 8001624:	6363      	str	r3, [r4, #52]	; 0x34
 8001626:	2300      	movs	r3, #0
 8001628:	61a3      	str	r3, [r4, #24]
 800162a:	6063      	str	r3, [r4, #4]
 800162c:	89a3      	ldrh	r3, [r4, #12]
 800162e:	061b      	lsls	r3, r3, #24
 8001630:	d503      	bpl.n	800163a <setvbuf+0x6a>
 8001632:	6921      	ldr	r1, [r4, #16]
 8001634:	4630      	mov	r0, r6
 8001636:	f000 fa5f 	bl	8001af8 <_free_r>
 800163a:	89a3      	ldrh	r3, [r4, #12]
 800163c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8001640:	f023 0303 	bic.w	r3, r3, #3
 8001644:	f1b8 0f02 	cmp.w	r8, #2
 8001648:	81a3      	strh	r3, [r4, #12]
 800164a:	d05d      	beq.n	8001708 <setvbuf+0x138>
 800164c:	ab01      	add	r3, sp, #4
 800164e:	466a      	mov	r2, sp
 8001650:	4621      	mov	r1, r4
 8001652:	4630      	mov	r0, r6
 8001654:	f000 f9e4 	bl	8001a20 <__swhatbuf_r>
 8001658:	89a3      	ldrh	r3, [r4, #12]
 800165a:	4318      	orrs	r0, r3
 800165c:	81a0      	strh	r0, [r4, #12]
 800165e:	bb2d      	cbnz	r5, 80016ac <setvbuf+0xdc>
 8001660:	9d00      	ldr	r5, [sp, #0]
 8001662:	4628      	mov	r0, r5
 8001664:	f000 fa40 	bl	8001ae8 <malloc>
 8001668:	4607      	mov	r7, r0
 800166a:	2800      	cmp	r0, #0
 800166c:	d14e      	bne.n	800170c <setvbuf+0x13c>
 800166e:	f8dd 9000 	ldr.w	r9, [sp]
 8001672:	45a9      	cmp	r9, r5
 8001674:	d13c      	bne.n	80016f0 <setvbuf+0x120>
 8001676:	f04f 30ff 	mov.w	r0, #4294967295
 800167a:	89a3      	ldrh	r3, [r4, #12]
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	81a3      	strh	r3, [r4, #12]
 8001682:	2300      	movs	r3, #0
 8001684:	60a3      	str	r3, [r4, #8]
 8001686:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800168a:	6023      	str	r3, [r4, #0]
 800168c:	6123      	str	r3, [r4, #16]
 800168e:	2301      	movs	r3, #1
 8001690:	6163      	str	r3, [r4, #20]
 8001692:	b003      	add	sp, #12
 8001694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001698:	4b22      	ldr	r3, [pc, #136]	; (8001724 <setvbuf+0x154>)
 800169a:	429c      	cmp	r4, r3
 800169c:	d101      	bne.n	80016a2 <setvbuf+0xd2>
 800169e:	68b4      	ldr	r4, [r6, #8]
 80016a0:	e7a8      	b.n	80015f4 <setvbuf+0x24>
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <setvbuf+0x158>)
 80016a4:	429c      	cmp	r4, r3
 80016a6:	bf08      	it	eq
 80016a8:	68f4      	ldreq	r4, [r6, #12]
 80016aa:	e7a3      	b.n	80015f4 <setvbuf+0x24>
 80016ac:	2f00      	cmp	r7, #0
 80016ae:	d0d8      	beq.n	8001662 <setvbuf+0x92>
 80016b0:	69b3      	ldr	r3, [r6, #24]
 80016b2:	b913      	cbnz	r3, 80016ba <setvbuf+0xea>
 80016b4:	4630      	mov	r0, r6
 80016b6:	f000 f929 	bl	800190c <__sinit>
 80016ba:	f1b8 0f01 	cmp.w	r8, #1
 80016be:	bf08      	it	eq
 80016c0:	89a3      	ldrheq	r3, [r4, #12]
 80016c2:	6027      	str	r7, [r4, #0]
 80016c4:	bf04      	itt	eq
 80016c6:	f043 0301 	orreq.w	r3, r3, #1
 80016ca:	81a3      	strheq	r3, [r4, #12]
 80016cc:	89a3      	ldrh	r3, [r4, #12]
 80016ce:	f013 0008 	ands.w	r0, r3, #8
 80016d2:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80016d6:	d01b      	beq.n	8001710 <setvbuf+0x140>
 80016d8:	f013 0001 	ands.w	r0, r3, #1
 80016dc:	bf18      	it	ne
 80016de:	426d      	negne	r5, r5
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	bf1d      	ittte	ne
 80016e6:	60a3      	strne	r3, [r4, #8]
 80016e8:	61a5      	strne	r5, [r4, #24]
 80016ea:	4618      	movne	r0, r3
 80016ec:	60a5      	streq	r5, [r4, #8]
 80016ee:	e7d0      	b.n	8001692 <setvbuf+0xc2>
 80016f0:	4648      	mov	r0, r9
 80016f2:	f000 f9f9 	bl	8001ae8 <malloc>
 80016f6:	4607      	mov	r7, r0
 80016f8:	2800      	cmp	r0, #0
 80016fa:	d0bc      	beq.n	8001676 <setvbuf+0xa6>
 80016fc:	89a3      	ldrh	r3, [r4, #12]
 80016fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001702:	81a3      	strh	r3, [r4, #12]
 8001704:	464d      	mov	r5, r9
 8001706:	e7d3      	b.n	80016b0 <setvbuf+0xe0>
 8001708:	2000      	movs	r0, #0
 800170a:	e7b6      	b.n	800167a <setvbuf+0xaa>
 800170c:	46a9      	mov	r9, r5
 800170e:	e7f5      	b.n	80016fc <setvbuf+0x12c>
 8001710:	60a0      	str	r0, [r4, #8]
 8001712:	e7be      	b.n	8001692 <setvbuf+0xc2>
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	e7bb      	b.n	8001692 <setvbuf+0xc2>
 800171a:	bf00      	nop
 800171c:	2000000c 	.word	0x2000000c
 8001720:	08002558 	.word	0x08002558
 8001724:	08002578 	.word	0x08002578
 8001728:	08002538 	.word	0x08002538

0800172c <__sflush_r>:
 800172c:	898a      	ldrh	r2, [r1, #12]
 800172e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001732:	4605      	mov	r5, r0
 8001734:	0710      	lsls	r0, r2, #28
 8001736:	460c      	mov	r4, r1
 8001738:	d458      	bmi.n	80017ec <__sflush_r+0xc0>
 800173a:	684b      	ldr	r3, [r1, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	dc05      	bgt.n	800174c <__sflush_r+0x20>
 8001740:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001742:	2b00      	cmp	r3, #0
 8001744:	dc02      	bgt.n	800174c <__sflush_r+0x20>
 8001746:	2000      	movs	r0, #0
 8001748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800174c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800174e:	2e00      	cmp	r6, #0
 8001750:	d0f9      	beq.n	8001746 <__sflush_r+0x1a>
 8001752:	2300      	movs	r3, #0
 8001754:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001758:	682f      	ldr	r7, [r5, #0]
 800175a:	6a21      	ldr	r1, [r4, #32]
 800175c:	602b      	str	r3, [r5, #0]
 800175e:	d032      	beq.n	80017c6 <__sflush_r+0x9a>
 8001760:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001762:	89a3      	ldrh	r3, [r4, #12]
 8001764:	075a      	lsls	r2, r3, #29
 8001766:	d505      	bpl.n	8001774 <__sflush_r+0x48>
 8001768:	6863      	ldr	r3, [r4, #4]
 800176a:	1ac0      	subs	r0, r0, r3
 800176c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800176e:	b10b      	cbz	r3, 8001774 <__sflush_r+0x48>
 8001770:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001772:	1ac0      	subs	r0, r0, r3
 8001774:	2300      	movs	r3, #0
 8001776:	4602      	mov	r2, r0
 8001778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800177a:	6a21      	ldr	r1, [r4, #32]
 800177c:	4628      	mov	r0, r5
 800177e:	47b0      	blx	r6
 8001780:	1c43      	adds	r3, r0, #1
 8001782:	89a3      	ldrh	r3, [r4, #12]
 8001784:	d106      	bne.n	8001794 <__sflush_r+0x68>
 8001786:	6829      	ldr	r1, [r5, #0]
 8001788:	291d      	cmp	r1, #29
 800178a:	d848      	bhi.n	800181e <__sflush_r+0xf2>
 800178c:	4a29      	ldr	r2, [pc, #164]	; (8001834 <__sflush_r+0x108>)
 800178e:	40ca      	lsrs	r2, r1
 8001790:	07d6      	lsls	r6, r2, #31
 8001792:	d544      	bpl.n	800181e <__sflush_r+0xf2>
 8001794:	2200      	movs	r2, #0
 8001796:	6062      	str	r2, [r4, #4]
 8001798:	04d9      	lsls	r1, r3, #19
 800179a:	6922      	ldr	r2, [r4, #16]
 800179c:	6022      	str	r2, [r4, #0]
 800179e:	d504      	bpl.n	80017aa <__sflush_r+0x7e>
 80017a0:	1c42      	adds	r2, r0, #1
 80017a2:	d101      	bne.n	80017a8 <__sflush_r+0x7c>
 80017a4:	682b      	ldr	r3, [r5, #0]
 80017a6:	b903      	cbnz	r3, 80017aa <__sflush_r+0x7e>
 80017a8:	6560      	str	r0, [r4, #84]	; 0x54
 80017aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80017ac:	602f      	str	r7, [r5, #0]
 80017ae:	2900      	cmp	r1, #0
 80017b0:	d0c9      	beq.n	8001746 <__sflush_r+0x1a>
 80017b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80017b6:	4299      	cmp	r1, r3
 80017b8:	d002      	beq.n	80017c0 <__sflush_r+0x94>
 80017ba:	4628      	mov	r0, r5
 80017bc:	f000 f99c 	bl	8001af8 <_free_r>
 80017c0:	2000      	movs	r0, #0
 80017c2:	6360      	str	r0, [r4, #52]	; 0x34
 80017c4:	e7c0      	b.n	8001748 <__sflush_r+0x1c>
 80017c6:	2301      	movs	r3, #1
 80017c8:	4628      	mov	r0, r5
 80017ca:	47b0      	blx	r6
 80017cc:	1c41      	adds	r1, r0, #1
 80017ce:	d1c8      	bne.n	8001762 <__sflush_r+0x36>
 80017d0:	682b      	ldr	r3, [r5, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d0c5      	beq.n	8001762 <__sflush_r+0x36>
 80017d6:	2b1d      	cmp	r3, #29
 80017d8:	d001      	beq.n	80017de <__sflush_r+0xb2>
 80017da:	2b16      	cmp	r3, #22
 80017dc:	d101      	bne.n	80017e2 <__sflush_r+0xb6>
 80017de:	602f      	str	r7, [r5, #0]
 80017e0:	e7b1      	b.n	8001746 <__sflush_r+0x1a>
 80017e2:	89a3      	ldrh	r3, [r4, #12]
 80017e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017e8:	81a3      	strh	r3, [r4, #12]
 80017ea:	e7ad      	b.n	8001748 <__sflush_r+0x1c>
 80017ec:	690f      	ldr	r7, [r1, #16]
 80017ee:	2f00      	cmp	r7, #0
 80017f0:	d0a9      	beq.n	8001746 <__sflush_r+0x1a>
 80017f2:	0793      	lsls	r3, r2, #30
 80017f4:	680e      	ldr	r6, [r1, #0]
 80017f6:	bf08      	it	eq
 80017f8:	694b      	ldreq	r3, [r1, #20]
 80017fa:	600f      	str	r7, [r1, #0]
 80017fc:	bf18      	it	ne
 80017fe:	2300      	movne	r3, #0
 8001800:	eba6 0807 	sub.w	r8, r6, r7
 8001804:	608b      	str	r3, [r1, #8]
 8001806:	f1b8 0f00 	cmp.w	r8, #0
 800180a:	dd9c      	ble.n	8001746 <__sflush_r+0x1a>
 800180c:	4643      	mov	r3, r8
 800180e:	463a      	mov	r2, r7
 8001810:	6a21      	ldr	r1, [r4, #32]
 8001812:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001814:	4628      	mov	r0, r5
 8001816:	47b0      	blx	r6
 8001818:	2800      	cmp	r0, #0
 800181a:	dc06      	bgt.n	800182a <__sflush_r+0xfe>
 800181c:	89a3      	ldrh	r3, [r4, #12]
 800181e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001822:	81a3      	strh	r3, [r4, #12]
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	e78e      	b.n	8001748 <__sflush_r+0x1c>
 800182a:	4407      	add	r7, r0
 800182c:	eba8 0800 	sub.w	r8, r8, r0
 8001830:	e7e9      	b.n	8001806 <__sflush_r+0xda>
 8001832:	bf00      	nop
 8001834:	20400001 	.word	0x20400001

08001838 <_fflush_r>:
 8001838:	b538      	push	{r3, r4, r5, lr}
 800183a:	690b      	ldr	r3, [r1, #16]
 800183c:	4605      	mov	r5, r0
 800183e:	460c      	mov	r4, r1
 8001840:	b1db      	cbz	r3, 800187a <_fflush_r+0x42>
 8001842:	b118      	cbz	r0, 800184c <_fflush_r+0x14>
 8001844:	6983      	ldr	r3, [r0, #24]
 8001846:	b90b      	cbnz	r3, 800184c <_fflush_r+0x14>
 8001848:	f000 f860 	bl	800190c <__sinit>
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <_fflush_r+0x48>)
 800184e:	429c      	cmp	r4, r3
 8001850:	d109      	bne.n	8001866 <_fflush_r+0x2e>
 8001852:	686c      	ldr	r4, [r5, #4]
 8001854:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001858:	b17b      	cbz	r3, 800187a <_fflush_r+0x42>
 800185a:	4621      	mov	r1, r4
 800185c:	4628      	mov	r0, r5
 800185e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001862:	f7ff bf63 	b.w	800172c <__sflush_r>
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <_fflush_r+0x4c>)
 8001868:	429c      	cmp	r4, r3
 800186a:	d101      	bne.n	8001870 <_fflush_r+0x38>
 800186c:	68ac      	ldr	r4, [r5, #8]
 800186e:	e7f1      	b.n	8001854 <_fflush_r+0x1c>
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <_fflush_r+0x50>)
 8001872:	429c      	cmp	r4, r3
 8001874:	bf08      	it	eq
 8001876:	68ec      	ldreq	r4, [r5, #12]
 8001878:	e7ec      	b.n	8001854 <_fflush_r+0x1c>
 800187a:	2000      	movs	r0, #0
 800187c:	bd38      	pop	{r3, r4, r5, pc}
 800187e:	bf00      	nop
 8001880:	08002558 	.word	0x08002558
 8001884:	08002578 	.word	0x08002578
 8001888:	08002538 	.word	0x08002538

0800188c <std>:
 800188c:	2300      	movs	r3, #0
 800188e:	b510      	push	{r4, lr}
 8001890:	4604      	mov	r4, r0
 8001892:	e9c0 3300 	strd	r3, r3, [r0]
 8001896:	6083      	str	r3, [r0, #8]
 8001898:	8181      	strh	r1, [r0, #12]
 800189a:	6643      	str	r3, [r0, #100]	; 0x64
 800189c:	81c2      	strh	r2, [r0, #14]
 800189e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80018a2:	6183      	str	r3, [r0, #24]
 80018a4:	4619      	mov	r1, r3
 80018a6:	2208      	movs	r2, #8
 80018a8:	305c      	adds	r0, #92	; 0x5c
 80018aa:	f7ff fe71 	bl	8001590 <memset>
 80018ae:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <std+0x38>)
 80018b0:	6263      	str	r3, [r4, #36]	; 0x24
 80018b2:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <std+0x3c>)
 80018b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80018b6:	4b05      	ldr	r3, [pc, #20]	; (80018cc <std+0x40>)
 80018b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80018ba:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <std+0x44>)
 80018bc:	6224      	str	r4, [r4, #32]
 80018be:	6323      	str	r3, [r4, #48]	; 0x30
 80018c0:	bd10      	pop	{r4, pc}
 80018c2:	bf00      	nop
 80018c4:	080021f9 	.word	0x080021f9
 80018c8:	0800221b 	.word	0x0800221b
 80018cc:	08002253 	.word	0x08002253
 80018d0:	08002277 	.word	0x08002277

080018d4 <_cleanup_r>:
 80018d4:	4901      	ldr	r1, [pc, #4]	; (80018dc <_cleanup_r+0x8>)
 80018d6:	f000 b885 	b.w	80019e4 <_fwalk_reent>
 80018da:	bf00      	nop
 80018dc:	08001839 	.word	0x08001839

080018e0 <__sfmoreglue>:
 80018e0:	b570      	push	{r4, r5, r6, lr}
 80018e2:	1e4a      	subs	r2, r1, #1
 80018e4:	2568      	movs	r5, #104	; 0x68
 80018e6:	4355      	muls	r5, r2
 80018e8:	460e      	mov	r6, r1
 80018ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80018ee:	f000 f951 	bl	8001b94 <_malloc_r>
 80018f2:	4604      	mov	r4, r0
 80018f4:	b140      	cbz	r0, 8001908 <__sfmoreglue+0x28>
 80018f6:	2100      	movs	r1, #0
 80018f8:	e9c0 1600 	strd	r1, r6, [r0]
 80018fc:	300c      	adds	r0, #12
 80018fe:	60a0      	str	r0, [r4, #8]
 8001900:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001904:	f7ff fe44 	bl	8001590 <memset>
 8001908:	4620      	mov	r0, r4
 800190a:	bd70      	pop	{r4, r5, r6, pc}

0800190c <__sinit>:
 800190c:	6983      	ldr	r3, [r0, #24]
 800190e:	b510      	push	{r4, lr}
 8001910:	4604      	mov	r4, r0
 8001912:	bb33      	cbnz	r3, 8001962 <__sinit+0x56>
 8001914:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001918:	6503      	str	r3, [r0, #80]	; 0x50
 800191a:	4b12      	ldr	r3, [pc, #72]	; (8001964 <__sinit+0x58>)
 800191c:	4a12      	ldr	r2, [pc, #72]	; (8001968 <__sinit+0x5c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6282      	str	r2, [r0, #40]	; 0x28
 8001922:	4298      	cmp	r0, r3
 8001924:	bf04      	itt	eq
 8001926:	2301      	moveq	r3, #1
 8001928:	6183      	streq	r3, [r0, #24]
 800192a:	f000 f81f 	bl	800196c <__sfp>
 800192e:	6060      	str	r0, [r4, #4]
 8001930:	4620      	mov	r0, r4
 8001932:	f000 f81b 	bl	800196c <__sfp>
 8001936:	60a0      	str	r0, [r4, #8]
 8001938:	4620      	mov	r0, r4
 800193a:	f000 f817 	bl	800196c <__sfp>
 800193e:	2200      	movs	r2, #0
 8001940:	60e0      	str	r0, [r4, #12]
 8001942:	2104      	movs	r1, #4
 8001944:	6860      	ldr	r0, [r4, #4]
 8001946:	f7ff ffa1 	bl	800188c <std>
 800194a:	2201      	movs	r2, #1
 800194c:	2109      	movs	r1, #9
 800194e:	68a0      	ldr	r0, [r4, #8]
 8001950:	f7ff ff9c 	bl	800188c <std>
 8001954:	2202      	movs	r2, #2
 8001956:	2112      	movs	r1, #18
 8001958:	68e0      	ldr	r0, [r4, #12]
 800195a:	f7ff ff97 	bl	800188c <std>
 800195e:	2301      	movs	r3, #1
 8001960:	61a3      	str	r3, [r4, #24]
 8001962:	bd10      	pop	{r4, pc}
 8001964:	08002534 	.word	0x08002534
 8001968:	080018d5 	.word	0x080018d5

0800196c <__sfp>:
 800196c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <__sfp+0x70>)
 8001970:	681e      	ldr	r6, [r3, #0]
 8001972:	69b3      	ldr	r3, [r6, #24]
 8001974:	4607      	mov	r7, r0
 8001976:	b913      	cbnz	r3, 800197e <__sfp+0x12>
 8001978:	4630      	mov	r0, r6
 800197a:	f7ff ffc7 	bl	800190c <__sinit>
 800197e:	3648      	adds	r6, #72	; 0x48
 8001980:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001984:	3b01      	subs	r3, #1
 8001986:	d503      	bpl.n	8001990 <__sfp+0x24>
 8001988:	6833      	ldr	r3, [r6, #0]
 800198a:	b133      	cbz	r3, 800199a <__sfp+0x2e>
 800198c:	6836      	ldr	r6, [r6, #0]
 800198e:	e7f7      	b.n	8001980 <__sfp+0x14>
 8001990:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001994:	b16d      	cbz	r5, 80019b2 <__sfp+0x46>
 8001996:	3468      	adds	r4, #104	; 0x68
 8001998:	e7f4      	b.n	8001984 <__sfp+0x18>
 800199a:	2104      	movs	r1, #4
 800199c:	4638      	mov	r0, r7
 800199e:	f7ff ff9f 	bl	80018e0 <__sfmoreglue>
 80019a2:	6030      	str	r0, [r6, #0]
 80019a4:	2800      	cmp	r0, #0
 80019a6:	d1f1      	bne.n	800198c <__sfp+0x20>
 80019a8:	230c      	movs	r3, #12
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	4604      	mov	r4, r0
 80019ae:	4620      	mov	r0, r4
 80019b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <__sfp+0x74>)
 80019b4:	6665      	str	r5, [r4, #100]	; 0x64
 80019b6:	e9c4 5500 	strd	r5, r5, [r4]
 80019ba:	60a5      	str	r5, [r4, #8]
 80019bc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80019c0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80019c4:	2208      	movs	r2, #8
 80019c6:	4629      	mov	r1, r5
 80019c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80019cc:	f7ff fde0 	bl	8001590 <memset>
 80019d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80019d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80019d8:	e7e9      	b.n	80019ae <__sfp+0x42>
 80019da:	bf00      	nop
 80019dc:	08002534 	.word	0x08002534
 80019e0:	ffff0001 	.word	0xffff0001

080019e4 <_fwalk_reent>:
 80019e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019e8:	4680      	mov	r8, r0
 80019ea:	4689      	mov	r9, r1
 80019ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80019f0:	2600      	movs	r6, #0
 80019f2:	b914      	cbnz	r4, 80019fa <_fwalk_reent+0x16>
 80019f4:	4630      	mov	r0, r6
 80019f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019fa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80019fe:	3f01      	subs	r7, #1
 8001a00:	d501      	bpl.n	8001a06 <_fwalk_reent+0x22>
 8001a02:	6824      	ldr	r4, [r4, #0]
 8001a04:	e7f5      	b.n	80019f2 <_fwalk_reent+0xe>
 8001a06:	89ab      	ldrh	r3, [r5, #12]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d907      	bls.n	8001a1c <_fwalk_reent+0x38>
 8001a0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001a10:	3301      	adds	r3, #1
 8001a12:	d003      	beq.n	8001a1c <_fwalk_reent+0x38>
 8001a14:	4629      	mov	r1, r5
 8001a16:	4640      	mov	r0, r8
 8001a18:	47c8      	blx	r9
 8001a1a:	4306      	orrs	r6, r0
 8001a1c:	3568      	adds	r5, #104	; 0x68
 8001a1e:	e7ee      	b.n	80019fe <_fwalk_reent+0x1a>

08001a20 <__swhatbuf_r>:
 8001a20:	b570      	push	{r4, r5, r6, lr}
 8001a22:	460e      	mov	r6, r1
 8001a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a28:	2900      	cmp	r1, #0
 8001a2a:	b096      	sub	sp, #88	; 0x58
 8001a2c:	4614      	mov	r4, r2
 8001a2e:	461d      	mov	r5, r3
 8001a30:	da07      	bge.n	8001a42 <__swhatbuf_r+0x22>
 8001a32:	2300      	movs	r3, #0
 8001a34:	602b      	str	r3, [r5, #0]
 8001a36:	89b3      	ldrh	r3, [r6, #12]
 8001a38:	061a      	lsls	r2, r3, #24
 8001a3a:	d410      	bmi.n	8001a5e <__swhatbuf_r+0x3e>
 8001a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a40:	e00e      	b.n	8001a60 <__swhatbuf_r+0x40>
 8001a42:	466a      	mov	r2, sp
 8001a44:	f000 fcfe 	bl	8002444 <_fstat_r>
 8001a48:	2800      	cmp	r0, #0
 8001a4a:	dbf2      	blt.n	8001a32 <__swhatbuf_r+0x12>
 8001a4c:	9a01      	ldr	r2, [sp, #4]
 8001a4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001a52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001a56:	425a      	negs	r2, r3
 8001a58:	415a      	adcs	r2, r3
 8001a5a:	602a      	str	r2, [r5, #0]
 8001a5c:	e7ee      	b.n	8001a3c <__swhatbuf_r+0x1c>
 8001a5e:	2340      	movs	r3, #64	; 0x40
 8001a60:	2000      	movs	r0, #0
 8001a62:	6023      	str	r3, [r4, #0]
 8001a64:	b016      	add	sp, #88	; 0x58
 8001a66:	bd70      	pop	{r4, r5, r6, pc}

08001a68 <__smakebuf_r>:
 8001a68:	898b      	ldrh	r3, [r1, #12]
 8001a6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001a6c:	079d      	lsls	r5, r3, #30
 8001a6e:	4606      	mov	r6, r0
 8001a70:	460c      	mov	r4, r1
 8001a72:	d507      	bpl.n	8001a84 <__smakebuf_r+0x1c>
 8001a74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001a78:	6023      	str	r3, [r4, #0]
 8001a7a:	6123      	str	r3, [r4, #16]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	6163      	str	r3, [r4, #20]
 8001a80:	b002      	add	sp, #8
 8001a82:	bd70      	pop	{r4, r5, r6, pc}
 8001a84:	ab01      	add	r3, sp, #4
 8001a86:	466a      	mov	r2, sp
 8001a88:	f7ff ffca 	bl	8001a20 <__swhatbuf_r>
 8001a8c:	9900      	ldr	r1, [sp, #0]
 8001a8e:	4605      	mov	r5, r0
 8001a90:	4630      	mov	r0, r6
 8001a92:	f000 f87f 	bl	8001b94 <_malloc_r>
 8001a96:	b948      	cbnz	r0, 8001aac <__smakebuf_r+0x44>
 8001a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a9c:	059a      	lsls	r2, r3, #22
 8001a9e:	d4ef      	bmi.n	8001a80 <__smakebuf_r+0x18>
 8001aa0:	f023 0303 	bic.w	r3, r3, #3
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	81a3      	strh	r3, [r4, #12]
 8001aaa:	e7e3      	b.n	8001a74 <__smakebuf_r+0xc>
 8001aac:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <__smakebuf_r+0x7c>)
 8001aae:	62b3      	str	r3, [r6, #40]	; 0x28
 8001ab0:	89a3      	ldrh	r3, [r4, #12]
 8001ab2:	6020      	str	r0, [r4, #0]
 8001ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab8:	81a3      	strh	r3, [r4, #12]
 8001aba:	9b00      	ldr	r3, [sp, #0]
 8001abc:	6163      	str	r3, [r4, #20]
 8001abe:	9b01      	ldr	r3, [sp, #4]
 8001ac0:	6120      	str	r0, [r4, #16]
 8001ac2:	b15b      	cbz	r3, 8001adc <__smakebuf_r+0x74>
 8001ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ac8:	4630      	mov	r0, r6
 8001aca:	f000 fccd 	bl	8002468 <_isatty_r>
 8001ace:	b128      	cbz	r0, 8001adc <__smakebuf_r+0x74>
 8001ad0:	89a3      	ldrh	r3, [r4, #12]
 8001ad2:	f023 0303 	bic.w	r3, r3, #3
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	81a3      	strh	r3, [r4, #12]
 8001adc:	89a3      	ldrh	r3, [r4, #12]
 8001ade:	431d      	orrs	r5, r3
 8001ae0:	81a5      	strh	r5, [r4, #12]
 8001ae2:	e7cd      	b.n	8001a80 <__smakebuf_r+0x18>
 8001ae4:	080018d5 	.word	0x080018d5

08001ae8 <malloc>:
 8001ae8:	4b02      	ldr	r3, [pc, #8]	; (8001af4 <malloc+0xc>)
 8001aea:	4601      	mov	r1, r0
 8001aec:	6818      	ldr	r0, [r3, #0]
 8001aee:	f000 b851 	b.w	8001b94 <_malloc_r>
 8001af2:	bf00      	nop
 8001af4:	2000000c 	.word	0x2000000c

08001af8 <_free_r>:
 8001af8:	b538      	push	{r3, r4, r5, lr}
 8001afa:	4605      	mov	r5, r0
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d045      	beq.n	8001b8c <_free_r+0x94>
 8001b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001b04:	1f0c      	subs	r4, r1, #4
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	bfb8      	it	lt
 8001b0a:	18e4      	addlt	r4, r4, r3
 8001b0c:	f000 fcce 	bl	80024ac <__malloc_lock>
 8001b10:	4a1f      	ldr	r2, [pc, #124]	; (8001b90 <_free_r+0x98>)
 8001b12:	6813      	ldr	r3, [r2, #0]
 8001b14:	4610      	mov	r0, r2
 8001b16:	b933      	cbnz	r3, 8001b26 <_free_r+0x2e>
 8001b18:	6063      	str	r3, [r4, #4]
 8001b1a:	6014      	str	r4, [r2, #0]
 8001b1c:	4628      	mov	r0, r5
 8001b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001b22:	f000 bcc4 	b.w	80024ae <__malloc_unlock>
 8001b26:	42a3      	cmp	r3, r4
 8001b28:	d90c      	bls.n	8001b44 <_free_r+0x4c>
 8001b2a:	6821      	ldr	r1, [r4, #0]
 8001b2c:	1862      	adds	r2, r4, r1
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	bf04      	itt	eq
 8001b32:	681a      	ldreq	r2, [r3, #0]
 8001b34:	685b      	ldreq	r3, [r3, #4]
 8001b36:	6063      	str	r3, [r4, #4]
 8001b38:	bf04      	itt	eq
 8001b3a:	1852      	addeq	r2, r2, r1
 8001b3c:	6022      	streq	r2, [r4, #0]
 8001b3e:	6004      	str	r4, [r0, #0]
 8001b40:	e7ec      	b.n	8001b1c <_free_r+0x24>
 8001b42:	4613      	mov	r3, r2
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	b10a      	cbz	r2, 8001b4c <_free_r+0x54>
 8001b48:	42a2      	cmp	r2, r4
 8001b4a:	d9fa      	bls.n	8001b42 <_free_r+0x4a>
 8001b4c:	6819      	ldr	r1, [r3, #0]
 8001b4e:	1858      	adds	r0, r3, r1
 8001b50:	42a0      	cmp	r0, r4
 8001b52:	d10b      	bne.n	8001b6c <_free_r+0x74>
 8001b54:	6820      	ldr	r0, [r4, #0]
 8001b56:	4401      	add	r1, r0
 8001b58:	1858      	adds	r0, r3, r1
 8001b5a:	4282      	cmp	r2, r0
 8001b5c:	6019      	str	r1, [r3, #0]
 8001b5e:	d1dd      	bne.n	8001b1c <_free_r+0x24>
 8001b60:	6810      	ldr	r0, [r2, #0]
 8001b62:	6852      	ldr	r2, [r2, #4]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	4401      	add	r1, r0
 8001b68:	6019      	str	r1, [r3, #0]
 8001b6a:	e7d7      	b.n	8001b1c <_free_r+0x24>
 8001b6c:	d902      	bls.n	8001b74 <_free_r+0x7c>
 8001b6e:	230c      	movs	r3, #12
 8001b70:	602b      	str	r3, [r5, #0]
 8001b72:	e7d3      	b.n	8001b1c <_free_r+0x24>
 8001b74:	6820      	ldr	r0, [r4, #0]
 8001b76:	1821      	adds	r1, r4, r0
 8001b78:	428a      	cmp	r2, r1
 8001b7a:	bf04      	itt	eq
 8001b7c:	6811      	ldreq	r1, [r2, #0]
 8001b7e:	6852      	ldreq	r2, [r2, #4]
 8001b80:	6062      	str	r2, [r4, #4]
 8001b82:	bf04      	itt	eq
 8001b84:	1809      	addeq	r1, r1, r0
 8001b86:	6021      	streq	r1, [r4, #0]
 8001b88:	605c      	str	r4, [r3, #4]
 8001b8a:	e7c7      	b.n	8001b1c <_free_r+0x24>
 8001b8c:	bd38      	pop	{r3, r4, r5, pc}
 8001b8e:	bf00      	nop
 8001b90:	200000a0 	.word	0x200000a0

08001b94 <_malloc_r>:
 8001b94:	b570      	push	{r4, r5, r6, lr}
 8001b96:	1ccd      	adds	r5, r1, #3
 8001b98:	f025 0503 	bic.w	r5, r5, #3
 8001b9c:	3508      	adds	r5, #8
 8001b9e:	2d0c      	cmp	r5, #12
 8001ba0:	bf38      	it	cc
 8001ba2:	250c      	movcc	r5, #12
 8001ba4:	2d00      	cmp	r5, #0
 8001ba6:	4606      	mov	r6, r0
 8001ba8:	db01      	blt.n	8001bae <_malloc_r+0x1a>
 8001baa:	42a9      	cmp	r1, r5
 8001bac:	d903      	bls.n	8001bb6 <_malloc_r+0x22>
 8001bae:	230c      	movs	r3, #12
 8001bb0:	6033      	str	r3, [r6, #0]
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	bd70      	pop	{r4, r5, r6, pc}
 8001bb6:	f000 fc79 	bl	80024ac <__malloc_lock>
 8001bba:	4a21      	ldr	r2, [pc, #132]	; (8001c40 <_malloc_r+0xac>)
 8001bbc:	6814      	ldr	r4, [r2, #0]
 8001bbe:	4621      	mov	r1, r4
 8001bc0:	b991      	cbnz	r1, 8001be8 <_malloc_r+0x54>
 8001bc2:	4c20      	ldr	r4, [pc, #128]	; (8001c44 <_malloc_r+0xb0>)
 8001bc4:	6823      	ldr	r3, [r4, #0]
 8001bc6:	b91b      	cbnz	r3, 8001bd0 <_malloc_r+0x3c>
 8001bc8:	4630      	mov	r0, r6
 8001bca:	f000 fb05 	bl	80021d8 <_sbrk_r>
 8001bce:	6020      	str	r0, [r4, #0]
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	4630      	mov	r0, r6
 8001bd4:	f000 fb00 	bl	80021d8 <_sbrk_r>
 8001bd8:	1c43      	adds	r3, r0, #1
 8001bda:	d124      	bne.n	8001c26 <_malloc_r+0x92>
 8001bdc:	230c      	movs	r3, #12
 8001bde:	6033      	str	r3, [r6, #0]
 8001be0:	4630      	mov	r0, r6
 8001be2:	f000 fc64 	bl	80024ae <__malloc_unlock>
 8001be6:	e7e4      	b.n	8001bb2 <_malloc_r+0x1e>
 8001be8:	680b      	ldr	r3, [r1, #0]
 8001bea:	1b5b      	subs	r3, r3, r5
 8001bec:	d418      	bmi.n	8001c20 <_malloc_r+0x8c>
 8001bee:	2b0b      	cmp	r3, #11
 8001bf0:	d90f      	bls.n	8001c12 <_malloc_r+0x7e>
 8001bf2:	600b      	str	r3, [r1, #0]
 8001bf4:	50cd      	str	r5, [r1, r3]
 8001bf6:	18cc      	adds	r4, r1, r3
 8001bf8:	4630      	mov	r0, r6
 8001bfa:	f000 fc58 	bl	80024ae <__malloc_unlock>
 8001bfe:	f104 000b 	add.w	r0, r4, #11
 8001c02:	1d23      	adds	r3, r4, #4
 8001c04:	f020 0007 	bic.w	r0, r0, #7
 8001c08:	1ac3      	subs	r3, r0, r3
 8001c0a:	d0d3      	beq.n	8001bb4 <_malloc_r+0x20>
 8001c0c:	425a      	negs	r2, r3
 8001c0e:	50e2      	str	r2, [r4, r3]
 8001c10:	e7d0      	b.n	8001bb4 <_malloc_r+0x20>
 8001c12:	428c      	cmp	r4, r1
 8001c14:	684b      	ldr	r3, [r1, #4]
 8001c16:	bf16      	itet	ne
 8001c18:	6063      	strne	r3, [r4, #4]
 8001c1a:	6013      	streq	r3, [r2, #0]
 8001c1c:	460c      	movne	r4, r1
 8001c1e:	e7eb      	b.n	8001bf8 <_malloc_r+0x64>
 8001c20:	460c      	mov	r4, r1
 8001c22:	6849      	ldr	r1, [r1, #4]
 8001c24:	e7cc      	b.n	8001bc0 <_malloc_r+0x2c>
 8001c26:	1cc4      	adds	r4, r0, #3
 8001c28:	f024 0403 	bic.w	r4, r4, #3
 8001c2c:	42a0      	cmp	r0, r4
 8001c2e:	d005      	beq.n	8001c3c <_malloc_r+0xa8>
 8001c30:	1a21      	subs	r1, r4, r0
 8001c32:	4630      	mov	r0, r6
 8001c34:	f000 fad0 	bl	80021d8 <_sbrk_r>
 8001c38:	3001      	adds	r0, #1
 8001c3a:	d0cf      	beq.n	8001bdc <_malloc_r+0x48>
 8001c3c:	6025      	str	r5, [r4, #0]
 8001c3e:	e7db      	b.n	8001bf8 <_malloc_r+0x64>
 8001c40:	200000a0 	.word	0x200000a0
 8001c44:	200000a4 	.word	0x200000a4

08001c48 <__sfputc_r>:
 8001c48:	6893      	ldr	r3, [r2, #8]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	b410      	push	{r4}
 8001c50:	6093      	str	r3, [r2, #8]
 8001c52:	da08      	bge.n	8001c66 <__sfputc_r+0x1e>
 8001c54:	6994      	ldr	r4, [r2, #24]
 8001c56:	42a3      	cmp	r3, r4
 8001c58:	db01      	blt.n	8001c5e <__sfputc_r+0x16>
 8001c5a:	290a      	cmp	r1, #10
 8001c5c:	d103      	bne.n	8001c66 <__sfputc_r+0x1e>
 8001c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c62:	f000 bb0d 	b.w	8002280 <__swbuf_r>
 8001c66:	6813      	ldr	r3, [r2, #0]
 8001c68:	1c58      	adds	r0, r3, #1
 8001c6a:	6010      	str	r0, [r2, #0]
 8001c6c:	7019      	strb	r1, [r3, #0]
 8001c6e:	4608      	mov	r0, r1
 8001c70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <__sfputs_r>:
 8001c76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c78:	4606      	mov	r6, r0
 8001c7a:	460f      	mov	r7, r1
 8001c7c:	4614      	mov	r4, r2
 8001c7e:	18d5      	adds	r5, r2, r3
 8001c80:	42ac      	cmp	r4, r5
 8001c82:	d101      	bne.n	8001c88 <__sfputs_r+0x12>
 8001c84:	2000      	movs	r0, #0
 8001c86:	e007      	b.n	8001c98 <__sfputs_r+0x22>
 8001c88:	463a      	mov	r2, r7
 8001c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c8e:	4630      	mov	r0, r6
 8001c90:	f7ff ffda 	bl	8001c48 <__sfputc_r>
 8001c94:	1c43      	adds	r3, r0, #1
 8001c96:	d1f3      	bne.n	8001c80 <__sfputs_r+0xa>
 8001c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c9c <_vfiprintf_r>:
 8001c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ca0:	460c      	mov	r4, r1
 8001ca2:	b09d      	sub	sp, #116	; 0x74
 8001ca4:	4617      	mov	r7, r2
 8001ca6:	461d      	mov	r5, r3
 8001ca8:	4606      	mov	r6, r0
 8001caa:	b118      	cbz	r0, 8001cb4 <_vfiprintf_r+0x18>
 8001cac:	6983      	ldr	r3, [r0, #24]
 8001cae:	b90b      	cbnz	r3, 8001cb4 <_vfiprintf_r+0x18>
 8001cb0:	f7ff fe2c 	bl	800190c <__sinit>
 8001cb4:	4b7c      	ldr	r3, [pc, #496]	; (8001ea8 <_vfiprintf_r+0x20c>)
 8001cb6:	429c      	cmp	r4, r3
 8001cb8:	d158      	bne.n	8001d6c <_vfiprintf_r+0xd0>
 8001cba:	6874      	ldr	r4, [r6, #4]
 8001cbc:	89a3      	ldrh	r3, [r4, #12]
 8001cbe:	0718      	lsls	r0, r3, #28
 8001cc0:	d55e      	bpl.n	8001d80 <_vfiprintf_r+0xe4>
 8001cc2:	6923      	ldr	r3, [r4, #16]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d05b      	beq.n	8001d80 <_vfiprintf_r+0xe4>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9309      	str	r3, [sp, #36]	; 0x24
 8001ccc:	2320      	movs	r3, #32
 8001cce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001cd2:	2330      	movs	r3, #48	; 0x30
 8001cd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001cd8:	9503      	str	r5, [sp, #12]
 8001cda:	f04f 0b01 	mov.w	fp, #1
 8001cde:	46b8      	mov	r8, r7
 8001ce0:	4645      	mov	r5, r8
 8001ce2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001ce6:	b10b      	cbz	r3, 8001cec <_vfiprintf_r+0x50>
 8001ce8:	2b25      	cmp	r3, #37	; 0x25
 8001cea:	d154      	bne.n	8001d96 <_vfiprintf_r+0xfa>
 8001cec:	ebb8 0a07 	subs.w	sl, r8, r7
 8001cf0:	d00b      	beq.n	8001d0a <_vfiprintf_r+0x6e>
 8001cf2:	4653      	mov	r3, sl
 8001cf4:	463a      	mov	r2, r7
 8001cf6:	4621      	mov	r1, r4
 8001cf8:	4630      	mov	r0, r6
 8001cfa:	f7ff ffbc 	bl	8001c76 <__sfputs_r>
 8001cfe:	3001      	adds	r0, #1
 8001d00:	f000 80c2 	beq.w	8001e88 <_vfiprintf_r+0x1ec>
 8001d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d06:	4453      	add	r3, sl
 8001d08:	9309      	str	r3, [sp, #36]	; 0x24
 8001d0a:	f898 3000 	ldrb.w	r3, [r8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 80ba 	beq.w	8001e88 <_vfiprintf_r+0x1ec>
 8001d14:	2300      	movs	r3, #0
 8001d16:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d1e:	9304      	str	r3, [sp, #16]
 8001d20:	9307      	str	r3, [sp, #28]
 8001d22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d26:	931a      	str	r3, [sp, #104]	; 0x68
 8001d28:	46a8      	mov	r8, r5
 8001d2a:	2205      	movs	r2, #5
 8001d2c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8001d30:	485e      	ldr	r0, [pc, #376]	; (8001eac <_vfiprintf_r+0x210>)
 8001d32:	f7fe fa55 	bl	80001e0 <memchr>
 8001d36:	9b04      	ldr	r3, [sp, #16]
 8001d38:	bb78      	cbnz	r0, 8001d9a <_vfiprintf_r+0xfe>
 8001d3a:	06d9      	lsls	r1, r3, #27
 8001d3c:	bf44      	itt	mi
 8001d3e:	2220      	movmi	r2, #32
 8001d40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d44:	071a      	lsls	r2, r3, #28
 8001d46:	bf44      	itt	mi
 8001d48:	222b      	movmi	r2, #43	; 0x2b
 8001d4a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d4e:	782a      	ldrb	r2, [r5, #0]
 8001d50:	2a2a      	cmp	r2, #42	; 0x2a
 8001d52:	d02a      	beq.n	8001daa <_vfiprintf_r+0x10e>
 8001d54:	9a07      	ldr	r2, [sp, #28]
 8001d56:	46a8      	mov	r8, r5
 8001d58:	2000      	movs	r0, #0
 8001d5a:	250a      	movs	r5, #10
 8001d5c:	4641      	mov	r1, r8
 8001d5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d62:	3b30      	subs	r3, #48	; 0x30
 8001d64:	2b09      	cmp	r3, #9
 8001d66:	d969      	bls.n	8001e3c <_vfiprintf_r+0x1a0>
 8001d68:	b360      	cbz	r0, 8001dc4 <_vfiprintf_r+0x128>
 8001d6a:	e024      	b.n	8001db6 <_vfiprintf_r+0x11a>
 8001d6c:	4b50      	ldr	r3, [pc, #320]	; (8001eb0 <_vfiprintf_r+0x214>)
 8001d6e:	429c      	cmp	r4, r3
 8001d70:	d101      	bne.n	8001d76 <_vfiprintf_r+0xda>
 8001d72:	68b4      	ldr	r4, [r6, #8]
 8001d74:	e7a2      	b.n	8001cbc <_vfiprintf_r+0x20>
 8001d76:	4b4f      	ldr	r3, [pc, #316]	; (8001eb4 <_vfiprintf_r+0x218>)
 8001d78:	429c      	cmp	r4, r3
 8001d7a:	bf08      	it	eq
 8001d7c:	68f4      	ldreq	r4, [r6, #12]
 8001d7e:	e79d      	b.n	8001cbc <_vfiprintf_r+0x20>
 8001d80:	4621      	mov	r1, r4
 8001d82:	4630      	mov	r0, r6
 8001d84:	f000 fae0 	bl	8002348 <__swsetup_r>
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	d09d      	beq.n	8001cc8 <_vfiprintf_r+0x2c>
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	b01d      	add	sp, #116	; 0x74
 8001d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d96:	46a8      	mov	r8, r5
 8001d98:	e7a2      	b.n	8001ce0 <_vfiprintf_r+0x44>
 8001d9a:	4a44      	ldr	r2, [pc, #272]	; (8001eac <_vfiprintf_r+0x210>)
 8001d9c:	1a80      	subs	r0, r0, r2
 8001d9e:	fa0b f000 	lsl.w	r0, fp, r0
 8001da2:	4318      	orrs	r0, r3
 8001da4:	9004      	str	r0, [sp, #16]
 8001da6:	4645      	mov	r5, r8
 8001da8:	e7be      	b.n	8001d28 <_vfiprintf_r+0x8c>
 8001daa:	9a03      	ldr	r2, [sp, #12]
 8001dac:	1d11      	adds	r1, r2, #4
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	9103      	str	r1, [sp, #12]
 8001db2:	2a00      	cmp	r2, #0
 8001db4:	db01      	blt.n	8001dba <_vfiprintf_r+0x11e>
 8001db6:	9207      	str	r2, [sp, #28]
 8001db8:	e004      	b.n	8001dc4 <_vfiprintf_r+0x128>
 8001dba:	4252      	negs	r2, r2
 8001dbc:	f043 0302 	orr.w	r3, r3, #2
 8001dc0:	9207      	str	r2, [sp, #28]
 8001dc2:	9304      	str	r3, [sp, #16]
 8001dc4:	f898 3000 	ldrb.w	r3, [r8]
 8001dc8:	2b2e      	cmp	r3, #46	; 0x2e
 8001dca:	d10e      	bne.n	8001dea <_vfiprintf_r+0x14e>
 8001dcc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8001dd2:	d138      	bne.n	8001e46 <_vfiprintf_r+0x1aa>
 8001dd4:	9b03      	ldr	r3, [sp, #12]
 8001dd6:	1d1a      	adds	r2, r3, #4
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	9203      	str	r2, [sp, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	bfb8      	it	lt
 8001de0:	f04f 33ff 	movlt.w	r3, #4294967295
 8001de4:	f108 0802 	add.w	r8, r8, #2
 8001de8:	9305      	str	r3, [sp, #20]
 8001dea:	4d33      	ldr	r5, [pc, #204]	; (8001eb8 <_vfiprintf_r+0x21c>)
 8001dec:	f898 1000 	ldrb.w	r1, [r8]
 8001df0:	2203      	movs	r2, #3
 8001df2:	4628      	mov	r0, r5
 8001df4:	f7fe f9f4 	bl	80001e0 <memchr>
 8001df8:	b140      	cbz	r0, 8001e0c <_vfiprintf_r+0x170>
 8001dfa:	2340      	movs	r3, #64	; 0x40
 8001dfc:	1b40      	subs	r0, r0, r5
 8001dfe:	fa03 f000 	lsl.w	r0, r3, r0
 8001e02:	9b04      	ldr	r3, [sp, #16]
 8001e04:	4303      	orrs	r3, r0
 8001e06:	f108 0801 	add.w	r8, r8, #1
 8001e0a:	9304      	str	r3, [sp, #16]
 8001e0c:	f898 1000 	ldrb.w	r1, [r8]
 8001e10:	482a      	ldr	r0, [pc, #168]	; (8001ebc <_vfiprintf_r+0x220>)
 8001e12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e16:	2206      	movs	r2, #6
 8001e18:	f108 0701 	add.w	r7, r8, #1
 8001e1c:	f7fe f9e0 	bl	80001e0 <memchr>
 8001e20:	2800      	cmp	r0, #0
 8001e22:	d037      	beq.n	8001e94 <_vfiprintf_r+0x1f8>
 8001e24:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <_vfiprintf_r+0x224>)
 8001e26:	bb1b      	cbnz	r3, 8001e70 <_vfiprintf_r+0x1d4>
 8001e28:	9b03      	ldr	r3, [sp, #12]
 8001e2a:	3307      	adds	r3, #7
 8001e2c:	f023 0307 	bic.w	r3, r3, #7
 8001e30:	3308      	adds	r3, #8
 8001e32:	9303      	str	r3, [sp, #12]
 8001e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e36:	444b      	add	r3, r9
 8001e38:	9309      	str	r3, [sp, #36]	; 0x24
 8001e3a:	e750      	b.n	8001cde <_vfiprintf_r+0x42>
 8001e3c:	fb05 3202 	mla	r2, r5, r2, r3
 8001e40:	2001      	movs	r0, #1
 8001e42:	4688      	mov	r8, r1
 8001e44:	e78a      	b.n	8001d5c <_vfiprintf_r+0xc0>
 8001e46:	2300      	movs	r3, #0
 8001e48:	f108 0801 	add.w	r8, r8, #1
 8001e4c:	9305      	str	r3, [sp, #20]
 8001e4e:	4619      	mov	r1, r3
 8001e50:	250a      	movs	r5, #10
 8001e52:	4640      	mov	r0, r8
 8001e54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e58:	3a30      	subs	r2, #48	; 0x30
 8001e5a:	2a09      	cmp	r2, #9
 8001e5c:	d903      	bls.n	8001e66 <_vfiprintf_r+0x1ca>
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0c3      	beq.n	8001dea <_vfiprintf_r+0x14e>
 8001e62:	9105      	str	r1, [sp, #20]
 8001e64:	e7c1      	b.n	8001dea <_vfiprintf_r+0x14e>
 8001e66:	fb05 2101 	mla	r1, r5, r1, r2
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	4680      	mov	r8, r0
 8001e6e:	e7f0      	b.n	8001e52 <_vfiprintf_r+0x1b6>
 8001e70:	ab03      	add	r3, sp, #12
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	4622      	mov	r2, r4
 8001e76:	4b13      	ldr	r3, [pc, #76]	; (8001ec4 <_vfiprintf_r+0x228>)
 8001e78:	a904      	add	r1, sp, #16
 8001e7a:	4630      	mov	r0, r6
 8001e7c:	f3af 8000 	nop.w
 8001e80:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001e84:	4681      	mov	r9, r0
 8001e86:	d1d5      	bne.n	8001e34 <_vfiprintf_r+0x198>
 8001e88:	89a3      	ldrh	r3, [r4, #12]
 8001e8a:	065b      	lsls	r3, r3, #25
 8001e8c:	f53f af7e 	bmi.w	8001d8c <_vfiprintf_r+0xf0>
 8001e90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e92:	e77d      	b.n	8001d90 <_vfiprintf_r+0xf4>
 8001e94:	ab03      	add	r3, sp, #12
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	4622      	mov	r2, r4
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ec4 <_vfiprintf_r+0x228>)
 8001e9c:	a904      	add	r1, sp, #16
 8001e9e:	4630      	mov	r0, r6
 8001ea0:	f000 f888 	bl	8001fb4 <_printf_i>
 8001ea4:	e7ec      	b.n	8001e80 <_vfiprintf_r+0x1e4>
 8001ea6:	bf00      	nop
 8001ea8:	08002558 	.word	0x08002558
 8001eac:	08002598 	.word	0x08002598
 8001eb0:	08002578 	.word	0x08002578
 8001eb4:	08002538 	.word	0x08002538
 8001eb8:	0800259e 	.word	0x0800259e
 8001ebc:	080025a2 	.word	0x080025a2
 8001ec0:	00000000 	.word	0x00000000
 8001ec4:	08001c77 	.word	0x08001c77

08001ec8 <_printf_common>:
 8001ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ecc:	4691      	mov	r9, r2
 8001ece:	461f      	mov	r7, r3
 8001ed0:	688a      	ldr	r2, [r1, #8]
 8001ed2:	690b      	ldr	r3, [r1, #16]
 8001ed4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	bfb8      	it	lt
 8001edc:	4613      	movlt	r3, r2
 8001ede:	f8c9 3000 	str.w	r3, [r9]
 8001ee2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ee6:	4606      	mov	r6, r0
 8001ee8:	460c      	mov	r4, r1
 8001eea:	b112      	cbz	r2, 8001ef2 <_printf_common+0x2a>
 8001eec:	3301      	adds	r3, #1
 8001eee:	f8c9 3000 	str.w	r3, [r9]
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	0699      	lsls	r1, r3, #26
 8001ef6:	bf42      	ittt	mi
 8001ef8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001efc:	3302      	addmi	r3, #2
 8001efe:	f8c9 3000 	strmi.w	r3, [r9]
 8001f02:	6825      	ldr	r5, [r4, #0]
 8001f04:	f015 0506 	ands.w	r5, r5, #6
 8001f08:	d107      	bne.n	8001f1a <_printf_common+0x52>
 8001f0a:	f104 0a19 	add.w	sl, r4, #25
 8001f0e:	68e3      	ldr	r3, [r4, #12]
 8001f10:	f8d9 2000 	ldr.w	r2, [r9]
 8001f14:	1a9b      	subs	r3, r3, r2
 8001f16:	42ab      	cmp	r3, r5
 8001f18:	dc28      	bgt.n	8001f6c <_printf_common+0xa4>
 8001f1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001f1e:	6822      	ldr	r2, [r4, #0]
 8001f20:	3300      	adds	r3, #0
 8001f22:	bf18      	it	ne
 8001f24:	2301      	movne	r3, #1
 8001f26:	0692      	lsls	r2, r2, #26
 8001f28:	d42d      	bmi.n	8001f86 <_printf_common+0xbe>
 8001f2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f2e:	4639      	mov	r1, r7
 8001f30:	4630      	mov	r0, r6
 8001f32:	47c0      	blx	r8
 8001f34:	3001      	adds	r0, #1
 8001f36:	d020      	beq.n	8001f7a <_printf_common+0xb2>
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	68e5      	ldr	r5, [r4, #12]
 8001f3c:	f8d9 2000 	ldr.w	r2, [r9]
 8001f40:	f003 0306 	and.w	r3, r3, #6
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	bf08      	it	eq
 8001f48:	1aad      	subeq	r5, r5, r2
 8001f4a:	68a3      	ldr	r3, [r4, #8]
 8001f4c:	6922      	ldr	r2, [r4, #16]
 8001f4e:	bf0c      	ite	eq
 8001f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f54:	2500      	movne	r5, #0
 8001f56:	4293      	cmp	r3, r2
 8001f58:	bfc4      	itt	gt
 8001f5a:	1a9b      	subgt	r3, r3, r2
 8001f5c:	18ed      	addgt	r5, r5, r3
 8001f5e:	f04f 0900 	mov.w	r9, #0
 8001f62:	341a      	adds	r4, #26
 8001f64:	454d      	cmp	r5, r9
 8001f66:	d11a      	bne.n	8001f9e <_printf_common+0xd6>
 8001f68:	2000      	movs	r0, #0
 8001f6a:	e008      	b.n	8001f7e <_printf_common+0xb6>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	4652      	mov	r2, sl
 8001f70:	4639      	mov	r1, r7
 8001f72:	4630      	mov	r0, r6
 8001f74:	47c0      	blx	r8
 8001f76:	3001      	adds	r0, #1
 8001f78:	d103      	bne.n	8001f82 <_printf_common+0xba>
 8001f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f82:	3501      	adds	r5, #1
 8001f84:	e7c3      	b.n	8001f0e <_printf_common+0x46>
 8001f86:	18e1      	adds	r1, r4, r3
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	2030      	movs	r0, #48	; 0x30
 8001f8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f90:	4422      	add	r2, r4
 8001f92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	e7c5      	b.n	8001f2a <_printf_common+0x62>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	4622      	mov	r2, r4
 8001fa2:	4639      	mov	r1, r7
 8001fa4:	4630      	mov	r0, r6
 8001fa6:	47c0      	blx	r8
 8001fa8:	3001      	adds	r0, #1
 8001faa:	d0e6      	beq.n	8001f7a <_printf_common+0xb2>
 8001fac:	f109 0901 	add.w	r9, r9, #1
 8001fb0:	e7d8      	b.n	8001f64 <_printf_common+0x9c>
	...

08001fb4 <_printf_i>:
 8001fb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001fb8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001fbc:	460c      	mov	r4, r1
 8001fbe:	7e09      	ldrb	r1, [r1, #24]
 8001fc0:	b085      	sub	sp, #20
 8001fc2:	296e      	cmp	r1, #110	; 0x6e
 8001fc4:	4617      	mov	r7, r2
 8001fc6:	4606      	mov	r6, r0
 8001fc8:	4698      	mov	r8, r3
 8001fca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001fcc:	f000 80b3 	beq.w	8002136 <_printf_i+0x182>
 8001fd0:	d822      	bhi.n	8002018 <_printf_i+0x64>
 8001fd2:	2963      	cmp	r1, #99	; 0x63
 8001fd4:	d036      	beq.n	8002044 <_printf_i+0x90>
 8001fd6:	d80a      	bhi.n	8001fee <_printf_i+0x3a>
 8001fd8:	2900      	cmp	r1, #0
 8001fda:	f000 80b9 	beq.w	8002150 <_printf_i+0x19c>
 8001fde:	2958      	cmp	r1, #88	; 0x58
 8001fe0:	f000 8083 	beq.w	80020ea <_printf_i+0x136>
 8001fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001fe8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001fec:	e032      	b.n	8002054 <_printf_i+0xa0>
 8001fee:	2964      	cmp	r1, #100	; 0x64
 8001ff0:	d001      	beq.n	8001ff6 <_printf_i+0x42>
 8001ff2:	2969      	cmp	r1, #105	; 0x69
 8001ff4:	d1f6      	bne.n	8001fe4 <_printf_i+0x30>
 8001ff6:	6820      	ldr	r0, [r4, #0]
 8001ff8:	6813      	ldr	r3, [r2, #0]
 8001ffa:	0605      	lsls	r5, r0, #24
 8001ffc:	f103 0104 	add.w	r1, r3, #4
 8002000:	d52a      	bpl.n	8002058 <_printf_i+0xa4>
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6011      	str	r1, [r2, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	da03      	bge.n	8002012 <_printf_i+0x5e>
 800200a:	222d      	movs	r2, #45	; 0x2d
 800200c:	425b      	negs	r3, r3
 800200e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002012:	486f      	ldr	r0, [pc, #444]	; (80021d0 <_printf_i+0x21c>)
 8002014:	220a      	movs	r2, #10
 8002016:	e039      	b.n	800208c <_printf_i+0xd8>
 8002018:	2973      	cmp	r1, #115	; 0x73
 800201a:	f000 809d 	beq.w	8002158 <_printf_i+0x1a4>
 800201e:	d808      	bhi.n	8002032 <_printf_i+0x7e>
 8002020:	296f      	cmp	r1, #111	; 0x6f
 8002022:	d020      	beq.n	8002066 <_printf_i+0xb2>
 8002024:	2970      	cmp	r1, #112	; 0x70
 8002026:	d1dd      	bne.n	8001fe4 <_printf_i+0x30>
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	f043 0320 	orr.w	r3, r3, #32
 800202e:	6023      	str	r3, [r4, #0]
 8002030:	e003      	b.n	800203a <_printf_i+0x86>
 8002032:	2975      	cmp	r1, #117	; 0x75
 8002034:	d017      	beq.n	8002066 <_printf_i+0xb2>
 8002036:	2978      	cmp	r1, #120	; 0x78
 8002038:	d1d4      	bne.n	8001fe4 <_printf_i+0x30>
 800203a:	2378      	movs	r3, #120	; 0x78
 800203c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002040:	4864      	ldr	r0, [pc, #400]	; (80021d4 <_printf_i+0x220>)
 8002042:	e055      	b.n	80020f0 <_printf_i+0x13c>
 8002044:	6813      	ldr	r3, [r2, #0]
 8002046:	1d19      	adds	r1, r3, #4
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	6011      	str	r1, [r2, #0]
 800204c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002050:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002054:	2301      	movs	r3, #1
 8002056:	e08c      	b.n	8002172 <_printf_i+0x1be>
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6011      	str	r1, [r2, #0]
 800205c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002060:	bf18      	it	ne
 8002062:	b21b      	sxthne	r3, r3
 8002064:	e7cf      	b.n	8002006 <_printf_i+0x52>
 8002066:	6813      	ldr	r3, [r2, #0]
 8002068:	6825      	ldr	r5, [r4, #0]
 800206a:	1d18      	adds	r0, r3, #4
 800206c:	6010      	str	r0, [r2, #0]
 800206e:	0628      	lsls	r0, r5, #24
 8002070:	d501      	bpl.n	8002076 <_printf_i+0xc2>
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	e002      	b.n	800207c <_printf_i+0xc8>
 8002076:	0668      	lsls	r0, r5, #25
 8002078:	d5fb      	bpl.n	8002072 <_printf_i+0xbe>
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	4854      	ldr	r0, [pc, #336]	; (80021d0 <_printf_i+0x21c>)
 800207e:	296f      	cmp	r1, #111	; 0x6f
 8002080:	bf14      	ite	ne
 8002082:	220a      	movne	r2, #10
 8002084:	2208      	moveq	r2, #8
 8002086:	2100      	movs	r1, #0
 8002088:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800208c:	6865      	ldr	r5, [r4, #4]
 800208e:	60a5      	str	r5, [r4, #8]
 8002090:	2d00      	cmp	r5, #0
 8002092:	f2c0 8095 	blt.w	80021c0 <_printf_i+0x20c>
 8002096:	6821      	ldr	r1, [r4, #0]
 8002098:	f021 0104 	bic.w	r1, r1, #4
 800209c:	6021      	str	r1, [r4, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d13d      	bne.n	800211e <_printf_i+0x16a>
 80020a2:	2d00      	cmp	r5, #0
 80020a4:	f040 808e 	bne.w	80021c4 <_printf_i+0x210>
 80020a8:	4665      	mov	r5, ip
 80020aa:	2a08      	cmp	r2, #8
 80020ac:	d10b      	bne.n	80020c6 <_printf_i+0x112>
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	07db      	lsls	r3, r3, #31
 80020b2:	d508      	bpl.n	80020c6 <_printf_i+0x112>
 80020b4:	6923      	ldr	r3, [r4, #16]
 80020b6:	6862      	ldr	r2, [r4, #4]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	bfde      	ittt	le
 80020bc:	2330      	movle	r3, #48	; 0x30
 80020be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80020c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80020c6:	ebac 0305 	sub.w	r3, ip, r5
 80020ca:	6123      	str	r3, [r4, #16]
 80020cc:	f8cd 8000 	str.w	r8, [sp]
 80020d0:	463b      	mov	r3, r7
 80020d2:	aa03      	add	r2, sp, #12
 80020d4:	4621      	mov	r1, r4
 80020d6:	4630      	mov	r0, r6
 80020d8:	f7ff fef6 	bl	8001ec8 <_printf_common>
 80020dc:	3001      	adds	r0, #1
 80020de:	d14d      	bne.n	800217c <_printf_i+0x1c8>
 80020e0:	f04f 30ff 	mov.w	r0, #4294967295
 80020e4:	b005      	add	sp, #20
 80020e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80020ea:	4839      	ldr	r0, [pc, #228]	; (80021d0 <_printf_i+0x21c>)
 80020ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80020f0:	6813      	ldr	r3, [r2, #0]
 80020f2:	6821      	ldr	r1, [r4, #0]
 80020f4:	1d1d      	adds	r5, r3, #4
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6015      	str	r5, [r2, #0]
 80020fa:	060a      	lsls	r2, r1, #24
 80020fc:	d50b      	bpl.n	8002116 <_printf_i+0x162>
 80020fe:	07ca      	lsls	r2, r1, #31
 8002100:	bf44      	itt	mi
 8002102:	f041 0120 	orrmi.w	r1, r1, #32
 8002106:	6021      	strmi	r1, [r4, #0]
 8002108:	b91b      	cbnz	r3, 8002112 <_printf_i+0x15e>
 800210a:	6822      	ldr	r2, [r4, #0]
 800210c:	f022 0220 	bic.w	r2, r2, #32
 8002110:	6022      	str	r2, [r4, #0]
 8002112:	2210      	movs	r2, #16
 8002114:	e7b7      	b.n	8002086 <_printf_i+0xd2>
 8002116:	064d      	lsls	r5, r1, #25
 8002118:	bf48      	it	mi
 800211a:	b29b      	uxthmi	r3, r3
 800211c:	e7ef      	b.n	80020fe <_printf_i+0x14a>
 800211e:	4665      	mov	r5, ip
 8002120:	fbb3 f1f2 	udiv	r1, r3, r2
 8002124:	fb02 3311 	mls	r3, r2, r1, r3
 8002128:	5cc3      	ldrb	r3, [r0, r3]
 800212a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800212e:	460b      	mov	r3, r1
 8002130:	2900      	cmp	r1, #0
 8002132:	d1f5      	bne.n	8002120 <_printf_i+0x16c>
 8002134:	e7b9      	b.n	80020aa <_printf_i+0xf6>
 8002136:	6813      	ldr	r3, [r2, #0]
 8002138:	6825      	ldr	r5, [r4, #0]
 800213a:	6961      	ldr	r1, [r4, #20]
 800213c:	1d18      	adds	r0, r3, #4
 800213e:	6010      	str	r0, [r2, #0]
 8002140:	0628      	lsls	r0, r5, #24
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	d501      	bpl.n	800214a <_printf_i+0x196>
 8002146:	6019      	str	r1, [r3, #0]
 8002148:	e002      	b.n	8002150 <_printf_i+0x19c>
 800214a:	066a      	lsls	r2, r5, #25
 800214c:	d5fb      	bpl.n	8002146 <_printf_i+0x192>
 800214e:	8019      	strh	r1, [r3, #0]
 8002150:	2300      	movs	r3, #0
 8002152:	6123      	str	r3, [r4, #16]
 8002154:	4665      	mov	r5, ip
 8002156:	e7b9      	b.n	80020cc <_printf_i+0x118>
 8002158:	6813      	ldr	r3, [r2, #0]
 800215a:	1d19      	adds	r1, r3, #4
 800215c:	6011      	str	r1, [r2, #0]
 800215e:	681d      	ldr	r5, [r3, #0]
 8002160:	6862      	ldr	r2, [r4, #4]
 8002162:	2100      	movs	r1, #0
 8002164:	4628      	mov	r0, r5
 8002166:	f7fe f83b 	bl	80001e0 <memchr>
 800216a:	b108      	cbz	r0, 8002170 <_printf_i+0x1bc>
 800216c:	1b40      	subs	r0, r0, r5
 800216e:	6060      	str	r0, [r4, #4]
 8002170:	6863      	ldr	r3, [r4, #4]
 8002172:	6123      	str	r3, [r4, #16]
 8002174:	2300      	movs	r3, #0
 8002176:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800217a:	e7a7      	b.n	80020cc <_printf_i+0x118>
 800217c:	6923      	ldr	r3, [r4, #16]
 800217e:	462a      	mov	r2, r5
 8002180:	4639      	mov	r1, r7
 8002182:	4630      	mov	r0, r6
 8002184:	47c0      	blx	r8
 8002186:	3001      	adds	r0, #1
 8002188:	d0aa      	beq.n	80020e0 <_printf_i+0x12c>
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	079b      	lsls	r3, r3, #30
 800218e:	d413      	bmi.n	80021b8 <_printf_i+0x204>
 8002190:	68e0      	ldr	r0, [r4, #12]
 8002192:	9b03      	ldr	r3, [sp, #12]
 8002194:	4298      	cmp	r0, r3
 8002196:	bfb8      	it	lt
 8002198:	4618      	movlt	r0, r3
 800219a:	e7a3      	b.n	80020e4 <_printf_i+0x130>
 800219c:	2301      	movs	r3, #1
 800219e:	464a      	mov	r2, r9
 80021a0:	4639      	mov	r1, r7
 80021a2:	4630      	mov	r0, r6
 80021a4:	47c0      	blx	r8
 80021a6:	3001      	adds	r0, #1
 80021a8:	d09a      	beq.n	80020e0 <_printf_i+0x12c>
 80021aa:	3501      	adds	r5, #1
 80021ac:	68e3      	ldr	r3, [r4, #12]
 80021ae:	9a03      	ldr	r2, [sp, #12]
 80021b0:	1a9b      	subs	r3, r3, r2
 80021b2:	42ab      	cmp	r3, r5
 80021b4:	dcf2      	bgt.n	800219c <_printf_i+0x1e8>
 80021b6:	e7eb      	b.n	8002190 <_printf_i+0x1dc>
 80021b8:	2500      	movs	r5, #0
 80021ba:	f104 0919 	add.w	r9, r4, #25
 80021be:	e7f5      	b.n	80021ac <_printf_i+0x1f8>
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1ac      	bne.n	800211e <_printf_i+0x16a>
 80021c4:	7803      	ldrb	r3, [r0, #0]
 80021c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021ce:	e76c      	b.n	80020aa <_printf_i+0xf6>
 80021d0:	080025a9 	.word	0x080025a9
 80021d4:	080025ba 	.word	0x080025ba

080021d8 <_sbrk_r>:
 80021d8:	b538      	push	{r3, r4, r5, lr}
 80021da:	4c06      	ldr	r4, [pc, #24]	; (80021f4 <_sbrk_r+0x1c>)
 80021dc:	2300      	movs	r3, #0
 80021de:	4605      	mov	r5, r0
 80021e0:	4608      	mov	r0, r1
 80021e2:	6023      	str	r3, [r4, #0]
 80021e4:	f7fe fbfe 	bl	80009e4 <_sbrk>
 80021e8:	1c43      	adds	r3, r0, #1
 80021ea:	d102      	bne.n	80021f2 <_sbrk_r+0x1a>
 80021ec:	6823      	ldr	r3, [r4, #0]
 80021ee:	b103      	cbz	r3, 80021f2 <_sbrk_r+0x1a>
 80021f0:	602b      	str	r3, [r5, #0]
 80021f2:	bd38      	pop	{r3, r4, r5, pc}
 80021f4:	20000134 	.word	0x20000134

080021f8 <__sread>:
 80021f8:	b510      	push	{r4, lr}
 80021fa:	460c      	mov	r4, r1
 80021fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002200:	f000 f956 	bl	80024b0 <_read_r>
 8002204:	2800      	cmp	r0, #0
 8002206:	bfab      	itete	ge
 8002208:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800220a:	89a3      	ldrhlt	r3, [r4, #12]
 800220c:	181b      	addge	r3, r3, r0
 800220e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002212:	bfac      	ite	ge
 8002214:	6563      	strge	r3, [r4, #84]	; 0x54
 8002216:	81a3      	strhlt	r3, [r4, #12]
 8002218:	bd10      	pop	{r4, pc}

0800221a <__swrite>:
 800221a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800221e:	461f      	mov	r7, r3
 8002220:	898b      	ldrh	r3, [r1, #12]
 8002222:	05db      	lsls	r3, r3, #23
 8002224:	4605      	mov	r5, r0
 8002226:	460c      	mov	r4, r1
 8002228:	4616      	mov	r6, r2
 800222a:	d505      	bpl.n	8002238 <__swrite+0x1e>
 800222c:	2302      	movs	r3, #2
 800222e:	2200      	movs	r2, #0
 8002230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002234:	f000 f928 	bl	8002488 <_lseek_r>
 8002238:	89a3      	ldrh	r3, [r4, #12]
 800223a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800223e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002242:	81a3      	strh	r3, [r4, #12]
 8002244:	4632      	mov	r2, r6
 8002246:	463b      	mov	r3, r7
 8002248:	4628      	mov	r0, r5
 800224a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800224e:	f000 b869 	b.w	8002324 <_write_r>

08002252 <__sseek>:
 8002252:	b510      	push	{r4, lr}
 8002254:	460c      	mov	r4, r1
 8002256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800225a:	f000 f915 	bl	8002488 <_lseek_r>
 800225e:	1c43      	adds	r3, r0, #1
 8002260:	89a3      	ldrh	r3, [r4, #12]
 8002262:	bf15      	itete	ne
 8002264:	6560      	strne	r0, [r4, #84]	; 0x54
 8002266:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800226a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800226e:	81a3      	strheq	r3, [r4, #12]
 8002270:	bf18      	it	ne
 8002272:	81a3      	strhne	r3, [r4, #12]
 8002274:	bd10      	pop	{r4, pc}

08002276 <__sclose>:
 8002276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800227a:	f000 b8d3 	b.w	8002424 <_close_r>
	...

08002280 <__swbuf_r>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	460e      	mov	r6, r1
 8002284:	4614      	mov	r4, r2
 8002286:	4605      	mov	r5, r0
 8002288:	b118      	cbz	r0, 8002292 <__swbuf_r+0x12>
 800228a:	6983      	ldr	r3, [r0, #24]
 800228c:	b90b      	cbnz	r3, 8002292 <__swbuf_r+0x12>
 800228e:	f7ff fb3d 	bl	800190c <__sinit>
 8002292:	4b21      	ldr	r3, [pc, #132]	; (8002318 <__swbuf_r+0x98>)
 8002294:	429c      	cmp	r4, r3
 8002296:	d12a      	bne.n	80022ee <__swbuf_r+0x6e>
 8002298:	686c      	ldr	r4, [r5, #4]
 800229a:	69a3      	ldr	r3, [r4, #24]
 800229c:	60a3      	str	r3, [r4, #8]
 800229e:	89a3      	ldrh	r3, [r4, #12]
 80022a0:	071a      	lsls	r2, r3, #28
 80022a2:	d52e      	bpl.n	8002302 <__swbuf_r+0x82>
 80022a4:	6923      	ldr	r3, [r4, #16]
 80022a6:	b363      	cbz	r3, 8002302 <__swbuf_r+0x82>
 80022a8:	6923      	ldr	r3, [r4, #16]
 80022aa:	6820      	ldr	r0, [r4, #0]
 80022ac:	1ac0      	subs	r0, r0, r3
 80022ae:	6963      	ldr	r3, [r4, #20]
 80022b0:	b2f6      	uxtb	r6, r6
 80022b2:	4283      	cmp	r3, r0
 80022b4:	4637      	mov	r7, r6
 80022b6:	dc04      	bgt.n	80022c2 <__swbuf_r+0x42>
 80022b8:	4621      	mov	r1, r4
 80022ba:	4628      	mov	r0, r5
 80022bc:	f7ff fabc 	bl	8001838 <_fflush_r>
 80022c0:	bb28      	cbnz	r0, 800230e <__swbuf_r+0x8e>
 80022c2:	68a3      	ldr	r3, [r4, #8]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	60a3      	str	r3, [r4, #8]
 80022c8:	6823      	ldr	r3, [r4, #0]
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	6022      	str	r2, [r4, #0]
 80022ce:	701e      	strb	r6, [r3, #0]
 80022d0:	6963      	ldr	r3, [r4, #20]
 80022d2:	3001      	adds	r0, #1
 80022d4:	4283      	cmp	r3, r0
 80022d6:	d004      	beq.n	80022e2 <__swbuf_r+0x62>
 80022d8:	89a3      	ldrh	r3, [r4, #12]
 80022da:	07db      	lsls	r3, r3, #31
 80022dc:	d519      	bpl.n	8002312 <__swbuf_r+0x92>
 80022de:	2e0a      	cmp	r6, #10
 80022e0:	d117      	bne.n	8002312 <__swbuf_r+0x92>
 80022e2:	4621      	mov	r1, r4
 80022e4:	4628      	mov	r0, r5
 80022e6:	f7ff faa7 	bl	8001838 <_fflush_r>
 80022ea:	b190      	cbz	r0, 8002312 <__swbuf_r+0x92>
 80022ec:	e00f      	b.n	800230e <__swbuf_r+0x8e>
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <__swbuf_r+0x9c>)
 80022f0:	429c      	cmp	r4, r3
 80022f2:	d101      	bne.n	80022f8 <__swbuf_r+0x78>
 80022f4:	68ac      	ldr	r4, [r5, #8]
 80022f6:	e7d0      	b.n	800229a <__swbuf_r+0x1a>
 80022f8:	4b09      	ldr	r3, [pc, #36]	; (8002320 <__swbuf_r+0xa0>)
 80022fa:	429c      	cmp	r4, r3
 80022fc:	bf08      	it	eq
 80022fe:	68ec      	ldreq	r4, [r5, #12]
 8002300:	e7cb      	b.n	800229a <__swbuf_r+0x1a>
 8002302:	4621      	mov	r1, r4
 8002304:	4628      	mov	r0, r5
 8002306:	f000 f81f 	bl	8002348 <__swsetup_r>
 800230a:	2800      	cmp	r0, #0
 800230c:	d0cc      	beq.n	80022a8 <__swbuf_r+0x28>
 800230e:	f04f 37ff 	mov.w	r7, #4294967295
 8002312:	4638      	mov	r0, r7
 8002314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002316:	bf00      	nop
 8002318:	08002558 	.word	0x08002558
 800231c:	08002578 	.word	0x08002578
 8002320:	08002538 	.word	0x08002538

08002324 <_write_r>:
 8002324:	b538      	push	{r3, r4, r5, lr}
 8002326:	4c07      	ldr	r4, [pc, #28]	; (8002344 <_write_r+0x20>)
 8002328:	4605      	mov	r5, r0
 800232a:	4608      	mov	r0, r1
 800232c:	4611      	mov	r1, r2
 800232e:	2200      	movs	r2, #0
 8002330:	6022      	str	r2, [r4, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	f7fe fb3a 	bl	80009ac <_write>
 8002338:	1c43      	adds	r3, r0, #1
 800233a:	d102      	bne.n	8002342 <_write_r+0x1e>
 800233c:	6823      	ldr	r3, [r4, #0]
 800233e:	b103      	cbz	r3, 8002342 <_write_r+0x1e>
 8002340:	602b      	str	r3, [r5, #0]
 8002342:	bd38      	pop	{r3, r4, r5, pc}
 8002344:	20000134 	.word	0x20000134

08002348 <__swsetup_r>:
 8002348:	4b32      	ldr	r3, [pc, #200]	; (8002414 <__swsetup_r+0xcc>)
 800234a:	b570      	push	{r4, r5, r6, lr}
 800234c:	681d      	ldr	r5, [r3, #0]
 800234e:	4606      	mov	r6, r0
 8002350:	460c      	mov	r4, r1
 8002352:	b125      	cbz	r5, 800235e <__swsetup_r+0x16>
 8002354:	69ab      	ldr	r3, [r5, #24]
 8002356:	b913      	cbnz	r3, 800235e <__swsetup_r+0x16>
 8002358:	4628      	mov	r0, r5
 800235a:	f7ff fad7 	bl	800190c <__sinit>
 800235e:	4b2e      	ldr	r3, [pc, #184]	; (8002418 <__swsetup_r+0xd0>)
 8002360:	429c      	cmp	r4, r3
 8002362:	d10f      	bne.n	8002384 <__swsetup_r+0x3c>
 8002364:	686c      	ldr	r4, [r5, #4]
 8002366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800236a:	b29a      	uxth	r2, r3
 800236c:	0715      	lsls	r5, r2, #28
 800236e:	d42c      	bmi.n	80023ca <__swsetup_r+0x82>
 8002370:	06d0      	lsls	r0, r2, #27
 8002372:	d411      	bmi.n	8002398 <__swsetup_r+0x50>
 8002374:	2209      	movs	r2, #9
 8002376:	6032      	str	r2, [r6, #0]
 8002378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800237c:	81a3      	strh	r3, [r4, #12]
 800237e:	f04f 30ff 	mov.w	r0, #4294967295
 8002382:	e03e      	b.n	8002402 <__swsetup_r+0xba>
 8002384:	4b25      	ldr	r3, [pc, #148]	; (800241c <__swsetup_r+0xd4>)
 8002386:	429c      	cmp	r4, r3
 8002388:	d101      	bne.n	800238e <__swsetup_r+0x46>
 800238a:	68ac      	ldr	r4, [r5, #8]
 800238c:	e7eb      	b.n	8002366 <__swsetup_r+0x1e>
 800238e:	4b24      	ldr	r3, [pc, #144]	; (8002420 <__swsetup_r+0xd8>)
 8002390:	429c      	cmp	r4, r3
 8002392:	bf08      	it	eq
 8002394:	68ec      	ldreq	r4, [r5, #12]
 8002396:	e7e6      	b.n	8002366 <__swsetup_r+0x1e>
 8002398:	0751      	lsls	r1, r2, #29
 800239a:	d512      	bpl.n	80023c2 <__swsetup_r+0x7a>
 800239c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800239e:	b141      	cbz	r1, 80023b2 <__swsetup_r+0x6a>
 80023a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80023a4:	4299      	cmp	r1, r3
 80023a6:	d002      	beq.n	80023ae <__swsetup_r+0x66>
 80023a8:	4630      	mov	r0, r6
 80023aa:	f7ff fba5 	bl	8001af8 <_free_r>
 80023ae:	2300      	movs	r3, #0
 80023b0:	6363      	str	r3, [r4, #52]	; 0x34
 80023b2:	89a3      	ldrh	r3, [r4, #12]
 80023b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80023b8:	81a3      	strh	r3, [r4, #12]
 80023ba:	2300      	movs	r3, #0
 80023bc:	6063      	str	r3, [r4, #4]
 80023be:	6923      	ldr	r3, [r4, #16]
 80023c0:	6023      	str	r3, [r4, #0]
 80023c2:	89a3      	ldrh	r3, [r4, #12]
 80023c4:	f043 0308 	orr.w	r3, r3, #8
 80023c8:	81a3      	strh	r3, [r4, #12]
 80023ca:	6923      	ldr	r3, [r4, #16]
 80023cc:	b94b      	cbnz	r3, 80023e2 <__swsetup_r+0x9a>
 80023ce:	89a3      	ldrh	r3, [r4, #12]
 80023d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80023d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023d8:	d003      	beq.n	80023e2 <__swsetup_r+0x9a>
 80023da:	4621      	mov	r1, r4
 80023dc:	4630      	mov	r0, r6
 80023de:	f7ff fb43 	bl	8001a68 <__smakebuf_r>
 80023e2:	89a2      	ldrh	r2, [r4, #12]
 80023e4:	f012 0301 	ands.w	r3, r2, #1
 80023e8:	d00c      	beq.n	8002404 <__swsetup_r+0xbc>
 80023ea:	2300      	movs	r3, #0
 80023ec:	60a3      	str	r3, [r4, #8]
 80023ee:	6963      	ldr	r3, [r4, #20]
 80023f0:	425b      	negs	r3, r3
 80023f2:	61a3      	str	r3, [r4, #24]
 80023f4:	6923      	ldr	r3, [r4, #16]
 80023f6:	b953      	cbnz	r3, 800240e <__swsetup_r+0xc6>
 80023f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002400:	d1ba      	bne.n	8002378 <__swsetup_r+0x30>
 8002402:	bd70      	pop	{r4, r5, r6, pc}
 8002404:	0792      	lsls	r2, r2, #30
 8002406:	bf58      	it	pl
 8002408:	6963      	ldrpl	r3, [r4, #20]
 800240a:	60a3      	str	r3, [r4, #8]
 800240c:	e7f2      	b.n	80023f4 <__swsetup_r+0xac>
 800240e:	2000      	movs	r0, #0
 8002410:	e7f7      	b.n	8002402 <__swsetup_r+0xba>
 8002412:	bf00      	nop
 8002414:	2000000c 	.word	0x2000000c
 8002418:	08002558 	.word	0x08002558
 800241c:	08002578 	.word	0x08002578
 8002420:	08002538 	.word	0x08002538

08002424 <_close_r>:
 8002424:	b538      	push	{r3, r4, r5, lr}
 8002426:	4c06      	ldr	r4, [pc, #24]	; (8002440 <_close_r+0x1c>)
 8002428:	2300      	movs	r3, #0
 800242a:	4605      	mov	r5, r0
 800242c:	4608      	mov	r0, r1
 800242e:	6023      	str	r3, [r4, #0]
 8002430:	f7fe faca 	bl	80009c8 <_close>
 8002434:	1c43      	adds	r3, r0, #1
 8002436:	d102      	bne.n	800243e <_close_r+0x1a>
 8002438:	6823      	ldr	r3, [r4, #0]
 800243a:	b103      	cbz	r3, 800243e <_close_r+0x1a>
 800243c:	602b      	str	r3, [r5, #0]
 800243e:	bd38      	pop	{r3, r4, r5, pc}
 8002440:	20000134 	.word	0x20000134

08002444 <_fstat_r>:
 8002444:	b538      	push	{r3, r4, r5, lr}
 8002446:	4c07      	ldr	r4, [pc, #28]	; (8002464 <_fstat_r+0x20>)
 8002448:	2300      	movs	r3, #0
 800244a:	4605      	mov	r5, r0
 800244c:	4608      	mov	r0, r1
 800244e:	4611      	mov	r1, r2
 8002450:	6023      	str	r3, [r4, #0]
 8002452:	f7fe fabd 	bl	80009d0 <_fstat>
 8002456:	1c43      	adds	r3, r0, #1
 8002458:	d102      	bne.n	8002460 <_fstat_r+0x1c>
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	b103      	cbz	r3, 8002460 <_fstat_r+0x1c>
 800245e:	602b      	str	r3, [r5, #0]
 8002460:	bd38      	pop	{r3, r4, r5, pc}
 8002462:	bf00      	nop
 8002464:	20000134 	.word	0x20000134

08002468 <_isatty_r>:
 8002468:	b538      	push	{r3, r4, r5, lr}
 800246a:	4c06      	ldr	r4, [pc, #24]	; (8002484 <_isatty_r+0x1c>)
 800246c:	2300      	movs	r3, #0
 800246e:	4605      	mov	r5, r0
 8002470:	4608      	mov	r0, r1
 8002472:	6023      	str	r3, [r4, #0]
 8002474:	f7fe fab2 	bl	80009dc <_isatty>
 8002478:	1c43      	adds	r3, r0, #1
 800247a:	d102      	bne.n	8002482 <_isatty_r+0x1a>
 800247c:	6823      	ldr	r3, [r4, #0]
 800247e:	b103      	cbz	r3, 8002482 <_isatty_r+0x1a>
 8002480:	602b      	str	r3, [r5, #0]
 8002482:	bd38      	pop	{r3, r4, r5, pc}
 8002484:	20000134 	.word	0x20000134

08002488 <_lseek_r>:
 8002488:	b538      	push	{r3, r4, r5, lr}
 800248a:	4c07      	ldr	r4, [pc, #28]	; (80024a8 <_lseek_r+0x20>)
 800248c:	4605      	mov	r5, r0
 800248e:	4608      	mov	r0, r1
 8002490:	4611      	mov	r1, r2
 8002492:	2200      	movs	r2, #0
 8002494:	6022      	str	r2, [r4, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	f7fe faa2 	bl	80009e0 <_lseek>
 800249c:	1c43      	adds	r3, r0, #1
 800249e:	d102      	bne.n	80024a6 <_lseek_r+0x1e>
 80024a0:	6823      	ldr	r3, [r4, #0]
 80024a2:	b103      	cbz	r3, 80024a6 <_lseek_r+0x1e>
 80024a4:	602b      	str	r3, [r5, #0]
 80024a6:	bd38      	pop	{r3, r4, r5, pc}
 80024a8:	20000134 	.word	0x20000134

080024ac <__malloc_lock>:
 80024ac:	4770      	bx	lr

080024ae <__malloc_unlock>:
 80024ae:	4770      	bx	lr

080024b0 <_read_r>:
 80024b0:	b538      	push	{r3, r4, r5, lr}
 80024b2:	4c07      	ldr	r4, [pc, #28]	; (80024d0 <_read_r+0x20>)
 80024b4:	4605      	mov	r5, r0
 80024b6:	4608      	mov	r0, r1
 80024b8:	4611      	mov	r1, r2
 80024ba:	2200      	movs	r2, #0
 80024bc:	6022      	str	r2, [r4, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	f7fe fa66 	bl	8000990 <_read>
 80024c4:	1c43      	adds	r3, r0, #1
 80024c6:	d102      	bne.n	80024ce <_read_r+0x1e>
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	b103      	cbz	r3, 80024ce <_read_r+0x1e>
 80024cc:	602b      	str	r3, [r5, #0]
 80024ce:	bd38      	pop	{r3, r4, r5, pc}
 80024d0:	20000134 	.word	0x20000134

080024d4 <_init>:
 80024d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024d6:	bf00      	nop
 80024d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024da:	bc08      	pop	{r3}
 80024dc:	469e      	mov	lr, r3
 80024de:	4770      	bx	lr

080024e0 <_fini>:
 80024e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024e2:	bf00      	nop
 80024e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024e6:	bc08      	pop	{r3}
 80024e8:	469e      	mov	lr, r3
 80024ea:	4770      	bx	lr
