module decoder8 (input Din,
				 input [2:0] select,
				 output Dout0, Dout1, Dout2, Dout3, Dout4, Dout5, Dout6, Dout7);

logic Din_wire;
assign Din_wire = Din;
always @ (Din_wire or select)		// inputs to mux
begin
	Dout0 = 0;
	Dout1 = 0;
	Dout2 = 0;
	Dout3 = 0;
	Dout4 = 0;
	Dout5 = 0;
	Dout6 = 0;
	Dout7 = 0;
	case(select)								// select truth table
	3'b000		:Dout0 = Din_wire;
	3'b001		:Dout1 = Din_wire;
	3'b010		:Dout2 = Din_wire;
	3'b011		:Dout3 = Din_wire;
	3'b100		:Dout4 = Din_wire;
	3'b101		:Dout5 = Din_wire;
	3'b110		:Dout6 = Din_wire;
	default  	:Dout7 = Din_wire;
	endcase
end
endmodule 
