Superscalar
wide-issue processor
dynamic scheduling
Instruction Level Parallelism
ILP
In-order superscalar
Out-of-order superscalar
data dependency graph
instruction window
instruction queue
VLIWs
Load/Store
Instruction Scheduler
RAW
RAW dependency
RAW dependencies
WAW
WAW dependency
WAW dependencies
WAR
WAR dependency
WAR dependencies
register renaming
Register Renamer
Register Alias Table
RAT
architectural registers
physical registers
control dependencies
branch prediction
Exception
Exceptions
software exceptions
hardware exceptions
trap instruction
Page fault
Divide-by-0
Arithmetic overflow
interrupts
exception handler
precise exception
precise exceptions
in-order commit
Retirement Register File
RRF
branch misprediction
physical register recycling
Load / Store Queue
memory renaming
load / store queue
Store Queue
Load Queue
RAW violation
Address Generation Unit
Branch Target Buffer
BTB
Global History Buffer
GHB
Return Stack
instruction fetch buffer
ARM Cortex-A8
Commit unit
operation queue
AMD Opteron
Intel Core i7
Structural hazards
Data hazards
Control hazards