Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul  2 19:56:13 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.856        0.000                      0                  532        0.160        0.000                      0                  532        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         4.856        0.000                      0                  532        0.160        0.000                      0                  532        4.500        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.301ns  (logic 1.177ns (27.365%)  route 3.124ns (72.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 13.726 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.695     8.638    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.573    13.726    control_inst/clk_out
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[11]/C
                         clock pessimism              0.571    14.297    
                         clock uncertainty           -0.074    14.223    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.728    13.495    control_inst/sram_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.301ns  (logic 1.177ns (27.365%)  route 3.124ns (72.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 13.726 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.695     8.638    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.573    13.726    control_inst/clk_out
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[12]/C
                         clock pessimism              0.571    14.297    
                         clock uncertainty           -0.074    14.223    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.728    13.495    control_inst/sram_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.301ns  (logic 1.177ns (27.365%)  route 3.124ns (72.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 13.726 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.695     8.638    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.573    13.726    control_inst/clk_out
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[7]/C
                         clock pessimism              0.571    14.297    
                         clock uncertainty           -0.074    14.223    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.728    13.495    control_inst/sram_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.301ns  (logic 1.177ns (27.365%)  route 3.124ns (72.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 13.726 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.695     8.638    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.573    13.726    control_inst/clk_out
    SLICE_X38Y33         FDRE                                         r  control_inst/sram_data_o_reg[9]/C
                         clock pessimism              0.571    14.297    
                         clock uncertainty           -0.074    14.223    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.728    13.495    control_inst/sram_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[0]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[14]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[15]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[1]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[4]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 control_inst/sram_address_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.263ns  (logic 1.177ns (27.609%)  route 3.086ns (72.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 13.727 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.663ns = ( 4.337 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.693     4.337    control_inst/clk_out
    SLICE_X35Y35         FDRE                                         r  control_inst/sram_address_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     4.793 r  control_inst/sram_address_cnt_reg[11]/Q
                         net (fo=4, routed)           0.843     5.636    control_inst/sram_address_cnt_reg_n_0_[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.154     5.790 f  control_inst/FSM_sequential_opcode[1]_i_8/O
                         net (fo=4, routed)           0.662     6.453    control_inst/FSM_sequential_opcode[1]_i_8_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327     6.780 r  control_inst/sram_data_o[15]_i_4/O
                         net (fo=3, routed)           0.489     7.268    control_inst/sram_data_o[15]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.392 f  control_inst/sram_data_o[15]_i_3/O
                         net (fo=2, routed)           0.435     7.828    rst_driver_inst/sram_data_o_reg[0]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.944 r  rst_driver_inst/sram_data_o[15]_i_1/O
                         net (fo=16, routed)          0.657     8.600    control_inst/sram_data_o_reg[0]_0
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    13.727    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[6]/C
                         clock pessimism              0.571    14.298    
                         clock uncertainty           -0.074    14.224    
    SLICE_X38Y34         FDRE (Setup_fdre_C_R)       -0.728    13.496    control_inst/sram_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  4.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 control_inst/sram_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     4.487    control_inst/clk_out
    SLICE_X36Y33         FDRE                                         r  control_inst/sram_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     4.628 r  control_inst/sram_data_o_reg[2]/Q
                         net (fo=1, routed)           0.105     4.733    sram_driver_inst/sram_data_io_tristate_oe_reg[15]_1[2]
    SLICE_X39Y33         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     4.254    sram_driver_inst/clk_out
    SLICE_X39Y33         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[2]/C
                         clock pessimism              0.247     4.501    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.072     4.573    sram_driver_inst/sram_data_io_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 control_inst/sram_data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     4.487    control_inst/clk_out
    SLICE_X36Y33         FDRE                                         r  control_inst/sram_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     4.628 r  control_inst/sram_data_o_reg[13]/Q
                         net (fo=1, routed)           0.104     4.732    sram_driver_inst/sram_data_io_tristate_oe_reg[15]_1[13]
    SLICE_X39Y33         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     4.254    sram_driver_inst/clk_out
    SLICE_X39Y33         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[13]/C
                         clock pessimism              0.247     4.501    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.070     4.571    sram_driver_inst/sram_data_io_tristate_oe_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 4.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.591     4.490    sram_driver_inst/clk_out
    SLICE_X37Y38         FDRE                                         r  sram_driver_inst/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     4.631 r  sram_driver_inst/data_o_reg[0]/Q
                         net (fo=1, routed)           0.097     4.728    control_inst/ram_data_reg[7]_0[0]
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.862     4.259    control_inst/clk_out
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[0]/C
                         clock pessimism              0.244     4.503    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.057     4.560    control_inst/ram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 control_inst/sram_data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     4.487    control_inst/clk_out
    SLICE_X36Y33         FDRE                                         r  control_inst/sram_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     4.628 r  control_inst/sram_data_o_reg[10]/Q
                         net (fo=1, routed)           0.120     4.748    sram_driver_inst/sram_data_io_tristate_oe_reg[15]_1[10]
    SLICE_X37Y31         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.855     4.252    sram_driver_inst/clk_out
    SLICE_X37Y31         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[10]/C
                         clock pessimism              0.247     4.499    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     4.569    sram_driver_inst/sram_data_io_tristate_oe_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/spi_new_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.226 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 4.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562     4.461    spi_driver_inst/clk_out
    SLICE_X31Y35         FDRE                                         r  spi_driver_inst/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     4.602 r  spi_driver_inst/data_vld_o_reg/Q
                         net (fo=7, routed)           0.122     4.724    control_inst/spi_data_rx_vld
    SLICE_X31Y34         FDRE                                         r  control_inst/spi_new_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.829     4.226    control_inst/clk_out
    SLICE_X31Y34         FDRE                                         r  control_inst/spi_new_data_reg/C
                         clock pessimism              0.249     4.475    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.070     4.545    control_inst/spi_new_data_reg
  -------------------------------------------------------------------
                         required time                         -4.545    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.327%)  route 0.127ns (43.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.226 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 4.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562     4.461    spi_driver_inst/clk_out
    SLICE_X28Y34         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.164     4.625 r  spi_driver_inst/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.127     4.752    spi_driver_inst/data_rx[0]
    SLICE_X30Y34         FDRE                                         r  spi_driver_inst/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.829     4.226    spi_driver_inst/clk_out
    SLICE_X30Y34         FDRE                                         r  spi_driver_inst/data_o_reg[1]/C
                         clock pessimism              0.268     4.494    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.076     4.570    spi_driver_inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 control_inst/sram_address_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.782%)  route 0.154ns (52.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     4.487    control_inst/clk_out
    SLICE_X35Y33         FDRE                                         r  control_inst/sram_address_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     4.628 r  control_inst/sram_address_cnt_reg[3]/Q
                         net (fo=4, routed)           0.154     4.782    control_inst/sram_address_cnt_reg_n_0_[3]
    SLICE_X36Y33         FDRE                                         r  control_inst/sram_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     4.254    control_inst/clk_out
    SLICE_X36Y33         FDRE                                         r  control_inst/sram_data_o_reg[3]/C
                         clock pessimism              0.268     4.522    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.072     4.594    control_inst/sram_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 spi_driver_inst/nss_old_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/first_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.666%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.227 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 4.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562     4.461    spi_driver_inst/clk_out
    SLICE_X31Y36         FDSE                                         r  spi_driver_inst/nss_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDSE (Prop_fdse_C_Q)         0.128     4.589 r  spi_driver_inst/nss_old_reg/Q
                         net (fo=1, routed)           0.054     4.643    spi_driver_inst/nss_old
    SLICE_X31Y36         LUT4 (Prop_lut4_I1_O)        0.099     4.742 r  spi_driver_inst/first_o_i_1/O
                         net (fo=1, routed)           0.000     4.742    spi_driver_inst/first_o_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  spi_driver_inst/first_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.830     4.227    spi_driver_inst/clk_out
    SLICE_X31Y36         FDRE                                         r  spi_driver_inst/first_o_reg/C
                         clock pessimism              0.234     4.461    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.091     4.552    spi_driver_inst/first_o_reg
  -------------------------------------------------------------------
                         required time                         -4.552    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 control_inst/sram_address_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 4.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     4.488    control_inst/clk_out
    SLICE_X35Y34         FDRE                                         r  control_inst/sram_address_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     4.629 r  control_inst/sram_address_cnt_reg[6]/Q
                         net (fo=4, routed)           0.140     4.768    control_inst/sram_address_cnt_reg_n_0_[6]
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     4.255    control_inst/clk_out
    SLICE_X38Y34         FDRE                                         r  control_inst/sram_data_o_reg[6]/C
                         clock pessimism              0.268     4.523    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.053     4.576    control_inst/sram_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.768    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spi_driver_inst/sck_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.993%)  route 0.135ns (42.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.227 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 4.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562     4.461    spi_driver_inst/clk_out
    SLICE_X31Y36         FDRE                                         r  spi_driver_inst/sck_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     4.602 r  spi_driver_inst/sck_old_reg/Q
                         net (fo=8, routed)           0.135     4.736    spi_driver_inst/sck_old
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.045     4.781 r  spi_driver_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.781    spi_driver_inst/bit_cnt[0]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  spi_driver_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.830     4.227    spi_driver_inst/clk_out
    SLICE_X29Y36         FDRE                                         r  spi_driver_inst/bit_cnt_reg[0]/C
                         clock pessimism              0.268     4.495    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.091     4.586    spi_driver_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y8      adc_driver_inst/adc_ovrng_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y36     control_inst/FSM_onehot_spi_byte_order_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y36     control_inst/FSM_onehot_spi_byte_order_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y36     control_inst/FSM_onehot_spi_byte_order_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y35     control_inst/cmd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y35     control_inst/cmd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y35     control_inst/cmd_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34     control_inst/ram_start_read_address_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y33     control_inst/ram_start_read_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y33     control_inst/ram_start_read_address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34     control_inst/ram_start_read_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y33     control_inst/ram_start_read_address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34     control_inst/ram_start_read_address_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34     control_inst/ram_start_read_address_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y34     control_inst/ram_start_read_address_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34     control_inst/spi_byte_cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34     control_inst/spi_byte_cmd_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     control_inst/spi_data_vld_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y34     control_inst/spi_new_data_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     spi_driver_inst/data_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     control_inst/FSM_sequential_opcode_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     control_inst/spi_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     control_inst/spi_data_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     control_inst/spi_data_o_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     control_inst/spi_data_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     spi_driver_inst/data_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



