{
    "xnor/range_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xnor/range_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_xnor_int_wide.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 6.8,
        "Pi": 64,
        "Po": 32,
        "logic element": 67,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 87,
        "Total Node": 67
    },
    "xnor/range_xnor_int_wide/no_arch": {
        "test_name": "xnor/range_xnor_int_wide/no_arch",
        "input_blif": "range_xnor_int_wide.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 6.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 67,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 67,
        "Total Node": 67
    },
    "xnor/range_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xnor/range_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_xnor_ultra_wide.blif",
        "max_rss(MiB)": 14,
        "exec_time(ms)": 54.4,
        "techmap_time(ms)": 37.2,
        "Pi": 512,
        "Po": 256,
        "logic element": 515,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 683,
        "Total Node": 515
    },
    "xnor/range_xnor_ultra_wide/no_arch": {
        "test_name": "xnor/range_xnor_ultra_wide/no_arch",
        "input_blif": "range_xnor_ultra_wide.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 42,
        "techmap_time(ms)": 36.1,
        "Pi": 512,
        "Po": 256,
        "logic element": 515,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 515
    },
    "xnor/range_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xnor/range_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "range_xnor_wide.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 2.5,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "xnor/range_xnor_wide/no_arch": {
        "test_name": "xnor/range_xnor_wide/no_arch",
        "input_blif": "range_xnor_wide.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "xnor/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xnor/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "xnor/xnor_indexed_port/no_arch": {
        "test_name": "xnor/xnor_indexed_port/no_arch",
        "input_blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "xnor/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xnor/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "xnor_wire.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "xnor/xnor_wire/no_arch": {
        "test_name": "xnor/xnor_wire/no_arch",
        "input_blif": "xnor_wire.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
