$date
  Sat Jun 25 16:03:02 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module hazard_unit_tb $end
$var reg 5 ! register_rs2_if_id[4:0] $end
$var reg 5 " register_rs1_if_id[4:0] $end
$var reg 5 # register_rd_id_ex[4:0] $end
$var reg 5 $ register_rd_ex_mem[4:0] $end
$var reg 1 % id_ex_memread $end
$var reg 1 & ex_mem_memread $end
$var reg 1 ' isbranch $end
$var reg 1 ( id_ex_regwrite $end
$var reg 1 ) stall $end
$scope module dut $end
$var reg 5 * register_rs2_if_id[4:0] $end
$var reg 5 + register_rs1_if_id[4:0] $end
$var reg 5 , register_rd_id_ex[4:0] $end
$var reg 5 - register_rd_ex_mem[4:0] $end
$var reg 1 . id_ex_memread $end
$var reg 1 / ex_mem_memread $end
$var reg 1 0 isbranch $end
$var reg 1 1 id_ex_regwrite $end
$var reg 1 2 stall $end
$var reg 1 3 internal_stall $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000 !
b00000 "
b00000 #
b00000 $
0%
0&
0'
0(
0)
b00000 *
b00000 +
b00000 ,
b00000 -
0.
0/
00
01
02
03
#10000000
b00001 "
b00001 #
b00010 $
1%
1)
b00001 +
b00001 ,
b00010 -
1.
12
13
#20000000
b01000 !
b00000 "
b01000 $
0%
1&
0)
b01000 *
b00000 +
b01000 -
0.
1/
02
03
#30000000
1'
1)
10
12
13
#40000000
b00000 !
b00000 $
0)
b00000 *
b00000 -
02
03
#50000000
b00101 "
b00101 #
0&
1(
1)
b00101 +
b00101 ,
0/
11
12
13
#60000000
b11000 !
b10101 "
b11100 $
1%
1&
0)
b11000 *
b10101 +
b11100 -
1.
1/
02
03
#160000000
#170000000
b00000 !
b00001 "
b00001 #
b00010 $
0&
0'
0(
1)
b00000 *
b00001 +
b00001 ,
b00010 -
0/
00
01
12
13
#180000000
b01000 !
b00000 "
b01000 $
0%
1&
0)
b01000 *
b00000 +
b01000 -
0.
1/
02
03
#190000000
1'
1)
10
12
13
#200000000
b00000 !
b00000 $
0)
b00000 *
b00000 -
02
03
#210000000
b00101 "
b00101 #
0&
1(
1)
b00101 +
b00101 ,
0/
11
12
13
#220000000
b11000 !
b10101 "
b11100 $
1%
1&
0)
b11000 *
b10101 +
b11100 -
1.
1/
02
03
