
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003625                       # Number of seconds simulated
sim_ticks                                  3624629886                       # Number of ticks simulated
final_tick                               533195974140                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 326644                       # Simulator instruction rate (inst/s)
host_op_rate                                   422875                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298831                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917736                       # Number of bytes of host memory used
host_seconds                                 12129.37                       # Real time elapsed on the host
sim_insts                                  3961979405                       # Number of instructions simulated
sim_ops                                    5129202203                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       478464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       371968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       227968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       358400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1458176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       363648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            363648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2906                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2800                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11392                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2841                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2841                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1518500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    132003547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1483186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    102622340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1412558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62894146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1483186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     98879061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               402296523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1518500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1483186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1412558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1483186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5897430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         100326933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              100326933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         100326933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1518500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    132003547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1483186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    102622340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1412558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62894146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1483186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     98879061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              502623456                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8692159                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087325                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534191                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207351                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1313815                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1198450                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          301487                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8946                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3330068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16804720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087325                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1499937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1042189                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        739919                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1638437                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8501978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4901641     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354654      4.17%     61.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336695      3.96%     65.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317726      3.74%     69.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262146      3.08%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188773      2.22%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136479      1.61%     76.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211918      2.49%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791946     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8501978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.933319                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3484786                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       707278                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3442342                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39774                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        827795                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497226                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3889                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19967308                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10442                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        827795                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664884                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         348342                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        84491                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3295339                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281124                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19377987                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        149994                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26857351                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90277580                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90277580                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10062205                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3716                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           688986                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1902243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1021450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23785                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412395                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18062950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14628091                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23124                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5728902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17466724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8501978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.720551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3018369     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711017     20.12%     55.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352931     15.91%     71.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       820710      9.65%     81.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835100      9.82%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381571      4.49%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245016      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67381      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69883      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8501978                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63545     58.03%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21240     19.39%     77.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24728     22.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12021803     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200501      1.37%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1552408     10.61%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851785      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14628091                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682907                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109513                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007486                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37890796                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23795652                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14254053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14737604                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45329                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669883                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        827795                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         261312                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14669                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18066530                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1902243                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1021450                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1958                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123430                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238543                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14385469                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1472952                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242621                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310614                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2021988                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            837662                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.654994                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14264855                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14254053                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205296                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24888107                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639875                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369867                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5828199                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206527                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7674183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3081994     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050328     26.72%     66.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851606     11.10%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431493      5.62%     83.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449858      5.86%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227069      2.96%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154487      2.01%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89310      1.16%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338038      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7674183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338038                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25403380                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36963150                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869216                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869216                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150462                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150462                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65036290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19495795                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18750990                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8692159                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3080949                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2683518                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202177                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1552777                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1488806                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217925                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6180                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3755108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17092180                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3080949                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1706731                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3624508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         940052                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        397660                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1845985                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8513900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.317384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4889392     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646846      7.60%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320080      3.76%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236249      2.77%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198603      2.33%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170217      2.00%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59234      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212913      2.50%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1780366     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8513900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354452                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966391                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3889242                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       371463                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3502057                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17568                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        733566                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341102                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3076                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19134634                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4672                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        733566                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4051227                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         171748                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43653                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3356079                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157623                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18535566                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76839                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24574707                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84437442                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84437442                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16161774                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8412927                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2298                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1205                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           400725                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2820869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8157                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       276675                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17445403                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14871265                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18893                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5005689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13708323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8513900                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.853546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3034815     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1801924     21.16%     56.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       957536     11.25%     68.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1078575     12.67%     80.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       789253      9.27%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516761      6.07%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       218057      2.56%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66447      0.78%     99.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50532      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8513900                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63369     73.27%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13543     15.66%     88.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9579     11.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11688166     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119213      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2531613     17.02%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       531185      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14871265                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710883                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86491                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38361814                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22453515                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14362201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14957756                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24227                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       787204                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168924                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        733566                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          99269                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8353                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17447708                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2820869                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647506                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1197                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221534                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14552891                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2422833                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318374                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940747                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2180729                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517914                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674255                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14389058                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14362201                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8656840                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21389563                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.652317                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404723                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10822990                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12318606                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5129255                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200279                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7780334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.583300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.291886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3625061     46.59%     46.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663750     21.38%     67.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899666     11.56%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329881      4.24%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       286564      3.68%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127777      1.64%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       308905      3.97%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82530      1.06%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       456200      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7780334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10822990                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12318606                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2512247                       # Number of memory references committed
system.switch_cpus1.commit.loads              2033665                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1925794                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10760652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168300                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       456200                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24771891                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35630219                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 178259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10822990                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12318606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10822990                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.803120                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.803120                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.245144                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.245144                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67353445                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18874953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19699651                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8692159                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3198765                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2603558                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216430                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1327943                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1250391                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337751                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9642                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3354428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17445394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3198765                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1588142                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3869555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1110036                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        500339                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1644069                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8615971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.504279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4746416     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399785      4.64%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          400387      4.65%     64.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          498974      5.79%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155035      1.80%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194984      2.26%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          164072      1.90%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150722      1.75%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1905596     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8615971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368006                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007027                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3517568                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       472972                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3699301                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34786                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        891337                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543404                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20800754                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1790                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        891337                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3677092                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          57824                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       230907                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3572402                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186402                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20084686                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115945                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28196215                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93581751                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93581751                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17544582                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10651633                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2028                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           509889                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1857310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8811                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       291146                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18884430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3789                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15226166                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31499                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6272344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18934698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8615971                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3067783     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1791056     20.79%     56.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1189816     13.81%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       832069      9.66%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       829389      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       397421      4.61%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       376092      4.37%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60702      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71643      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8615971                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96049     75.95%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15453     12.22%     88.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14954     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12724522     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190470      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1507634      9.90%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       801800      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15226166                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751713                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126456                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008305                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39226258                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25160684                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14800070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15352622                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18652                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       712158                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238337                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        891337                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          34381                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4955                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18888223                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1857310                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965326                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2015                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252806                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14961871                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1407166                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264295                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2181835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2138225                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            774669                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721307                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14817450                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14800070                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9607660                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27107515                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702692                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354428                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10205324                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12580095                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6308182                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218033                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7724634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3048266     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2105781     27.26%     66.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857266     11.10%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466256      6.04%     83.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       408376      5.29%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166782      2.16%     91.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185770      2.40%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110116      1.43%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       376021      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7724634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10205324                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12580095                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1872141                       # Number of memory references committed
system.switch_cpus2.commit.loads              1145152                       # Number of loads committed
system.switch_cpus2.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1825635                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11324534                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       376021                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26236708                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38668713                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  76188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10205324                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12580095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10205324                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851728                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851728                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174084                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174084                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67161063                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20569708                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19215792                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8692159                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3121346                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2542223                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209015                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1258666                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1204597                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329688                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9274                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3111926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17232659                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3121346                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1534285                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3791569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126363                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        676776                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1523771                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8493738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.306717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4702169     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331995      3.91%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268936      3.17%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          649655      7.65%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173721      2.05%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          234376      2.76%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161909      1.91%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95154      1.12%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1875823     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8493738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.359099                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.982552                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3248831                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       662063                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3646338                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23366                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        913138                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530106                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20653489                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1671                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        913138                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3486963                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118005                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       199322                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3426857                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349448                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19922799                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          350                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140030                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27851719                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93016371                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93016371                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17082209                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10769494                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4226                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2551                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977728                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1877314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20421                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       284311                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18814865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14916873                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30918                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6487410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19973986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8493738                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898318                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2995397     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1821580     21.45%     56.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1155823     13.61%     70.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876166     10.32%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       766479      9.02%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395741      4.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341440      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67008      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74104      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8493738                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88680     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19934     15.58%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19359     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12396257     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208286      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1665      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1488529      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822136      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14916873                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716130                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127975                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008579                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38486374                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25306691                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14536686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15044848                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57084                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       745693                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247280                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        913138                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          68077                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8356                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18819096                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1877314                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972872                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2530                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245947                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14682250                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396182                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234620                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2196536                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2068358                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800354                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.689137                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14546547                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14536686                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9457370                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26867525                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.672391                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352000                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10010410                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12303993                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6515209                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212475                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7580600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623090                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145479                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2963587     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2091731     27.59%     66.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844267     11.14%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484852      6.40%     84.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386708      5.10%     89.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160046      2.11%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189452      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94258      1.24%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       365699      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7580600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10010410                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12303993                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1857213                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131621                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1764957                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11089718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250873                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       365699                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26033934                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38552156                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 198421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10010410                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12303993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10010410                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.868312                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.868312                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.151660                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.151660                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66053952                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20069379                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19038914                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3396                       # number of misc regfile writes
system.l2.replacements                          11403                       # number of replacements
system.l2.tagsinuse                       4093.669601                       # Cycle average of tags in use
system.l2.total_refs                           103910                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15497                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.705169                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            41.673092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.309123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    917.014432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.227359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    705.489286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.926809                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    477.810197                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.663688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    714.457180                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            455.933005                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            260.677986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            195.911701                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            284.575740                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.223880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002497                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.172239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002359                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.174428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.111312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.063642                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.047830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.069476                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999431                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6553                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2746                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2182                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2770                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14258                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4253                       # number of Writeback hits
system.l2.Writeback_hits::total                  4253                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   163                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2770                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2822                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14421                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6600                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2770                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2222                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2822                       # number of overall hits
system.l2.overall_hits::total                   14421                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3738                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2906                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2799                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11391                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2906                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2800                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11392                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3738                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2906                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1781                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2800                       # number of overall misses
system.l2.overall_misses::total                 11392                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2000522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    184554111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1972202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    134484499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1968492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     80066159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1872977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    125568698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       532487660                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        26381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         26381                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2000522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    184554111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1972202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    134484499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1968492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     80066159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1872977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    125595079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        532514041                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2000522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    184554111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1972202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    134484499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1968492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     80066159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1872977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    125595079                       # number of overall miss cycles
system.l2.overall_miss_latency::total       532514041                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25649                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4253                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4253                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               164                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5622                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25813                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5622                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25813                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.363230                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.514154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.449407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.502604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.444111                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006098                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.361579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.511980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.444916                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.498043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.441328                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.361579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.511980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.444916                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.498043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.441328                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46523.767442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49372.421348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46957.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46278.217137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49212.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44955.732173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44594.690476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44861.985709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46746.348872                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        26381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        26381                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46523.767442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49372.421348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46957.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46278.217137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49212.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44955.732173                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44594.690476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44855.385357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46744.561183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46523.767442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49372.421348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46957.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46278.217137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49212.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44955.732173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44594.690476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44855.385357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46744.561183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2841                       # number of writebacks
system.l2.writebacks::total                      2841                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2906                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11391                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11392                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1758009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    163264395                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1732552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    117669431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1742158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     69785973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1635794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    109323844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    466912156                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        20301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        20301                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1758009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    163264395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1732552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    117669431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1742158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     69785973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1635794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    109344145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    466932457                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1758009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    163264395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1732552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    117669431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1742158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     69785973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1635794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    109344145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    466932457                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.363230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.514154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.449407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.502604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.444111                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006098                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.361579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.511980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.444916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.498043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.441328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.361579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.511980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.444916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.498043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441328                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40883.930233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43676.938202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41251.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40491.889539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43553.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39183.589556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38947.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39058.179350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40989.566851                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        20301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        20301                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40883.930233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43676.938202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41251.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40491.889539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43553.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39183.589556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38947.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39051.480357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40987.750790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40883.930233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43676.938202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41251.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40491.889539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43553.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39183.589556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38947.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39051.480357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40987.750790                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.079196                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001647073                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712217.218803                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.277009                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.802187                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064546                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861862                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926409                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1638379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1638379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1638379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1638379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1638379                       # number of overall hits
system.cpu0.icache.overall_hits::total        1638379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3327216                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3327216                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3327216                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3327216                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3327216                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3327216                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1638437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1638437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1638437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1638437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1638437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1638437                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57365.793103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57365.793103                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57365.793103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57365.793103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57365.793103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57365.793103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2499234                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2499234                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2499234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2499234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2499234                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2499234                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56800.772727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56800.772727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56800.772727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56800.772727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56800.772727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56800.772727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10338                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174381701                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10594                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16460.421087                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.218651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.781349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899292                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100708                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1136898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1136898                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1915385                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1915385                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1915385                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1915385                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37087                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37087                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37245                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37245                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1307909950                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1307909950                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4628127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4628127                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1312538077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1312538077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1312538077                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1312538077                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1173985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1173985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1952630                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1952630                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1952630                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1952630                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031591                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019074                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019074                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019074                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019074                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35265.994823                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35265.994823                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29291.943038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29291.943038                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35240.651819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35240.651819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35240.651819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35240.651819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          976                       # number of writebacks
system.cpu0.dcache.writebacks::total              976                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26796                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26907                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26907                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10291                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10338                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10338                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    253359660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    253359660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       963631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       963631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    254323291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    254323291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    254323291                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    254323291                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005294                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005294                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005294                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005294                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24619.537460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24619.537460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20502.787234                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20502.787234                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24600.821339                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24600.821339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24600.821339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24600.821339                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               556.951486                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913287242                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619303.620567                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.495142                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.456345                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066499                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826052                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892550                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1845933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1845933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1845933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1845933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1845933                       # number of overall hits
system.cpu1.icache.overall_hits::total        1845933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3103371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3103371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3103371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3103371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3103371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3103371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1845985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1845985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1845985                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1845985                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1845985                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1845985                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59680.211538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59680.211538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59680.211538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59680.211538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59680.211538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59680.211538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2788342                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2788342                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2788342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2788342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2788342                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2788342                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60616.130435                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60616.130435                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60616.130435                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60616.130435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60616.130435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60616.130435                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206889479                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34876.850809                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.401090                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.598910                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802348                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197652                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2202504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2202504                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476226                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2678730                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2678730                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2678730                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2678730                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19977                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20049                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20049                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20049                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20049                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    890535246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    890535246                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2514018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2514018                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    893049264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    893049264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    893049264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    893049264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2222481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2222481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2698779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2698779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2698779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2698779                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008989                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008989                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007429                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007429                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007429                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44578.027031                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44578.027031                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34916.916667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34916.916667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44543.332037                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44543.332037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44543.332037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44543.332037                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu1.dcache.writebacks::total              650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14325                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14373                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    166950154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    166950154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       585064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       585064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    167535218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    167535218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    167535218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    167535218                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29538.243808                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29538.243808                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24377.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24377.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29516.423185                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29516.423185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29516.423185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29516.423185                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.472868                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007976764                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980307.984283                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.472868                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063258                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.813258                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1644016                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1644016                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1644016                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1644016                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1644016                       # number of overall hits
system.cpu2.icache.overall_hits::total        1644016                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3127926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3127926                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3127926                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3127926                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3127926                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3127926                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1644069                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1644069                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1644069                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1644069                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1644069                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1644069                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 59017.471698                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59017.471698                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 59017.471698                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59017.471698                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 59017.471698                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59017.471698                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2509475                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2509475                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2509475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2509475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2509475                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2509475                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61206.707317                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61206.707317                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61206.707317                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61206.707317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61206.707317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61206.707317                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148903058                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34961.976520                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.260598                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.739402                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872112                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127888                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1102432                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1102432                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       723160                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        723160                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1951                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1951                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1776                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1776                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1825592                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1825592                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1825592                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1825592                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8282                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8282                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          159                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8441                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8441                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8441                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8441                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    317164862                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    317164862                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5666035                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5666035                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    322830897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    322830897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    322830897                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    322830897                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       723319                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       723319                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1834033                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1834033                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1834033                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1834033                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007456                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007456                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004602                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004602                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004602                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004602                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38295.684859                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38295.684859                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35635.440252                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35635.440252                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38245.574813                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38245.574813                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38245.574813                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38245.574813                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu2.dcache.writebacks::total              854                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4319                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4319                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4438                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4438                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4438                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4438                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3963                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3963                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    108403255                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    108403255                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1046980                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1046980                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    109450235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    109450235                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    109450235                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    109450235                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27353.836740                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27353.836740                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26174.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26174.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27342.052211                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27342.052211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27342.052211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27342.052211                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.386286                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740385                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs                   1943405                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.386286                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063119                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822734                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1523721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1523721                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1523721                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1523721                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1523721                       # number of overall hits
system.cpu3.icache.overall_hits::total        1523721                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2640629                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2640629                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2640629                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2640629                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2640629                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2640629                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1523771                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1523771                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1523771                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1523771                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1523771                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1523771                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52812.580000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52812.580000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52812.580000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52812.580000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52812.580000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52812.580000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2182490                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2182490                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2182490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2182490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2182490                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2182490                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50755.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50755.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50755.581395                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50755.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50755.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50755.581395                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5622                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158198176                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5878                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26913.605988                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.736211                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.263789                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881782                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118218                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1059436                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1059436                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721557                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721557                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1884                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1884                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1780993                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1780993                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1780993                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1780993                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14751                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14751                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          464                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15215                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15215                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15215                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15215                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    655129064                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    655129064                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19127354                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19127354                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    674256418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    674256418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    674256418                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    674256418                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1796208                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1796208                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1796208                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1796208                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013732                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013732                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000643                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008471                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008471                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44412.518744                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44412.518744                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 41222.745690                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 41222.745690                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44315.242721                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44315.242721                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44315.242721                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44315.242721                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        10189                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        10189                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1773                       # number of writebacks
system.cpu3.dcache.writebacks::total             1773                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9182                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9182                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          411                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9593                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5569                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5569                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5622                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5622                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5622                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5622                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    160884790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    160884790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1167302                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1167302                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    162052092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    162052092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    162052092                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    162052092                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003130                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003130                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28889.349973                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28889.349973                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22024.566038                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22024.566038                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28824.633938                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28824.633938                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28824.633938                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28824.633938                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
