WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500135 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000135 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250136 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250136 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14625189 heartbeat IPC: 1.039 cumulative IPC: 0.597 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 31608142 heartbeat IPC: 0.5888 cumulative IPC: 0.5915 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 48474157 heartbeat IPC: 0.5929 cumulative IPC: 0.5921 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 65318763 heartbeat IPC: 0.5937 cumulative IPC: 0.5925 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 82252288 heartbeat IPC: 0.5905 cumulative IPC: 0.5921 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 99107241 heartbeat IPC: 0.5933 cumulative IPC: 0.5923 (Simulation time: 00 hr 07 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv655.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 115594434 heartbeat IPC: 0.6065 cumulative IPC: 0.5945 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 132034435 heartbeat IPC: 0.6083 cumulative IPC: 0.5963 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 148528732 heartbeat IPC: 0.6063 cumulative IPC: 0.5974 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 165054411 heartbeat IPC: 0.6051 cumulative IPC: 0.5982 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 167184815 cumulative IPC: 0.5981 (Simulation time: 00 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 167184815 cumulative IPC: 0.5981 (Simulation time: 00 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv655.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5981 instructions: 100000001 cycles: 167184815
CPU 0 Branch Prediction Accuracy: 71.75% MPKI: 50.7 Average ROB Occupancy at Mispredict: 3.993
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.463
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 9.94
BRANCH_DIRECT_CALL: 1.59
BRANCH_INDIRECT_CALL: 2.17
BRANCH_RETURN: 1.22

L1D TOTAL        ACCESS:   33999255 HIT:   29989348 MISS:    4009907
L1D LOAD         ACCESS:   20533842 HIT:   18190314 MISS:    2343528
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13427019 HIT:   11798159 MISS:    1628860
L1D TRANSLATION  ACCESS:      38394 HIT:        875 MISS:      37519
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.26 cycles
L1I TOTAL        ACCESS:   12880994 HIT:    5100746 MISS:    7780248
L1I LOAD         ACCESS:   12880994 HIT:    5100746 MISS:    7780248
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.584 cycles
L2C TOTAL        ACCESS:    9745970 HIT:    9159587 MISS:     586383
L2C LOAD         ACCESS:    8059056 HIT:    7544301 MISS:     514755
L2C RFO          ACCESS:     582714 HIT:     553502 MISS:      29212
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1066721 HIT:    1049206 MISS:      17515
L2C TRANSLATION  ACCESS:      37479 HIT:      12578 MISS:      24901
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.59 cycles
LLC TOTAL        ACCESS:     611443 HIT:     533424 MISS:      78019
LLC LOAD         ACCESS:     514755 HIT:     457554 MISS:      57201
LLC RFO          ACCESS:      29212 HIT:      22121 MISS:       7091
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      42575 HIT:      40723 MISS:       1852
LLC TRANSLATION  ACCESS:      24901 HIT:      13026 MISS:      11875
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 165.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27155487 HIT:   25888917 MISS:    1266570
cpu0_DTLB LOAD         ACCESS:   27155487 HIT:   25888917 MISS:    1266570
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.975 cycles
cpu0_ITLB TOTAL        ACCESS:   11410610 HIT:    9217743 MISS:    2192867
cpu0_ITLB LOAD         ACCESS:   11410610 HIT:    9217743 MISS:    2192867
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.021 cycles
cpu0_STLB TOTAL        ACCESS:    2103987 HIT:    2077938 MISS:      26049
cpu0_STLB LOAD         ACCESS:    2103987 HIT:    2077938 MISS:      26049
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 144.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29932
  ROW_BUFFER_MISS:      46229
 AVG DBUS CONGESTED CYCLE: 3.916
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        356
  FULL:       1178
