===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.9946 seconds

  ----Wall Time----  ----Name----
    3.9314 ( 11.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.2413 (  9.3%)    Parse modules
    0.6531 (  1.9%)    Verify circuit
   18.4959 ( 52.9%)  'firrtl.circuit' Pipeline
    1.3980 (  4.0%)    'firrtl.module' Pipeline
    1.3057 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0922 (  0.3%)      LowerCHIRRTLPass
    0.1132 (  0.3%)    InferWidths
    0.8350 (  2.4%)    InferResets
    0.0522 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0830 (  0.2%)    WireDFT
    0.0866 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7412 (  2.1%)    LowerFIRRTLTypes
    7.6072 ( 21.7%)    'firrtl.module' Pipeline
    0.8168 (  2.3%)      ExpandWhens
    0.0214 (  0.1%)      RemoveInvalid
    6.3344 ( 18.1%)      Canonicalizer
    0.4345 (  1.2%)      InferReadWrite
    0.5704 (  1.6%)    Inliner
    1.1387 (  3.3%)    IMConstProp
    0.0672 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0658 (  0.2%)    BlackBoxReader
    0.0657 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8254 ( 13.8%)    'firrtl.module' Pipeline
    4.8254 ( 13.8%)      Canonicalizer
    0.4593 (  1.3%)    RemoveUnusedPorts
    0.0662 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4216 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6630 ( 10.5%)  LowerFIRRTLToHW
    0.0671 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1415 ( 11.8%)  'hw.module' Pipeline
    0.9206 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5698 (  7.3%)    Canonicalizer
    0.6510 (  1.9%)    HWCleanup
    0.8199 (  2.3%)  'hw.module' Pipeline
    0.0778 (  0.2%)    HWLegalizeModules
    0.7420 (  2.1%)    PrettifyVerilog
    3.7353 ( 10.7%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   34.9946 (100.0%)  Total

{
  totalTime: 35.022,
  maxMemory: 698232832
}
