-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    real_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    real_sample_ce0 : OUT STD_LOGIC;
    real_sample_we0 : OUT STD_LOGIC;
    real_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    real_sample_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    imag_sample_ce0 : OUT STD_LOGIC;
    imag_sample_we0 : OUT STD_LOGIC;
    imag_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.167750,HLS_SYN_LAT=77,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=6589,HLS_SYN_LUT=8572,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal cos_coefficients_tab_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal cos_coefficients_tab_ce0 : STD_LOGIC;
    signal cos_coefficients_tab_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal cos_coefficients_tab_ce1 : STD_LOGIC;
    signal cos_coefficients_tab_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_coefficients_tab_ce0 : STD_LOGIC;
    signal sin_coefficients_tab_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sin_coefficients_tab_ce1 : STD_LOGIC;
    signal sin_coefficients_tab_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_7_2_reg_517 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_6_2_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_5_2_reg_539 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_4_2_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_3_2_reg_561 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_2_2_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_1_2_reg_583 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_0_2_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_7_2_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_6_2_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_5_2_reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_4_2_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_3_2_reg_645 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_2_2_reg_655 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_1_2_reg_665 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_0_2_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_7_reg_685 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_7_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_6_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_6_reg_717 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_5_reg_727 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_5_reg_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_4_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_4_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_3_reg_769 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_3_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_2_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_2_reg_801 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_1_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_1_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_0_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_1_0_reg_843 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_reg_853 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_real_load_reg_1963 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal temp_real_load_1_reg_1968 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_2_reg_1973 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_3_reg_1978 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_4_reg_1983 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_5_reg_1988 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_6_reg_1993 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_load_7_reg_1998 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_0_0_load_reg_2003 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_1_0_load_reg_2008 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_2_0_load_reg_2013 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_3_0_load_reg_2018 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_4_0_load_reg_2023 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_5_0_load_reg_2028 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_6_0_load_reg_2033 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_7_0_load_reg_2038 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_1001_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_imag_load_1_0201_fu_1181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln15_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_imag_load_1_1207_fu_1229_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_2213_fu_1269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_3219_fu_1301_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_4225_fu_1325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_5231_fu_1341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_6237_fu_1349_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_7243_fu_1405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_0_19_fu_1461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_1_110_fu_1509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_2_111_fu_1549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_3_112_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_4_113_fu_1605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_5_114_fu_1621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_6_115_fu_1629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_7_116_fu_1685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln21_fu_1693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_2134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state4_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln21_reg_2134_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_2134_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_2134_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_1699_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_2138 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal trunc_ln21_fu_1705_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln21_reg_2143 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln2_fu_1725_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln2_reg_2170 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln25_1_fu_1739_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln25_1_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal real_sample_load_reg_2190 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state5_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state15_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state20_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal imag_sample_load_reg_2199 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_2_reg_2208 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_2_reg_2214 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_4_reg_2220 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_4_reg_2226 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln25_1_fu_1743_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln25_1_reg_2232 : STD_LOGIC_VECTOR (2 downto 0);
    signal cos_coefficients_tab_6_reg_2257 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state6_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state16_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_state21_pp1_stage2_iter3 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal sin_coefficients_tab_6_reg_2263 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_8_reg_2269 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_8_reg_2275 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_10_reg_2301 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_state7_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp1_stage3_iter1 : BOOLEAN;
    signal ap_block_state17_pp1_stage3_iter2 : BOOLEAN;
    signal ap_block_state22_pp1_stage3_iter3 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal sin_coefficients_tab_10_reg_2307 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_12_reg_2313 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_12_reg_2319 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_2335 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_state8_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp1_stage4_iter1 : BOOLEAN;
    signal ap_block_state18_pp1_stage4_iter2 : BOOLEAN;
    signal ap_block_state23_pp1_stage4_iter3 : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal grp_fu_925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_2340 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_coefficients_tab_14_reg_2345 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_tab_14_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_1_1_reg_2362 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_1_reg_2367 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_1_reg_2372 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_939_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_2377 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_943_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_2_reg_2382 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_2_reg_2387 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_2_reg_2392 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_2397 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_3_reg_2402 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_3_reg_2407 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_3_reg_2412 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_2417 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_4_reg_2422 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_4_reg_2427 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_4_reg_2432 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_2437 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_5_reg_2442 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_5_reg_2447 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_5_reg_2452 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_2457 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_6_reg_2462 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_6_reg_2467 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_6_reg_2472 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_2477 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_879_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_2482 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_2487 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_7_reg_2492 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_7_reg_2497 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_7_reg_2502 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_reg_2507 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal tmp_6_1_reg_2512 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_reg_2517 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_2_reg_2522 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_3_reg_2527 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_reg_2532 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_4_reg_2537 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_4_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_5_reg_2547 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_5_reg_2552 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_6_reg_2557 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_6_reg_2562 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_0_reg_2567 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_0_reg_2567_pp1_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_0_reg_2573 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_0_reg_2573_pp1_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_7_reg_2579 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_7_reg_2584 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_1_reg_2589 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal temp_imag_1_reg_2595 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_2_reg_2601 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_2_reg_2607 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_3_reg_2613 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_3_reg_2619 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_4_reg_2625 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_4_reg_2631 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_5_reg_2637 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_5_reg_2643 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_6_reg_2649 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_6_reg_2655 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_real_7_reg_2661 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal i_1_fu_1805_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal temp_imag_7_0_reg_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_6_0_reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_5_0_reg_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_4_0_reg_350 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_3_0_reg_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_2_0_reg_374 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_1_0_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_0_0_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_7244_reg_410 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_6238_reg_422 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_5232_reg_434 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_4226_reg_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_3220_reg_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_2214_reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_1208_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_imag_load_1_0202_reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_506 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_j_0_phi_fu_857_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_reg_864 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln33_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal zext_ln28_fu_1709_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_fu_1715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_1_fu_1733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_2_fu_1755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_3_fu_1761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_4_fu_1771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_5_fu_1782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_6_fu_1793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_fu_1811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln17_fu_1007_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1821_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1844_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_879_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_883_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_919_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_925_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_925_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_931_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_935_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_939_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_943_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1097_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_2_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_1_fu_1111_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_3_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_2_fu_1125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_4_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_3_fu_1139_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_5_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_4_fu_1153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_6_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_5_fu_1167_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_6_fu_1189_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_7_fu_1197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_8_fu_1205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_9_fu_1213_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_10_fu_1221_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_11_fu_1237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_12_fu_1245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_13_fu_1253_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_14_fu_1261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_15_fu_1277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_16_fu_1285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_17_fu_1293_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_18_fu_1309_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_19_fu_1317_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_20_fu_1333_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_21_fu_1357_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_22_fu_1365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_23_fu_1373_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_24_fu_1381_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_25_fu_1389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_26_fu_1397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_27_fu_1413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_28_fu_1421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_29_fu_1429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_30_fu_1437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_31_fu_1445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_32_fu_1453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_33_fu_1469_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_34_fu_1477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_35_fu_1485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_36_fu_1493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_37_fu_1501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_38_fu_1517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_39_fu_1525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_40_fu_1533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_41_fu_1541_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_42_fu_1557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_43_fu_1565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_44_fu_1573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_45_fu_1589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_46_fu_1597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_47_fu_1613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_48_fu_1637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_49_fu_1645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_50_fu_1653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_51_fu_1661_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_52_fu_1669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln18_53_fu_1677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln25_fu_1721_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln25_fu_1750_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln25_fu_1767_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln25_1_fu_1777_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln25_2_fu_1788_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln35_fu_1817_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_875_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage2_00001 : BOOLEAN;
    signal ap_block_pp1_stage4_00001 : BOOLEAN;
    signal ap_block_pp1_stage0_00001 : BOOLEAN;
    signal ap_block_pp1_stage1_00001 : BOOLEAN;
    signal ap_block_pp1_stage3_00001 : BOOLEAN;
    signal grp_fu_879_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_883_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_893_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component dft_faddfsub_32nsdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_fadd_32ns_32neOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_fmul_32ns_32nfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_cos_coefficiebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_sin_coefficiecud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cos_coefficients_tab_U : component dft_cos_coefficiebkb
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_coefficients_tab_address0,
        ce0 => cos_coefficients_tab_ce0,
        q0 => cos_coefficients_tab_q0,
        address1 => cos_coefficients_tab_address1,
        ce1 => cos_coefficients_tab_ce1,
        q1 => cos_coefficients_tab_q1);

    sin_coefficients_tab_U : component dft_sin_coefficiecud
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_coefficients_tab_address0,
        ce0 => sin_coefficients_tab_ce0,
        q0 => sin_coefficients_tab_q0,
        address1 => sin_coefficients_tab_address1,
        ce1 => sin_coefficients_tab_ce1,
        q1 => sin_coefficients_tab_q1);

    dft_faddfsub_32nsdEe_U1 : component dft_faddfsub_32nsdEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_875_p0,
        din1 => grp_fu_875_p1,
        opcode => grp_fu_875_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_875_p2);

    dft_faddfsub_32nsdEe_U2 : component dft_faddfsub_32nsdEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_879_p0,
        din1 => grp_fu_879_p1,
        opcode => grp_fu_879_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_879_p2);

    dft_faddfsub_32nsdEe_U3 : component dft_faddfsub_32nsdEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_883_p0,
        din1 => grp_fu_883_p1,
        opcode => grp_fu_883_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_883_p2);

    dft_fadd_32ns_32neOg_U4 : component dft_fadd_32ns_32neOg
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_888_p0,
        din1 => grp_fu_888_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_888_p2);

    dft_faddfsub_32nsdEe_U5 : component dft_faddfsub_32nsdEe
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_893_p0,
        din1 => grp_fu_893_p1,
        opcode => grp_fu_893_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_893_p2);

    dft_fadd_32ns_32neOg_U6 : component dft_fadd_32ns_32neOg
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_897_p0,
        din1 => grp_fu_897_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_897_p2);

    dft_fadd_32ns_32neOg_U7 : component dft_fadd_32ns_32neOg
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_913_p0,
        din1 => grp_fu_913_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_913_p2);

    dft_fmul_32ns_32nfYi_U8 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_919_p0,
        din1 => grp_fu_919_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_919_p2);

    dft_fmul_32ns_32nfYi_U9 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_925_p0,
        din1 => grp_fu_925_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_925_p2);

    dft_fmul_32ns_32nfYi_U10 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => real_sample_load_reg_2190,
        din1 => grp_fu_931_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_931_p2);

    dft_fmul_32ns_32nfYi_U11 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => imag_sample_load_reg_2199,
        din1 => grp_fu_935_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_935_p2);

    dft_fmul_32ns_32nfYi_U12 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => real_sample_load_reg_2190,
        din1 => grp_fu_939_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_939_p2);

    dft_fmul_32ns_32nfYi_U13 : component dft_fmul_32ns_32nfYi
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => imag_sample_load_reg_2199,
        din1 => grp_fu_943_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_943_p2);

    dft_mux_83_32_1_1_U14 : component dft_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => temp_real_0_2_reg_675,
        din1 => temp_real_1_2_reg_665,
        din2 => temp_real_2_2_reg_655,
        din3 => temp_real_3_2_reg_645,
        din4 => temp_real_4_2_reg_635,
        din5 => temp_real_5_2_reg_625,
        din6 => temp_real_6_2_reg_615,
        din7 => temp_real_7_2_reg_605,
        din8 => trunc_ln35_fu_1817_p1,
        dout => tmp_13_fu_1821_p10);

    dft_mux_83_32_1_1_U15 : component dft_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => temp_imag_0_2_reg_594,
        din1 => temp_imag_1_2_reg_583,
        din2 => temp_imag_2_2_reg_572,
        din3 => temp_imag_3_2_reg_561,
        din4 => temp_imag_4_2_reg_550,
        din5 => temp_imag_5_2_reg_539,
        din6 => temp_imag_6_2_reg_528,
        din7 => temp_imag_7_2_reg_517,
        din8 => trunc_ln35_fu_1817_p1,
        dout => tmp_14_fu_1844_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_995_p2 = ap_const_lv1_0))) then 
                i_0_reg_506 <= i_fu_1001_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_506 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_2_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                i_2_reg_864 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln33_fu_1799_p2 = ap_const_lv1_0))) then 
                i_2_reg_864 <= i_1_fu_1805_p2;
            end if; 
        end if;
    end process;

    j_0_reg_853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_0_reg_853 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then 
                j_0_reg_853 <= j_reg_2138;
            end if; 
        end if;
    end process;

    temp_imag_0_2_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_0_2_reg_594 <= temp_imag_0_0_reg_398;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_0_2_reg_594 <= temp_imag_0_reg_2573_pp1_iter3_reg;
            end if; 
        end if;
    end process;

    temp_imag_1_2_reg_583_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_1_2_reg_583 <= temp_imag_1_0_reg_386;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_1_2_reg_583 <= temp_imag_1_reg_2595;
            end if; 
        end if;
    end process;

    temp_imag_2_2_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_2_2_reg_572 <= temp_imag_2_0_reg_374;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_2_2_reg_572 <= temp_imag_2_reg_2607;
            end if; 
        end if;
    end process;

    temp_imag_3_2_reg_561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_3_2_reg_561 <= temp_imag_3_0_reg_362;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_3_2_reg_561 <= temp_imag_3_reg_2619;
            end if; 
        end if;
    end process;

    temp_imag_4_2_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_4_2_reg_550 <= temp_imag_4_0_reg_350;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_4_2_reg_550 <= temp_imag_4_reg_2631;
            end if; 
        end if;
    end process;

    temp_imag_5_2_reg_539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_5_2_reg_539 <= temp_imag_5_0_reg_338;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_5_2_reg_539 <= temp_imag_5_reg_2643;
            end if; 
        end if;
    end process;

    temp_imag_6_2_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_6_2_reg_528 <= temp_imag_6_0_reg_326;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_6_2_reg_528 <= temp_imag_6_reg_2655;
            end if; 
        end if;
    end process;

    temp_imag_7_2_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_7_2_reg_517 <= temp_imag_7_0_reg_314;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_7_2_reg_517 <= grp_fu_913_p2;
            end if; 
        end if;
    end process;

    temp_imag_load_1_0_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_0_reg_832 <= temp_imag_load_1_0202_reg_494;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_0_reg_832 <= temp_imag_0_reg_2573;
            end if; 
        end if;
    end process;

    temp_imag_load_1_1_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_1_reg_811 <= temp_imag_load_1_1208_reg_482;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_1_reg_811 <= temp_imag_1_reg_2595;
            end if; 
        end if;
    end process;

    temp_imag_load_1_2_reg_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_2_reg_790 <= temp_imag_load_1_2214_reg_470;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_2_reg_790 <= temp_imag_2_reg_2607;
            end if; 
        end if;
    end process;

    temp_imag_load_1_3_reg_769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_3_reg_769 <= temp_imag_load_1_3220_reg_458;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_3_reg_769 <= temp_imag_3_reg_2619;
            end if; 
        end if;
    end process;

    temp_imag_load_1_4_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_4_reg_748 <= temp_imag_load_1_4226_reg_446;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_4_reg_748 <= temp_imag_4_reg_2631;
            end if; 
        end if;
    end process;

    temp_imag_load_1_5_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_5_reg_727 <= temp_imag_load_1_5232_reg_434;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_5_reg_727 <= temp_imag_5_reg_2643;
            end if; 
        end if;
    end process;

    temp_imag_load_1_6_reg_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_6_reg_706 <= temp_imag_load_1_6238_reg_422;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_6_reg_706 <= temp_imag_6_reg_2655;
            end if; 
        end if;
    end process;

    temp_imag_load_1_7_reg_685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_imag_load_1_7_reg_685 <= temp_imag_load_1_7244_reg_410;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_imag_load_1_7_reg_685 <= grp_fu_913_p2;
            end if; 
        end if;
    end process;

    temp_real_0_2_reg_675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_0_2_reg_675 <= temp_real_0_0_load_reg_2003;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_0_2_reg_675 <= temp_real_0_reg_2567_pp1_iter3_reg;
            end if; 
        end if;
    end process;

    temp_real_1_2_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_1_2_reg_665 <= temp_real_1_0_load_reg_2008;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_1_2_reg_665 <= temp_real_1_reg_2589;
            end if; 
        end if;
    end process;

    temp_real_2_2_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_2_2_reg_655 <= temp_real_2_0_load_reg_2013;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_2_2_reg_655 <= temp_real_2_reg_2601;
            end if; 
        end if;
    end process;

    temp_real_3_2_reg_645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_3_2_reg_645 <= temp_real_3_0_load_reg_2018;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_3_2_reg_645 <= temp_real_3_reg_2613;
            end if; 
        end if;
    end process;

    temp_real_4_2_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_4_2_reg_635 <= temp_real_4_0_load_reg_2023;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_4_2_reg_635 <= temp_real_4_reg_2625;
            end if; 
        end if;
    end process;

    temp_real_5_2_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_5_2_reg_625 <= temp_real_5_0_load_reg_2028;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_5_2_reg_625 <= temp_real_5_reg_2637;
            end if; 
        end if;
    end process;

    temp_real_6_2_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_6_2_reg_615 <= temp_real_6_0_load_reg_2033;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_6_2_reg_615 <= temp_real_6_reg_2649;
            end if; 
        end if;
    end process;

    temp_real_7_2_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_7_2_reg_605 <= temp_real_7_0_load_reg_2038;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_7_2_reg_605 <= temp_real_7_reg_2661;
            end if; 
        end if;
    end process;

    temp_real_load_1_0_reg_843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_0_reg_843 <= temp_real_load_reg_1963;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then 
                temp_real_load_1_0_reg_843 <= temp_real_0_reg_2567;
            end if; 
        end if;
    end process;

    temp_real_load_1_1_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_1_reg_822 <= temp_real_load_1_reg_1968;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_1_reg_822 <= temp_real_1_reg_2589;
            end if; 
        end if;
    end process;

    temp_real_load_1_2_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_2_reg_801 <= temp_real_load_2_reg_1973;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_2_reg_801 <= temp_real_2_reg_2601;
            end if; 
        end if;
    end process;

    temp_real_load_1_3_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_3_reg_780 <= temp_real_load_3_reg_1978;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_3_reg_780 <= temp_real_3_reg_2613;
            end if; 
        end if;
    end process;

    temp_real_load_1_4_reg_759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_4_reg_759 <= temp_real_load_4_reg_1983;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_4_reg_759 <= temp_real_4_reg_2625;
            end if; 
        end if;
    end process;

    temp_real_load_1_5_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_5_reg_738 <= temp_real_load_5_reg_1988;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_5_reg_738 <= temp_real_5_reg_2637;
            end if; 
        end if;
    end process;

    temp_real_load_1_6_reg_717_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_6_reg_717 <= temp_real_load_6_reg_1993;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_6_reg_717 <= temp_real_6_reg_2649;
            end if; 
        end if;
    end process;

    temp_real_load_1_7_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                temp_real_load_1_7_reg_696 <= temp_real_load_7_reg_1998;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
                temp_real_load_1_7_reg_696 <= temp_real_7_reg_2661;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                cos_coefficients_tab_10_reg_2301 <= cos_coefficients_tab_q0;
                cos_coefficients_tab_12_reg_2313 <= cos_coefficients_tab_q1;
                sin_coefficients_tab_10_reg_2307 <= sin_coefficients_tab_q0;
                sin_coefficients_tab_12_reg_2319 <= sin_coefficients_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                cos_coefficients_tab_14_reg_2345 <= cos_coefficients_tab_q0;
                sin_coefficients_tab_14_reg_2351 <= sin_coefficients_tab_q0;
                tmp_3_reg_2335 <= grp_fu_919_p2;
                tmp_4_reg_2340 <= grp_fu_925_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                cos_coefficients_tab_2_reg_2208 <= cos_coefficients_tab_q0;
                cos_coefficients_tab_4_reg_2220 <= cos_coefficients_tab_q1;
                imag_sample_load_reg_2199 <= imag_sample_q0;
                real_sample_load_reg_2190 <= real_sample_q0;
                sin_coefficients_tab_2_reg_2214 <= sin_coefficients_tab_q0;
                sin_coefficients_tab_4_reg_2226 <= sin_coefficients_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                cos_coefficients_tab_6_reg_2257 <= cos_coefficients_tab_q0;
                cos_coefficients_tab_8_reg_2269 <= cos_coefficients_tab_q1;
                sin_coefficients_tab_6_reg_2263 <= sin_coefficients_tab_q0;
                sin_coefficients_tab_8_reg_2275 <= sin_coefficients_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln21_reg_2134 <= icmp_ln21_fu_1693_p2;
                icmp_ln21_reg_2134_pp1_iter1_reg <= icmp_ln21_reg_2134;
                icmp_ln21_reg_2134_pp1_iter2_reg <= icmp_ln21_reg_2134_pp1_iter1_reg;
                icmp_ln21_reg_2134_pp1_iter3_reg <= icmp_ln21_reg_2134_pp1_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                j_reg_2138 <= j_fu_1699_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                    shl_ln25_1_reg_2232(2) <= shl_ln25_1_fu_1743_p3(2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_995_p2 = ap_const_lv1_0))) then
                temp_imag_0_0_reg_398 <= temp_imag_0_19_fu_1461_p3;
                temp_imag_1_0_reg_386 <= temp_imag_1_110_fu_1509_p3;
                temp_imag_2_0_reg_374 <= temp_imag_2_111_fu_1549_p3;
                temp_imag_3_0_reg_362 <= temp_imag_3_112_fu_1581_p3;
                temp_imag_4_0_reg_350 <= temp_imag_4_113_fu_1605_p3;
                temp_imag_5_0_reg_338 <= temp_imag_5_114_fu_1621_p3;
                temp_imag_6_0_reg_326 <= temp_imag_6_115_fu_1629_p3;
                temp_imag_7_0_reg_314 <= temp_imag_7_116_fu_1685_p3;
                temp_imag_load_1_0202_reg_494 <= temp_imag_load_1_0201_fu_1181_p3;
                temp_imag_load_1_1208_reg_482 <= temp_imag_load_1_1207_fu_1229_p3;
                temp_imag_load_1_2214_reg_470 <= temp_imag_load_1_2213_fu_1269_p3;
                temp_imag_load_1_3220_reg_458 <= temp_imag_load_1_3219_fu_1301_p3;
                temp_imag_load_1_4226_reg_446 <= temp_imag_load_1_4225_fu_1325_p3;
                temp_imag_load_1_5232_reg_434 <= temp_imag_load_1_5231_fu_1341_p3;
                temp_imag_load_1_6238_reg_422 <= temp_imag_load_1_6237_fu_1349_p3;
                temp_imag_load_1_7244_reg_410 <= temp_imag_load_1_7243_fu_1405_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then
                temp_imag_0_reg_2573 <= grp_fu_888_p2;
                temp_real_0_reg_2567 <= grp_fu_883_p2;
                tmp_2_7_reg_2579 <= grp_fu_893_p2;
                tmp_6_7_reg_2584 <= grp_fu_897_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then
                temp_imag_0_reg_2573_pp1_iter3_reg <= temp_imag_0_reg_2573;
                temp_real_0_reg_2567_pp1_iter3_reg <= temp_real_0_reg_2567;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then
                temp_imag_1_reg_2595 <= grp_fu_893_p2;
                temp_real_1_reg_2589 <= grp_fu_888_p2;
                temp_real_2_reg_2601 <= grp_fu_897_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then
                temp_imag_2_reg_2607 <= grp_fu_888_p2;
                temp_imag_3_reg_2619 <= grp_fu_897_p2;
                temp_real_3_reg_2613 <= grp_fu_893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then
                temp_imag_4_reg_2631 <= grp_fu_893_p2;
                temp_real_4_reg_2625 <= grp_fu_888_p2;
                temp_real_5_reg_2637 <= grp_fu_897_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then
                temp_imag_5_reg_2643 <= grp_fu_888_p2;
                temp_imag_6_reg_2655 <= grp_fu_897_p2;
                temp_real_6_reg_2649 <= grp_fu_893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then
                temp_real_7_reg_2661 <= grp_fu_913_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0))) then
                tmp_10_reg_2457 <= grp_fu_931_p2;
                tmp_1_6_reg_2462 <= grp_fu_935_p2;
                tmp_4_5_reg_2447 <= grp_fu_919_p2;
                tmp_4_6_reg_2467 <= grp_fu_939_p2;
                tmp_5_5_reg_2452 <= grp_fu_925_p2;
                tmp_5_6_reg_2472 <= grp_fu_943_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0))) then
                tmp_11_reg_2487 <= grp_fu_931_p2;
                tmp_1_7_reg_2492 <= grp_fu_935_p2;
                tmp_2_reg_2477 <= grp_fu_875_p2;
                tmp_4_7_reg_2497 <= grp_fu_939_p2;
                tmp_5_7_reg_2502 <= grp_fu_943_p2;
                tmp_6_reg_2482 <= grp_fu_879_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then
                tmp_1_1_reg_2362 <= grp_fu_925_p2;
                tmp_1_2_reg_2382 <= grp_fu_943_p2;
                tmp_4_1_reg_2367 <= grp_fu_931_p2;
                tmp_5_1_reg_2372 <= grp_fu_935_p2;
                tmp_5_reg_2377 <= grp_fu_939_p2;
                tmp_s_reg_2357 <= grp_fu_919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0))) then
                tmp_1_3_reg_2402 <= grp_fu_935_p2;
                tmp_4_2_reg_2387 <= grp_fu_919_p2;
                tmp_4_3_reg_2407 <= grp_fu_939_p2;
                tmp_5_2_reg_2392 <= grp_fu_925_p2;
                tmp_5_3_reg_2412 <= grp_fu_943_p2;
                tmp_8_reg_2397 <= grp_fu_931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0))) then
                tmp_1_4_reg_2422 <= grp_fu_925_p2;
                tmp_1_5_reg_2442 <= grp_fu_943_p2;
                tmp_4_4_reg_2427 <= grp_fu_931_p2;
                tmp_5_4_reg_2432 <= grp_fu_935_p2;
                tmp_7_reg_2437 <= grp_fu_939_p2;
                tmp_9_reg_2417 <= grp_fu_919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0))) then
                tmp_2_1_reg_2507 <= grp_fu_875_p2;
                tmp_2_2_reg_2517 <= grp_fu_883_p2;
                tmp_6_1_reg_2512 <= grp_fu_879_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then
                tmp_2_3_reg_2527 <= grp_fu_879_p2;
                tmp_6_2_reg_2522 <= grp_fu_875_p2;
                tmp_6_3_reg_2532 <= grp_fu_883_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then
                tmp_2_4_reg_2537 <= grp_fu_875_p2;
                tmp_2_5_reg_2547 <= grp_fu_883_p2;
                tmp_6_4_reg_2542 <= grp_fu_879_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then
                tmp_2_6_reg_2557 <= grp_fu_879_p2;
                tmp_6_5_reg_2552 <= grp_fu_875_p2;
                tmp_6_6_reg_2562 <= grp_fu_883_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_fu_1693_p2 = ap_const_lv1_0))) then
                trunc_ln21_reg_2143 <= trunc_ln21_fu_1705_p1;
                trunc_ln25_1_reg_2185 <= trunc_ln25_1_fu_1739_p1;
                    trunc_ln2_reg_2170(2 downto 1) <= trunc_ln2_fu_1725_p3(2 downto 1);
            end if;
        end if;
    end process;
    trunc_ln2_reg_2170(0) <= '0';
    shl_ln25_1_reg_2232(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln15_fu_995_p2, icmp_ln21_fu_1693_p2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_CS_fsm_state26, ap_block_pp1_stage0_subdone, ap_block_pp1_stage4_subdone, icmp_ln33_fu_1799_p2, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln15_fu_995_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln21_fu_1693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln21_fu_1693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln33_fu_1799_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln25_fu_1767_p2 <= std_logic_vector(unsigned(shl_ln25_1_reg_2232) + unsigned(trunc_ln21_reg_2143));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(8);
    ap_CS_fsm_state26 <= ap_CS_fsm(9);
    ap_CS_fsm_state27 <= ap_CS_fsm(10);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state4_assign_proc : process(icmp_ln21_fu_1693_p2)
    begin
        if ((icmp_ln21_fu_1693_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_j_0_phi_fu_857_p4_assign_proc : process(j_0_reg_853, icmp_ln21_reg_2134, ap_CS_fsm_pp1_stage0, j_reg_2138, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134 = ap_const_lv1_0))) then 
            ap_phi_mux_j_0_phi_fu_857_p4 <= j_reg_2138;
        else 
            ap_phi_mux_j_0_phi_fu_857_p4 <= j_0_reg_853;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4_assign_proc : process(temp_imag_load_1_0_reg_832, ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter2_reg, temp_imag_0_reg_2573, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4 <= temp_imag_0_reg_2573;
        else 
            ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4 <= temp_imag_load_1_0_reg_832;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4_assign_proc : process(temp_imag_load_1_1_reg_811, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter3, temp_imag_1_reg_2595, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4 <= temp_imag_1_reg_2595;
        else 
            ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4 <= temp_imag_load_1_1_reg_811;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4_assign_proc : process(temp_imag_load_1_2_reg_790, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter3, temp_imag_2_reg_2607, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4 <= temp_imag_2_reg_2607;
        else 
            ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4 <= temp_imag_load_1_2_reg_790;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4_assign_proc : process(temp_imag_load_1_3_reg_769, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter3, temp_imag_3_reg_2619, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4 <= temp_imag_3_reg_2619;
        else 
            ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4 <= temp_imag_load_1_3_reg_769;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4_assign_proc : process(temp_imag_load_1_4_reg_748, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage3, ap_enable_reg_pp1_iter3, temp_imag_4_reg_2631, ap_block_pp1_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4 <= temp_imag_4_reg_2631;
        else 
            ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4 <= temp_imag_load_1_4_reg_748;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4_assign_proc : process(temp_imag_load_1_5_reg_727, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter3, temp_imag_5_reg_2643, ap_block_pp1_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4 <= temp_imag_5_reg_2643;
        else 
            ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4 <= temp_imag_load_1_5_reg_727;
        end if; 
    end process;


    ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4_assign_proc : process(temp_imag_load_1_6_reg_706, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter3, temp_imag_6_reg_2655, ap_block_pp1_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4 <= temp_imag_6_reg_2655;
        else 
            ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4 <= temp_imag_load_1_6_reg_706;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4_assign_proc : process(temp_real_load_1_0_reg_843, ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter2_reg, temp_real_0_reg_2567, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4 <= temp_real_0_reg_2567;
        else 
            ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4 <= temp_real_load_1_0_reg_843;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4_assign_proc : process(temp_real_load_1_1_reg_822, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage1, temp_real_1_reg_2589, ap_enable_reg_pp1_iter3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4 <= temp_real_1_reg_2589;
        else 
            ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4 <= temp_real_load_1_1_reg_822;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4_assign_proc : process(temp_real_load_1_2_reg_801, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter3, temp_real_2_reg_2601, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4 <= temp_real_2_reg_2601;
        else 
            ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4 <= temp_real_load_1_2_reg_801;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4_assign_proc : process(temp_real_load_1_3_reg_780, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter3, temp_real_3_reg_2613, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4 <= temp_real_3_reg_2613;
        else 
            ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4 <= temp_real_load_1_3_reg_780;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4_assign_proc : process(temp_real_load_1_4_reg_759, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage3, ap_enable_reg_pp1_iter3, temp_real_4_reg_2625, ap_block_pp1_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4 <= temp_real_4_reg_2625;
        else 
            ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4 <= temp_real_load_1_4_reg_759;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4_assign_proc : process(temp_real_load_1_5_reg_738, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage3, ap_enable_reg_pp1_iter3, temp_real_5_reg_2637, ap_block_pp1_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4 <= temp_real_5_reg_2637;
        else 
            ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4 <= temp_real_load_1_5_reg_738;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4_assign_proc : process(temp_real_load_1_6_reg_717, icmp_ln21_reg_2134_pp1_iter3_reg, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter3, temp_real_6_reg_2649, ap_block_pp1_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4 <= temp_real_6_reg_2649;
        else 
            ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4 <= temp_real_load_1_6_reg_717;
        end if; 
    end process;


    ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4_assign_proc : process(temp_real_load_1_7_reg_696, ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter3_reg, temp_real_7_reg_2661, ap_enable_reg_pp1_iter4, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4 <= temp_real_7_reg_2661;
        else 
            ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4 <= temp_real_load_1_7_reg_696;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cos_coefficients_tab_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage0, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1, zext_ln25_fu_1715_p1, zext_ln25_2_fu_1755_p1, zext_ln25_4_fu_1771_p1, zext_ln25_6_fu_1793_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                cos_coefficients_tab_address0 <= zext_ln25_6_fu_1793_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                cos_coefficients_tab_address0 <= zext_ln25_4_fu_1771_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cos_coefficients_tab_address0 <= zext_ln25_2_fu_1755_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                cos_coefficients_tab_address0 <= zext_ln25_fu_1715_p1(3 - 1 downto 0);
            else 
                cos_coefficients_tab_address0 <= "XXX";
            end if;
        else 
            cos_coefficients_tab_address0 <= "XXX";
        end if; 
    end process;


    cos_coefficients_tab_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage0, ap_block_pp1_stage2, ap_block_pp1_stage1, zext_ln25_1_fu_1733_p1, zext_ln25_3_fu_1761_p1, zext_ln25_5_fu_1782_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                cos_coefficients_tab_address1 <= zext_ln25_5_fu_1782_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cos_coefficients_tab_address1 <= zext_ln25_3_fu_1761_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                cos_coefficients_tab_address1 <= zext_ln25_1_fu_1733_p1(3 - 1 downto 0);
            else 
                cos_coefficients_tab_address1 <= "XXX";
            end if;
        else 
            cos_coefficients_tab_address1 <= "XXX";
        end if; 
    end process;


    cos_coefficients_tab_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            cos_coefficients_tab_ce0 <= ap_const_logic_1;
        else 
            cos_coefficients_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_coefficients_tab_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            cos_coefficients_tab_ce1 <= ap_const_logic_1;
        else 
            cos_coefficients_tab_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_875_opcode_assign_proc : process(icmp_ln21_reg_2134, ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter1_reg, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_00001, ap_block_pp1_stage4_00001, ap_block_pp1_stage0_00001, ap_block_pp1_stage1_00001, ap_block_pp1_stage3_00001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_00001)))) then 
            grp_fu_875_opcode <= ap_const_lv2_1;
        elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_00001)))) then 
            grp_fu_875_opcode <= ap_const_lv2_0;
        else 
            grp_fu_875_opcode <= "XX";
        end if; 
    end process;


    grp_fu_875_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, real_sample_load_reg_2190, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_s_reg_2357, ap_enable_reg_pp1_iter1, tmp_4_2_reg_2387, tmp_9_reg_2417, tmp_4_5_reg_2447, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_875_p0 <= tmp_4_5_reg_2447;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_875_p0 <= tmp_9_reg_2417;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_875_p0 <= tmp_4_2_reg_2387;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_875_p0 <= tmp_s_reg_2357;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_875_p0 <= real_sample_load_reg_2190;
            else 
                grp_fu_875_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_875_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_875_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, tmp_3_reg_2335, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, tmp_1_1_reg_2362, tmp_5_2_reg_2392, tmp_1_4_reg_2422, tmp_5_5_reg_2452, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_875_p1 <= tmp_5_5_reg_2452;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_875_p1 <= tmp_1_4_reg_2422;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_875_p1 <= tmp_5_2_reg_2392;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_875_p1 <= tmp_1_1_reg_2362;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_875_p1 <= tmp_3_reg_2335;
            else 
                grp_fu_875_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_875_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_879_opcode_assign_proc : process(icmp_ln21_reg_2134, ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter1_reg, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_00001, ap_block_pp1_stage4_00001, ap_block_pp1_stage0_00001, ap_block_pp1_stage1_00001, ap_block_pp1_stage3_00001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_00001)))) then 
            grp_fu_879_opcode <= ap_const_lv2_1;
        elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_00001)))) then 
            grp_fu_879_opcode <= ap_const_lv2_0;
        else 
            grp_fu_879_opcode <= "XX";
        end if; 
    end process;


    grp_fu_879_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_4_reg_2340, ap_enable_reg_pp1_iter1, tmp_4_1_reg_2367, tmp_8_reg_2397, tmp_4_4_reg_2427, tmp_10_reg_2457, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_879_p0 <= tmp_10_reg_2457;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_879_p0 <= tmp_4_4_reg_2427;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_879_p0 <= tmp_8_reg_2397;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_879_p0 <= tmp_4_1_reg_2367;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_879_p0 <= tmp_4_reg_2340;
            else 
                grp_fu_879_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_879_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_879_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, imag_sample_load_reg_2199, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, tmp_5_1_reg_2372, tmp_1_3_reg_2402, tmp_5_4_reg_2432, tmp_1_6_reg_2462, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_879_p1 <= tmp_1_6_reg_2462;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_879_p1 <= tmp_5_4_reg_2432;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_879_p1 <= tmp_1_3_reg_2402;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_879_p1 <= tmp_5_1_reg_2372;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_879_p1 <= imag_sample_load_reg_2199;
            else 
                grp_fu_879_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_879_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_883_opcode_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter1_reg, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_block_pp1_stage2_00001, ap_block_pp1_stage4_00001, ap_block_pp1_stage0_00001, ap_block_pp1_stage1_00001, ap_block_pp1_stage3_00001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_00001)))) then 
            grp_fu_883_opcode <= ap_const_lv2_1;
        elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_00001)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_00001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_00001)))) then 
            grp_fu_883_opcode <= ap_const_lv2_0;
        else 
            grp_fu_883_opcode <= "XX";
        end if; 
    end process;


    grp_fu_883_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, tmp_5_reg_2377, tmp_4_3_reg_2407, tmp_7_reg_2437, tmp_4_6_reg_2467, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1, ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_883_p0 <= ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            grp_fu_883_p0 <= tmp_4_6_reg_2467;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            grp_fu_883_p0 <= tmp_7_reg_2437;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            grp_fu_883_p0 <= tmp_4_3_reg_2407;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_883_p0 <= tmp_5_reg_2377;
        else 
            grp_fu_883_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_883_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, tmp_1_2_reg_2382, tmp_5_3_reg_2412, tmp_1_5_reg_2442, tmp_5_6_reg_2472, tmp_2_reg_2477, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_883_p1 <= tmp_2_reg_2477;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            grp_fu_883_p1 <= tmp_5_6_reg_2472;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            grp_fu_883_p1 <= tmp_1_5_reg_2442;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            grp_fu_883_p1 <= tmp_5_3_reg_2412;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_883_p1 <= tmp_1_2_reg_2382;
        else 
            grp_fu_883_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_888_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4, ap_block_pp1_stage3, ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4, ap_block_pp1_stage2, ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4, ap_block_pp1_stage1, ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4, ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_888_p0 <= ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_888_p0 <= ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_888_p0 <= ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_888_p0 <= ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_888_p0 <= ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4;
            else 
                grp_fu_888_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_888_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_888_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_6_reg_2482, tmp_2_1_reg_2507, ap_enable_reg_pp1_iter2, tmp_6_2_reg_2522, tmp_2_4_reg_2537, tmp_6_5_reg_2552, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_888_p1 <= tmp_6_5_reg_2552;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_888_p1 <= tmp_2_4_reg_2537;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_888_p1 <= tmp_6_2_reg_2522;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_888_p1 <= tmp_2_1_reg_2507;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_888_p1 <= tmp_6_reg_2482;
            else 
                grp_fu_888_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_888_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_893_opcode_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln21_reg_2134_pp1_iter1_reg, icmp_ln21_reg_2134_pp1_iter2_reg, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter2, ap_block_pp1_stage2_00001, ap_block_pp1_stage4_00001, ap_block_pp1_stage0_00001, ap_block_pp1_stage1_00001, ap_block_pp1_stage3_00001)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln21_reg_2134_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_00001))) then 
            grp_fu_893_opcode <= ap_const_lv2_1;
        elsif ((((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_00001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_00001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_00001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln21_reg_2134_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_00001)))) then 
            grp_fu_893_opcode <= ap_const_lv2_0;
        else 
            grp_fu_893_opcode <= "XX";
        end if; 
    end process;


    grp_fu_893_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_11_reg_2487, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4, ap_block_pp1_stage3, ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4, ap_block_pp1_stage2, ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4, ap_block_pp1_stage1, ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_893_p0 <= ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_893_p0 <= ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_893_p0 <= ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_893_p0 <= ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_893_p0 <= tmp_11_reg_2487;
            else 
                grp_fu_893_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_893_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_893_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_1_7_reg_2492, ap_enable_reg_pp1_iter2, tmp_6_1_reg_2512, tmp_2_3_reg_2527, tmp_6_4_reg_2542, tmp_2_6_reg_2557, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_893_p1 <= tmp_2_6_reg_2557;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_893_p1 <= tmp_6_4_reg_2542;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_893_p1 <= tmp_2_3_reg_2527;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_893_p1 <= tmp_6_1_reg_2512;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_893_p1 <= tmp_1_7_reg_2492;
            else 
                grp_fu_893_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_893_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_897_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_4_7_reg_2497, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4, ap_block_pp1_stage4, ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4, ap_block_pp1_stage3, ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4, ap_block_pp1_stage2, ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_897_p0 <= ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_897_p0 <= ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_897_p0 <= ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_897_p0 <= ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_897_p0 <= tmp_4_7_reg_2497;
            else 
                grp_fu_897_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_897_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_897_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, tmp_5_7_reg_2502, ap_enable_reg_pp1_iter2, tmp_2_2_reg_2517, tmp_6_3_reg_2532, tmp_2_5_reg_2547, tmp_6_6_reg_2562, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_897_p1 <= tmp_6_6_reg_2562;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                grp_fu_897_p1 <= tmp_2_5_reg_2547;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_897_p1 <= tmp_6_3_reg_2532;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_897_p1 <= tmp_2_2_reg_2517;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_897_p1 <= tmp_5_7_reg_2502;
            else 
                grp_fu_897_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_897_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_p0_assign_proc : process(temp_imag_load_1_7_reg_685, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter3, ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4, ap_block_pp1_stage0, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter3 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_913_p0 <= temp_imag_load_1_7_reg_685;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_913_p0 <= ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4;
            else 
                grp_fu_913_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_913_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_2_7_reg_2579, tmp_6_7_reg_2584, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter3 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_913_p1 <= tmp_6_7_reg_2584;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                grp_fu_913_p1 <= tmp_2_7_reg_2579;
            else 
                grp_fu_913_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_913_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_919_p0_assign_proc : process(imag_sample_q0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, real_sample_load_reg_2190, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            grp_fu_919_p0 <= real_sample_load_reg_2190;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_919_p0 <= imag_sample_q0;
        else 
            grp_fu_919_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_919_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, cos_coefficients_tab_2_reg_2208, sin_coefficients_tab_4_reg_2226, ap_CS_fsm_pp1_stage2, cos_coefficients_tab_8_reg_2269, ap_CS_fsm_pp1_stage3, sin_coefficients_tab_10_reg_2307, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_919_p1 <= sin_coefficients_tab_10_reg_2307;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_919_p1 <= cos_coefficients_tab_8_reg_2269;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_919_p1 <= sin_coefficients_tab_4_reg_2226;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_919_p1 <= cos_coefficients_tab_2_reg_2208;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_919_p1 <= ap_const_lv32_80000000;
        else 
            grp_fu_919_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_925_p0_assign_proc : process(real_sample_q0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, imag_sample_load_reg_2199, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            grp_fu_925_p0 <= imag_sample_load_reg_2199;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_925_p0 <= real_sample_q0;
        else 
            grp_fu_925_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_925_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, sin_coefficients_tab_2_reg_2214, cos_coefficients_tab_4_reg_2220, ap_CS_fsm_pp1_stage2, sin_coefficients_tab_8_reg_2275, cos_coefficients_tab_10_reg_2301, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_925_p1 <= cos_coefficients_tab_10_reg_2301;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_925_p1 <= sin_coefficients_tab_8_reg_2275;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_925_p1 <= cos_coefficients_tab_4_reg_2220;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_925_p1 <= sin_coefficients_tab_2_reg_2214;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_925_p1 <= ap_const_lv32_80000000;
        else 
            grp_fu_925_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_931_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, sin_coefficients_tab_2_reg_2214, cos_coefficients_tab_6_reg_2257, ap_CS_fsm_pp1_stage2, sin_coefficients_tab_8_reg_2275, ap_CS_fsm_pp1_stage3, cos_coefficients_tab_12_reg_2313, ap_CS_fsm_pp1_stage4, cos_coefficients_tab_14_reg_2345, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_931_p1 <= cos_coefficients_tab_14_reg_2345;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_931_p1 <= cos_coefficients_tab_12_reg_2313;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_931_p1 <= sin_coefficients_tab_8_reg_2275;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_931_p1 <= cos_coefficients_tab_6_reg_2257;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_931_p1 <= sin_coefficients_tab_2_reg_2214;
        else 
            grp_fu_931_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_935_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, cos_coefficients_tab_2_reg_2208, ap_CS_fsm_pp1_stage2, sin_coefficients_tab_6_reg_2263, cos_coefficients_tab_8_reg_2269, ap_CS_fsm_pp1_stage3, sin_coefficients_tab_12_reg_2319, ap_CS_fsm_pp1_stage4, sin_coefficients_tab_14_reg_2351, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_935_p1 <= sin_coefficients_tab_14_reg_2351;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_935_p1 <= sin_coefficients_tab_12_reg_2319;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_935_p1 <= cos_coefficients_tab_8_reg_2269;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_935_p1 <= sin_coefficients_tab_6_reg_2263;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_935_p1 <= cos_coefficients_tab_2_reg_2208;
        else 
            grp_fu_935_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_939_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, cos_coefficients_tab_4_reg_2220, ap_CS_fsm_pp1_stage2, sin_coefficients_tab_6_reg_2263, cos_coefficients_tab_10_reg_2301, ap_CS_fsm_pp1_stage3, sin_coefficients_tab_12_reg_2319, ap_CS_fsm_pp1_stage4, sin_coefficients_tab_14_reg_2351, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_939_p1 <= sin_coefficients_tab_14_reg_2351;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_939_p1 <= sin_coefficients_tab_12_reg_2319;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_939_p1 <= cos_coefficients_tab_10_reg_2301;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_939_p1 <= sin_coefficients_tab_6_reg_2263;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_939_p1 <= cos_coefficients_tab_4_reg_2220;
        else 
            grp_fu_939_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_943_p1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, sin_coefficients_tab_4_reg_2226, cos_coefficients_tab_6_reg_2257, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, sin_coefficients_tab_10_reg_2307, cos_coefficients_tab_12_reg_2313, ap_CS_fsm_pp1_stage4, cos_coefficients_tab_14_reg_2345, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            grp_fu_943_p1 <= cos_coefficients_tab_14_reg_2345;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_943_p1 <= cos_coefficients_tab_12_reg_2313;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_943_p1 <= sin_coefficients_tab_10_reg_2307;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_943_p1 <= cos_coefficients_tab_6_reg_2257;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_943_p1 <= sin_coefficients_tab_4_reg_2226;
        else 
            grp_fu_943_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_1_fu_1805_p2 <= std_logic_vector(unsigned(i_2_reg_864) + unsigned(ap_const_lv4_1));
    i_fu_1001_p2 <= std_logic_vector(unsigned(i_0_reg_506) + unsigned(ap_const_lv4_1));
    icmp_ln15_fu_995_p2 <= "1" when (i_0_reg_506 = ap_const_lv4_8) else "0";
    icmp_ln18_1_fu_1105_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_1) else "0";
    icmp_ln18_2_fu_1119_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_2) else "0";
    icmp_ln18_3_fu_1133_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_3) else "0";
    icmp_ln18_4_fu_1147_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_4) else "0";
    icmp_ln18_5_fu_1161_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_5) else "0";
    icmp_ln18_6_fu_1175_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_6) else "0";
    icmp_ln18_fu_1091_p2 <= "1" when (trunc_ln17_fu_1007_p1 = ap_const_lv3_0) else "0";
    icmp_ln21_fu_1693_p2 <= "1" when (ap_phi_mux_j_0_phi_fu_857_p4 = ap_const_lv4_8) else "0";
    icmp_ln33_fu_1799_p2 <= "1" when (i_2_reg_864 = ap_const_lv4_8) else "0";

    imag_sample_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state26, ap_block_pp1_stage0, zext_ln28_fu_1709_p1, zext_ln35_fu_1811_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            imag_sample_address0 <= zext_ln35_fu_1811_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            imag_sample_address0 <= zext_ln28_fu_1709_p1(3 - 1 downto 0);
        else 
            imag_sample_address0 <= "XXX";
        end if; 
    end process;


    imag_sample_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            imag_sample_ce0 <= ap_const_logic_1;
        else 
            imag_sample_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    imag_sample_d0 <= tmp_14_fu_1844_p10;

    imag_sample_we0_assign_proc : process(ap_CS_fsm_state26, icmp_ln33_fu_1799_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln33_fu_1799_p2 = ap_const_lv1_0))) then 
            imag_sample_we0 <= ap_const_logic_1;
        else 
            imag_sample_we0 <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_1699_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_0_phi_fu_857_p4) + unsigned(ap_const_lv4_1));

    real_sample_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state26, ap_block_pp1_stage0, zext_ln28_fu_1709_p1, zext_ln35_fu_1811_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            real_sample_address0 <= zext_ln35_fu_1811_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            real_sample_address0 <= zext_ln28_fu_1709_p1(3 - 1 downto 0);
        else 
            real_sample_address0 <= "XXX";
        end if; 
    end process;


    real_sample_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            real_sample_ce0 <= ap_const_logic_1;
        else 
            real_sample_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    real_sample_d0 <= tmp_13_fu_1821_p10;

    real_sample_we0_assign_proc : process(ap_CS_fsm_state26, icmp_ln33_fu_1799_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln33_fu_1799_p2 = ap_const_lv1_0))) then 
            real_sample_we0 <= ap_const_logic_1;
        else 
            real_sample_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln18_10_fu_1221_p3 <= 
        temp_imag_load_1_1208_reg_482 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_9_fu_1213_p3;
    select_ln18_11_fu_1237_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        temp_imag_load_1_2214_reg_470;
    select_ln18_12_fu_1245_p3 <= 
        temp_imag_load_1_2214_reg_470 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_11_fu_1237_p3;
    select_ln18_13_fu_1253_p3 <= 
        temp_imag_load_1_2214_reg_470 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_12_fu_1245_p3;
    select_ln18_14_fu_1261_p3 <= 
        temp_imag_load_1_2214_reg_470 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_13_fu_1253_p3;
    select_ln18_15_fu_1277_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        temp_imag_load_1_3220_reg_458;
    select_ln18_16_fu_1285_p3 <= 
        temp_imag_load_1_3220_reg_458 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_15_fu_1277_p3;
    select_ln18_17_fu_1293_p3 <= 
        temp_imag_load_1_3220_reg_458 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_16_fu_1285_p3;
    select_ln18_18_fu_1309_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        temp_imag_load_1_4226_reg_446;
    select_ln18_19_fu_1317_p3 <= 
        temp_imag_load_1_4226_reg_446 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_18_fu_1309_p3;
    select_ln18_1_fu_1111_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        select_ln18_fu_1097_p3;
    select_ln18_20_fu_1333_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        temp_imag_load_1_5232_reg_434;
    select_ln18_21_fu_1357_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_fu_1091_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln18_22_fu_1365_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        select_ln18_21_fu_1357_p3;
    select_ln18_23_fu_1373_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_22_fu_1365_p3;
    select_ln18_24_fu_1381_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_23_fu_1373_p3;
    select_ln18_25_fu_1389_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_24_fu_1381_p3;
    select_ln18_26_fu_1397_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_25_fu_1389_p3;
    select_ln18_27_fu_1413_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_fu_1091_p2(0) = '1') else 
        temp_imag_0_0_reg_398;
    select_ln18_28_fu_1421_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        select_ln18_27_fu_1413_p3;
    select_ln18_29_fu_1429_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_28_fu_1421_p3;
    select_ln18_2_fu_1125_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_1_fu_1111_p3;
    select_ln18_30_fu_1437_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_29_fu_1429_p3;
    select_ln18_31_fu_1445_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_30_fu_1437_p3;
    select_ln18_32_fu_1453_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_31_fu_1445_p3;
    select_ln18_33_fu_1469_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        temp_imag_1_0_reg_386;
    select_ln18_34_fu_1477_p3 <= 
        temp_imag_1_0_reg_386 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_33_fu_1469_p3;
    select_ln18_35_fu_1485_p3 <= 
        temp_imag_1_0_reg_386 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_34_fu_1477_p3;
    select_ln18_36_fu_1493_p3 <= 
        temp_imag_1_0_reg_386 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_35_fu_1485_p3;
    select_ln18_37_fu_1501_p3 <= 
        temp_imag_1_0_reg_386 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_36_fu_1493_p3;
    select_ln18_38_fu_1517_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        temp_imag_2_0_reg_374;
    select_ln18_39_fu_1525_p3 <= 
        temp_imag_2_0_reg_374 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_38_fu_1517_p3;
    select_ln18_3_fu_1139_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_2_fu_1125_p3;
    select_ln18_40_fu_1533_p3 <= 
        temp_imag_2_0_reg_374 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_39_fu_1525_p3;
    select_ln18_41_fu_1541_p3 <= 
        temp_imag_2_0_reg_374 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_40_fu_1533_p3;
    select_ln18_42_fu_1557_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        temp_imag_3_0_reg_362;
    select_ln18_43_fu_1565_p3 <= 
        temp_imag_3_0_reg_362 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_42_fu_1557_p3;
    select_ln18_44_fu_1573_p3 <= 
        temp_imag_3_0_reg_362 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_43_fu_1565_p3;
    select_ln18_45_fu_1589_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        temp_imag_4_0_reg_350;
    select_ln18_46_fu_1597_p3 <= 
        temp_imag_4_0_reg_350 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_45_fu_1589_p3;
    select_ln18_47_fu_1613_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        temp_imag_5_0_reg_338;
    select_ln18_48_fu_1637_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_fu_1091_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln18_49_fu_1645_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        select_ln18_48_fu_1637_p3;
    select_ln18_4_fu_1153_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_3_fu_1139_p3;
    select_ln18_50_fu_1653_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_49_fu_1645_p3;
    select_ln18_51_fu_1661_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_50_fu_1653_p3;
    select_ln18_52_fu_1669_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_51_fu_1661_p3;
    select_ln18_53_fu_1677_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_52_fu_1669_p3;
    select_ln18_5_fu_1167_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_5_fu_1161_p2(0) = '1') else 
        select_ln18_4_fu_1153_p3;
    select_ln18_6_fu_1189_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_1_fu_1105_p2(0) = '1') else 
        temp_imag_load_1_1208_reg_482;
    select_ln18_7_fu_1197_p3 <= 
        temp_imag_load_1_1208_reg_482 when (icmp_ln18_2_fu_1119_p2(0) = '1') else 
        select_ln18_6_fu_1189_p3;
    select_ln18_8_fu_1205_p3 <= 
        temp_imag_load_1_1208_reg_482 when (icmp_ln18_3_fu_1133_p2(0) = '1') else 
        select_ln18_7_fu_1197_p3;
    select_ln18_9_fu_1213_p3 <= 
        temp_imag_load_1_1208_reg_482 when (icmp_ln18_4_fu_1147_p2(0) = '1') else 
        select_ln18_8_fu_1205_p3;
    select_ln18_fu_1097_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_fu_1091_p2(0) = '1') else 
        temp_imag_load_1_0202_reg_494;
    shl_ln25_1_fu_1743_p3 <= (trunc_ln25_1_reg_2185 & ap_const_lv2_0);

    sin_coefficients_tab_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage0, ap_block_pp1_stage3, ap_block_pp1_stage2, ap_block_pp1_stage1, zext_ln25_fu_1715_p1, zext_ln25_2_fu_1755_p1, zext_ln25_4_fu_1771_p1, zext_ln25_6_fu_1793_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                sin_coefficients_tab_address0 <= zext_ln25_6_fu_1793_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                sin_coefficients_tab_address0 <= zext_ln25_4_fu_1771_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                sin_coefficients_tab_address0 <= zext_ln25_2_fu_1755_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                sin_coefficients_tab_address0 <= zext_ln25_fu_1715_p1(3 - 1 downto 0);
            else 
                sin_coefficients_tab_address0 <= "XXX";
            end if;
        else 
            sin_coefficients_tab_address0 <= "XXX";
        end if; 
    end process;


    sin_coefficients_tab_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage0, ap_block_pp1_stage2, ap_block_pp1_stage1, zext_ln25_1_fu_1733_p1, zext_ln25_3_fu_1761_p1, zext_ln25_5_fu_1782_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                sin_coefficients_tab_address1 <= zext_ln25_5_fu_1782_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                sin_coefficients_tab_address1 <= zext_ln25_3_fu_1761_p1(3 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                sin_coefficients_tab_address1 <= zext_ln25_1_fu_1733_p1(3 - 1 downto 0);
            else 
                sin_coefficients_tab_address1 <= "XXX";
            end if;
        else 
            sin_coefficients_tab_address1 <= "XXX";
        end if; 
    end process;


    sin_coefficients_tab_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            sin_coefficients_tab_ce0 <= ap_const_logic_1;
        else 
            sin_coefficients_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_coefficients_tab_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            sin_coefficients_tab_ce1 <= ap_const_logic_1;
        else 
            sin_coefficients_tab_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln25_1_fu_1777_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln2_reg_2170));
    sub_ln25_2_fu_1788_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln21_reg_2143));
    sub_ln25_fu_1750_p2 <= std_logic_vector(unsigned(shl_ln25_1_fu_1743_p3) - unsigned(trunc_ln21_reg_2143));
    temp_imag_0_19_fu_1461_p3 <= 
        temp_imag_0_0_reg_398 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_32_fu_1453_p3;
    temp_imag_1_110_fu_1509_p3 <= 
        temp_imag_1_0_reg_386 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_37_fu_1501_p3;
    temp_imag_2_111_fu_1549_p3 <= 
        temp_imag_2_0_reg_374 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_41_fu_1541_p3;
    temp_imag_3_112_fu_1581_p3 <= 
        temp_imag_3_0_reg_362 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_44_fu_1573_p3;
    temp_imag_4_113_fu_1605_p3 <= 
        temp_imag_4_0_reg_350 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_46_fu_1597_p3;
    temp_imag_5_114_fu_1621_p3 <= 
        temp_imag_5_0_reg_338 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_47_fu_1613_p3;
    temp_imag_6_115_fu_1629_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        temp_imag_6_0_reg_326;
    temp_imag_7_116_fu_1685_p3 <= 
        temp_imag_7_0_reg_314 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_53_fu_1677_p3;
    temp_imag_load_1_0201_fu_1181_p3 <= 
        temp_imag_load_1_0202_reg_494 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_5_fu_1167_p3;
    temp_imag_load_1_1207_fu_1229_p3 <= 
        temp_imag_load_1_1208_reg_482 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_10_fu_1221_p3;
    temp_imag_load_1_2213_fu_1269_p3 <= 
        temp_imag_load_1_2214_reg_470 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_14_fu_1261_p3;
    temp_imag_load_1_3219_fu_1301_p3 <= 
        temp_imag_load_1_3220_reg_458 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_17_fu_1293_p3;
    temp_imag_load_1_4225_fu_1325_p3 <= 
        temp_imag_load_1_4226_reg_446 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_19_fu_1317_p3;
    temp_imag_load_1_5231_fu_1341_p3 <= 
        temp_imag_load_1_5232_reg_434 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_20_fu_1333_p3;
    temp_imag_load_1_6237_fu_1349_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        temp_imag_load_1_6238_reg_422;
    temp_imag_load_1_7243_fu_1405_p3 <= 
        temp_imag_load_1_7244_reg_410 when (icmp_ln18_6_fu_1175_p2(0) = '1') else 
        select_ln18_26_fu_1397_p3;
    temp_real_0_0_load_reg_2003 <= ap_const_lv32_0;
    temp_real_1_0_load_reg_2008 <= ap_const_lv32_0;
    temp_real_2_0_load_reg_2013 <= ap_const_lv32_0;
    temp_real_3_0_load_reg_2018 <= ap_const_lv32_0;
    temp_real_4_0_load_reg_2023 <= ap_const_lv32_0;
    temp_real_5_0_load_reg_2028 <= ap_const_lv32_0;
    temp_real_6_0_load_reg_2033 <= ap_const_lv32_0;
    temp_real_7_0_load_reg_2038 <= ap_const_lv32_0;
    temp_real_load_1_reg_1968 <= ap_const_lv32_0;
    temp_real_load_2_reg_1973 <= ap_const_lv32_0;
    temp_real_load_3_reg_1978 <= ap_const_lv32_0;
    temp_real_load_4_reg_1983 <= ap_const_lv32_0;
    temp_real_load_5_reg_1988 <= ap_const_lv32_0;
    temp_real_load_6_reg_1993 <= ap_const_lv32_0;
    temp_real_load_7_reg_1998 <= ap_const_lv32_0;
    temp_real_load_reg_1963 <= ap_const_lv32_0;
    trunc_ln17_fu_1007_p1 <= i_0_reg_506(3 - 1 downto 0);
    trunc_ln21_fu_1705_p1 <= ap_phi_mux_j_0_phi_fu_857_p4(3 - 1 downto 0);
    trunc_ln25_1_fu_1739_p1 <= ap_phi_mux_j_0_phi_fu_857_p4(1 - 1 downto 0);
    trunc_ln25_fu_1721_p1 <= ap_phi_mux_j_0_phi_fu_857_p4(2 - 1 downto 0);
    trunc_ln2_fu_1725_p3 <= (trunc_ln25_fu_1721_p1 & ap_const_lv1_0);
    trunc_ln35_fu_1817_p1 <= i_2_reg_864(3 - 1 downto 0);
    zext_ln25_1_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln2_fu_1725_p3),64));
    zext_ln25_2_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln25_fu_1750_p2),64));
    zext_ln25_3_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln25_1_fu_1743_p3),64));
    zext_ln25_4_fu_1771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln25_fu_1767_p2),64));
    zext_ln25_5_fu_1782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln25_1_fu_1777_p2),64));
    zext_ln25_6_fu_1793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln25_2_fu_1788_p2),64));
    zext_ln25_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln21_fu_1705_p1),64));
    zext_ln28_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j_0_phi_fu_857_p4),64));
    zext_ln35_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_864),64));
end behav;
