<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pciercx-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pciercx-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2011 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_PCIERCX_DEFS_H__</span>
<span class="cp">#define __CVMX_PCIERCX_DEFS_H__</span>

<span class="cp">#define CVMX_PCIERCX_CFG000(block_id) (0x0000000000000000ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG001(block_id) (0x0000000000000004ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG002(block_id) (0x0000000000000008ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG003(block_id) (0x000000000000000Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG004(block_id) (0x0000000000000010ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG005(block_id) (0x0000000000000014ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG006(block_id) (0x0000000000000018ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG007(block_id) (0x000000000000001Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG008(block_id) (0x0000000000000020ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG009(block_id) (0x0000000000000024ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG010(block_id) (0x0000000000000028ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG011(block_id) (0x000000000000002Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG012(block_id) (0x0000000000000030ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG013(block_id) (0x0000000000000034ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG014(block_id) (0x0000000000000038ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG015(block_id) (0x000000000000003Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG016(block_id) (0x0000000000000040ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG017(block_id) (0x0000000000000044ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG020(block_id) (0x0000000000000050ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG021(block_id) (0x0000000000000054ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG022(block_id) (0x0000000000000058ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG023(block_id) (0x000000000000005Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG028(block_id) (0x0000000000000070ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG029(block_id) (0x0000000000000074ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG030(block_id) (0x0000000000000078ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG031(block_id) (0x000000000000007Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG032(block_id) (0x0000000000000080ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG033(block_id) (0x0000000000000084ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG034(block_id) (0x0000000000000088ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG035(block_id) (0x000000000000008Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG036(block_id) (0x0000000000000090ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG037(block_id) (0x0000000000000094ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG038(block_id) (0x0000000000000098ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG039(block_id) (0x000000000000009Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG040(block_id) (0x00000000000000A0ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG041(block_id) (0x00000000000000A4ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG042(block_id) (0x00000000000000A8ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG064(block_id) (0x0000000000000100ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG065(block_id) (0x0000000000000104ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG066(block_id) (0x0000000000000108ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG067(block_id) (0x000000000000010Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG068(block_id) (0x0000000000000110ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG069(block_id) (0x0000000000000114ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG070(block_id) (0x0000000000000118ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG071(block_id) (0x000000000000011Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG072(block_id) (0x0000000000000120ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG073(block_id) (0x0000000000000124ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG074(block_id) (0x0000000000000128ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG075(block_id) (0x000000000000012Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG076(block_id) (0x0000000000000130ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG077(block_id) (0x0000000000000134ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG448(block_id) (0x0000000000000700ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG449(block_id) (0x0000000000000704ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG450(block_id) (0x0000000000000708ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG451(block_id) (0x000000000000070Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG452(block_id) (0x0000000000000710ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG453(block_id) (0x0000000000000714ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG454(block_id) (0x0000000000000718ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG455(block_id) (0x000000000000071Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG456(block_id) (0x0000000000000720ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG458(block_id) (0x0000000000000728ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG459(block_id) (0x000000000000072Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG460(block_id) (0x0000000000000730ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG461(block_id) (0x0000000000000734ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG462(block_id) (0x0000000000000738ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG463(block_id) (0x000000000000073Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG464(block_id) (0x0000000000000740ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG465(block_id) (0x0000000000000744ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG466(block_id) (0x0000000000000748ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG467(block_id) (0x000000000000074Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG468(block_id) (0x0000000000000750ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG490(block_id) (0x00000000000007A8ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG491(block_id) (0x00000000000007ACull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG492(block_id) (0x00000000000007B0ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG515(block_id) (0x000000000000080Cull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG516(block_id) (0x0000000000000810ull)</span>
<span class="cp">#define CVMX_PCIERCX_CFG517(block_id) (0x0000000000000814ull)</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg000</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">devid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vendid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg000_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg001</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rma</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">devt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_22</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m66</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">i_stat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_18</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">i_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">see</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ids_wcc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mwice</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">me</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">isae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg001_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg002</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">bcc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pi</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg002_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg003</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mfd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">chf</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cls</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg003_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg004</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg004_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg005</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg005_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg006</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">slt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">subbnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sbnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pbnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg006_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg007</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rma</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">devt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_22</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m66</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_20</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lio_limi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">io32b</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lio_base</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_1_3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">io32a</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg007_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg008</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">ml_addr</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_19</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mb_addr</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg008_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg009</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lmem_limit</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mem64b</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lmem_base</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_1_3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mem64a</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg009_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg010</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">umem_base</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg010_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg011</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">umem_limit</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg011_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg012</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">uio_limit</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">uio_base</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg012_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg013</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_31</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg013_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg014</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg014_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg015</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dtsees</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pdt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sbrst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vga16d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vgae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">isae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">see</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pere</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">inta</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">il</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg015_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg016</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pmes</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">d2s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">d1s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">auxc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dsi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pme_clock</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmsv</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmcid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg016_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg017</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pmdia</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bpccee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bd3h</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_21</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmess</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmedsia</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmds</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmeens</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nsr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ps</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg017_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg020</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_25_31</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pvm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m64</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mme</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mmc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msien</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msicid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_24_31</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m64</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mme</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mmc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msien</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msicid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg020_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg021</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lmsi</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg021_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg022</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">umsi</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg022_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg023</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_31</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msimd</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg023_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg028</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_30_31</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">imn</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">si</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dpt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pciecv</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pcieid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg028_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg029</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cspls</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">csplv</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_17</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_12_14</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">el1al</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">el0al</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">etfs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pfs</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mpss</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg029_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg030</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_31</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ur_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fe_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nfe_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ce_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_15_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrrs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ns_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">etf_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mps</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ro_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ur_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fe_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nfe_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ce_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg030_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg031</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aspm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbnc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dllarc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sderc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l1el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l0el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aslpms</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mlw</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mls</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pnum</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbnc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dllarc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sderc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l1el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l0el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aslpms</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mlw</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mls</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg031_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg032</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lab</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlla</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_26</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nlw</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ls</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_12_15</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lab_int_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbm_int_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hawd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">es</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ccc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rcb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aslpc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg032_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg033</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">ps_num</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nccs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">emip</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sp_ls</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sp_lv</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hp_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hp_s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pip</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aip</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrlsp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pcp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">abp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg033_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg034</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_25_31</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlls_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">emis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrlss</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ccint_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pd_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrls_c</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">abp_d</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlls_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">emic</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pcc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pic</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">aic</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hpint_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ccint_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pd_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrls_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">abp_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg034_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg035</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">crssv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_5_15</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">crssve</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmeie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sefee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">senfee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">secee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg035_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg036</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_18_31</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pme_pend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pme_stat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pme_rid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg036_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg037</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_31</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tph</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">noroprpr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom128s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom64s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom32s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom_ops</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_5_5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctrs</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_5_31</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctrs</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_31</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tph</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">noroprpr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom128s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom64s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom32s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom_ops</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ari_fw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctrs</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn66xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_31</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tph</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">noroprpr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom128s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom64s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom32s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom_ops</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ari</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctrs</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn66xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg037_cn66xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg038</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_10_31</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">id0_cp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">id0_rq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom_op_eb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">atom_op</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ari</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctv</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_5_31</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctv</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg038_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg039</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cls</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">slsv</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg039_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg040</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cdl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cde</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">csos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">emc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sde</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hasd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ec</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tls</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg040_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg041</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg041_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg042</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg042_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg064</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">nco</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cv</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pcieec</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg064_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg065</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_25_31</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">uatombs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ures</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrces</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ros</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cas</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_31</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ures</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrces</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ros</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cas</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg065_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg066</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_25_31</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">uatombm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">urem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrcem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rom</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_31</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">urem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrcem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rom</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg066_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg067</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_25_31</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">uatombs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ures</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrces</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ros</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cas</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_31</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ures</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecrces</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ros</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ucs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cas</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sdes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dlpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg067_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg068</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_31</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">anfes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rtts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rnrs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bdllps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">btlps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_1_5</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">res</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg068_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg069</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_31</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">anfem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rttm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rnrm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bdllpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">btlpm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_1_5</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rem</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg069_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg070</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ce</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ge</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">gc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fep</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg070_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg071</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dword1</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg071_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg072</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dword2</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg072_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg073</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dword3</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg073_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg074</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dword4</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg074_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg075</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_3_31</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fere</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nfere</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cere</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg075_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg076</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">aeimn</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_7_26</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">femr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nfemr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fuf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">multi_efnfr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">efnfr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">multi_ecr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg076_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg077</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">efnfsi</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ecsi</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg077_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg448</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">rtl</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rtltl</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg448_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg449</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">omr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg449_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg450</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lpec</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">link_state</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">force_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_14</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">link_num</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg450_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg451</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_31_31</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">easpml1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l1el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l0el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">n_fts_cc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">n_fts</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ack_freq</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_30_31</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l1el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">l0el</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">n_fts_cc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">n_fts</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ack_freq</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg451_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg452</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_31</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">eccrc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_24</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lme</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_15</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">flm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dllle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_4_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ra</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">le</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">omr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_31</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lme</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_15</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">flm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dllle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_4_4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ra</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">le</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">omr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_cn61xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg452_cn61xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg453</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dlld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_30</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ack_nak</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fcd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ilst</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg453_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg454</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cx_nfunc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmfcwt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmanlt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmrt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_13</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nskps</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_29_31</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmfcwt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmanlt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmrt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_13</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">nskps</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ntss</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cx_nfunc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmfcwt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmanlt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmrt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_13</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mfuncn</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn61xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg454_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg455</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">m_cfg0_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_io_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msg_ctrl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_ecrc_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_ecrc_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_len_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_attr_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_tc_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_fun_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_rid_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cpl_tag_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_lk_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_cfg1_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_bar_match</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_pois_filt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_fun</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dfcwt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_14</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">skpiv</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg455_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg456</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_4_31</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_handle_flush</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_dabort_4ucpl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_vend1_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_vend0_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_2_31</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_vend1_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m_vend0_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg456_cn52xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg458</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dbg_info_l32</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg458_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg459</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dbg_info_u32</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg459_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg460</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tphfcc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tpdfcc</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg460_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg461</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tchfcc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tcdfcc</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg461_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg462</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tchfcc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tcdfcc</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg462_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg463</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_3_31</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rqne</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">trbne</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rtlpfccnr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg463_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg464</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc3</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc0</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg464_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg465</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc6</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc5</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">wrr_vc4</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg465_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg466</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">rx_queue_order</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">type_ordering</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_24_29</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">queue_mode</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_credits</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_credits</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg466_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg467</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_24_31</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">queue_mode</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_credits</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_credits</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg467_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg468</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_24_31</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">queue_mode</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_credits</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_credits</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg468_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg490</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_31</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_depth</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_depth</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg490_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg491</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_31</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_depth</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_depth</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg491_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg492</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_26_31</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">header_depth</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">data_depth</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg492_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg515</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_21_31</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">s_d_e</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ctcrb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cpyts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dsc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">le</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">n_fts</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg515_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg516</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">phy_stat</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg516_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pciercx_cfg517</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">phy_ctrl</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pciercx_cfg517_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
