/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_16z;
  reg [37:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire [16:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_73z;
  wire [13:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _00_;
  always_latch
    if (celloutsig_1_18z) _00_ = 6'h00;
    else if (clkin_data[32]) _00_ = { celloutsig_0_10z[4:3], celloutsig_0_9z, celloutsig_0_10z[1], celloutsig_0_5z, celloutsig_0_23z };
  assign { celloutsig_0_28z[7:4], celloutsig_0_28z[1:0] } = _00_;
  assign celloutsig_0_0z = !(in_data[69] ? in_data[78] : in_data[68]);
  assign celloutsig_0_31z = !(celloutsig_0_28z[4] ? celloutsig_0_11z : celloutsig_0_7z);
  assign celloutsig_0_38z = !(celloutsig_0_31z ? celloutsig_0_18z : celloutsig_0_4z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[8] ? celloutsig_1_0z[6] : in_data[179]);
  assign celloutsig_0_8z = !(celloutsig_0_6z ? in_data[6] : in_data[9]);
  assign celloutsig_1_18z = !(celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_0_18z = !(celloutsig_0_13z ? 1'h0 : 1'h0);
  assign celloutsig_0_20z = !(celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_7z);
  assign celloutsig_0_7z = ~((1'h0 | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & in_data[113]);
  assign celloutsig_0_19z = ~((celloutsig_0_7z | celloutsig_0_8z) & celloutsig_0_10z[3]);
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[146];
  assign celloutsig_0_25z = celloutsig_0_20z | celloutsig_0_11z;
  assign celloutsig_1_10z = celloutsig_1_3z ^ celloutsig_1_4z;
  assign celloutsig_0_40z = { celloutsig_0_30z[21:7], celloutsig_0_0z, celloutsig_0_7z } & { celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_38z };
  assign celloutsig_0_4z = { 1'h0, in_data[6], celloutsig_0_2z[2:1], 1'h0, celloutsig_0_0z } < { celloutsig_0_16z[4], celloutsig_0_10z[3], in_data[6], celloutsig_0_2z[2:1], 1'h0 };
  assign celloutsig_0_6z = { celloutsig_0_2z[1], in_data[6], celloutsig_0_2z[2:1], 2'h0 } < { celloutsig_0_5z, in_data[6], celloutsig_0_2z[2:1], 1'h0, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z } < { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[94:92], in_data[6], celloutsig_0_2z[2:1], 1'h0, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z[4], celloutsig_0_10z[3], 2'h0, celloutsig_0_4z } < { in_data[61:53], celloutsig_0_16z[4], celloutsig_0_10z[3], 2'h0, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_10z[3], celloutsig_0_9z, celloutsig_0_10z[1], 1'h0 } < celloutsig_0_17z[17:14];
  assign celloutsig_1_9z = { in_data[144:142], celloutsig_1_8z } % { 1'h1, celloutsig_1_0z[4:3], in_data[96] };
  assign celloutsig_0_30z = { celloutsig_0_27z[6:2], 1'h0, celloutsig_0_27z[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_19z, in_data[6], celloutsig_0_2z[2:1], 1'h0, celloutsig_0_4z, celloutsig_0_18z, 1'h0, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_16z[4], celloutsig_0_10z[3], 3'h0, celloutsig_0_5z } % { 1'h1, celloutsig_0_16z[17], celloutsig_0_9z, celloutsig_0_12z[1], celloutsig_0_16z[14:13], celloutsig_0_10z[3], celloutsig_0_9z, in_data[6], celloutsig_0_16z[9:8], 1'h0, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z[4:3], celloutsig_0_13z, celloutsig_0_28z[7:4], 2'h0, celloutsig_0_28z[1:0] };
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_0z[1];
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_1z;
  assign celloutsig_1_7z = in_data[137] & celloutsig_1_3z;
  assign celloutsig_1_8z = in_data[163] & celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_3z & celloutsig_1_16z[10];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_9z;
  assign celloutsig_1_11z = | { celloutsig_1_2z, in_data[183:170] };
  assign celloutsig_0_13z = | { celloutsig_0_10z[4:3], celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, in_data[16:12] };
  assign celloutsig_0_21z = | celloutsig_0_2z[2:1];
  assign celloutsig_0_73z = celloutsig_0_17z[9:3] << { in_data[49:45], celloutsig_0_12z[1], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[133:119] << in_data[130:116];
  assign celloutsig_0_24z = { in_data[5], celloutsig_0_18z, in_data[6], celloutsig_0_2z[2:1], 1'h0, celloutsig_0_18z, celloutsig_0_12z[1], celloutsig_0_13z, 1'h0, celloutsig_0_0z } << { 1'h0, celloutsig_0_7z, 1'h0, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_12z[1], celloutsig_0_11z, 1'h0, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_1_16z = { celloutsig_1_0z[14:1], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z } >> { in_data[150:129], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_74z = { celloutsig_0_17z[23:17], celloutsig_0_73z } ^ celloutsig_0_40z[13:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 38'h0000000000;
    else if (!clkin_data[32]) celloutsig_0_17z = in_data[90:53];
  assign celloutsig_0_2z[2:1] = in_data[5:4] ^ { celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_27z[6:2], celloutsig_0_27z[0] } = { celloutsig_0_12z[6], celloutsig_0_10z[3], celloutsig_0_11z, in_data[6], celloutsig_0_12z[2], celloutsig_0_5z } & { celloutsig_0_11z, in_data[6], celloutsig_0_12z[2:1], celloutsig_0_5z, celloutsig_0_0z };
  assign { celloutsig_0_16z[4], celloutsig_0_10z[3] } = celloutsig_0_2z[2:1] & { in_data[6], celloutsig_0_2z[2] };
  assign { celloutsig_0_12z[6], celloutsig_0_12z[1], celloutsig_0_12z[2] } = { celloutsig_0_16z[4], celloutsig_0_4z, celloutsig_0_0z } ^ { celloutsig_0_7z, celloutsig_0_2z[1], celloutsig_0_2z[2] };
  assign { celloutsig_0_10z[4], celloutsig_0_10z[1] } = { celloutsig_0_16z[4], celloutsig_0_0z } ^ { celloutsig_0_5z, celloutsig_0_4z };
  assign { celloutsig_0_16z[3], celloutsig_0_16z[18], celloutsig_0_16z[13], celloutsig_0_16z[9], celloutsig_0_16z[17], celloutsig_0_16z[8], celloutsig_0_16z[19], celloutsig_0_16z[14] } = { celloutsig_0_16z[4], celloutsig_0_16z[4], celloutsig_0_16z[4], celloutsig_0_16z[4], celloutsig_0_10z[3], celloutsig_0_10z[3], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_10z[3], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z[2], celloutsig_0_7z, celloutsig_0_2z[1], celloutsig_0_10z[3], celloutsig_0_5z };
  assign { celloutsig_0_10z[2], celloutsig_0_10z[0] } = { celloutsig_0_9z, 1'h0 };
  assign { celloutsig_0_12z[5:3], celloutsig_0_12z[0] } = { celloutsig_0_10z[3], celloutsig_0_11z, in_data[6], celloutsig_0_5z };
  assign { celloutsig_0_16z[16:15], celloutsig_0_16z[12:10], celloutsig_0_16z[7:5], celloutsig_0_16z[2:0] } = { celloutsig_0_9z, celloutsig_0_12z[1], celloutsig_0_10z[3], celloutsig_0_9z, in_data[6], 1'h0, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z[3], 1'h0, celloutsig_0_5z };
  assign celloutsig_0_27z[1] = 1'h0;
  assign celloutsig_0_28z[3:2] = 2'h0;
  assign { celloutsig_0_2z[3], celloutsig_0_2z[0] } = { in_data[6], 1'h0 };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
