<root><simulation><result_generated_time />2023-05-13 01:55:01<layer><layer_spec />{'B': 1, 'K': 64, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 75264, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['FX_2', 'FY_2', 'OX_4', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [896, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 14), ('OY', 2)]], [[('C', 16)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 16), ('OY', 2)], [('FX', 1), ('FY', 1), ('OX', 14), ('OY', 2)]], [], []]<O />[[[('C', 16)], [('FX', 1), ('FY', 1)]], [[('OY', 2)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 3), ('OY', 2), ('OY', 2)], [('C', 4), ('K', 4), ('C', 2)], []]<I />[[('K', 4), ('K', 4), ('C', 3), ('OY', 2), ('OY', 2), ('C', 4), ('K', 4)], [('C', 2)], []]<O />[[('K', 4), ('K', 4), ('C', 3), ('OY', 2), ('OY', 2), ('C', 4)], [('K', 4), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [56.0, 4, 1, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [16.0, 12, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [384, 196608, 196608], 'I': [384, 688128, 688128], 'O': [512, 114688, 114688], 'O_partial': [512, 114688, 0], 'O_final': [0, 0, 114688]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.03, 0.0], 'I': [0.75, 0.03, 0.0], 'O': [1.0, 0.03, 0.0]}<effective_mem_size_bit />{'W': [384, 49152, 196608], 'I': [384, 344064, 688128], 'O': [512, 114688, 114688], 'O_partial': [512, 114688, 0], 'O_final': [0, 0, 114688]}<total_unit_count />{'W': [896, 16, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [896, 896, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [56.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[98304, 24576], [24576, 24576], [24576, 0]]<I />[[301056, 75264], [75264, 75264], [75264, 0]]<O />[[(288512, 301056), (25088, 12544)], [(12544, 25088), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(288512, 301056), (25088, 12544)], [(12544, 25088), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12288, 3072], [384, 384], [96, 0]]<I />[[37632, 9408], [1176, 1176], [294, 0]]<O />[[(36064, 37632), (3136, 1568)], [(196, 392), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([36064, 37632], [3136, 1568]), ([196, 392], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565161.4<mem_energy_breakdown><W />[5.2, 76.1, 127.9]<I />[16.1, 233.1, 391.6]<O />[27.5, 77.7, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6819<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7793<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />7884<latency_cycle_without_data_loading />6144<ideal_computing_cycle />6144<data_loading><load_cycle_total />1740<load_cycle_individual />{'W': [12, 384, 0], 'I': [672, 1344, 0]}<load_cycle_combined />{'W': 384, 'I': 1344}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6143], [-1302, -1116], [-6144, -6144]], 'I': [[-6143], [-762, -96], [-6144, -6144]], 'O': [[-6144], [-1472, -1088], [-5920, -6088]]}<mem_stall_cycle_shared />{'W': [[-6143], [-1302, 0], [0, 0]], 'I': [[-6143], [-762, 0], [0, 0]], 'O': [[-6144], [-1472, -1088], [-5920, -6088]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 196608, 196608], 'I': [384, 688128, 688128], 'O': [512, 114688, 114688], 'O_partial': [512, 114688, 0], 'O_final': [0, 0, 114688]}<data_size_each_level_total />{'W': [6144, 196608, 196608], 'I': [344064, 688128, 688128], 'O': [28672, 114688, 114688]}<loop_cycles_each_level />{'W': [192, 6144, 6144], 'I': [3072, 6144, 6144], 'O': [768, 6144, 6144]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [4, 1, 1], 'O': [4, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.1], [112.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 0.7], [37.3, 18.7], [18.7, 18.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.5], [448.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 2.7], [149.3, 37.3], [37.3, 18.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 32.0], [32.0, 0]], 'I': [[8.0, 0.5], [448.0, 112.0], [112.0, 0]], 'O': [[8.0, 2.7], [149.3, 18.7], [18.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [744.0, 293.3], [144.0, 18.7]], 'I': [[8.0, 0.5], [744.0, 293.3], [144.0, 18.7]], 'O': [[8.0, 2.7], [744.0, 293.3], [144.0, 18.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [48, 192, 32], [6144, 6144, 1]], 'I': [[1, 1, 6144], [768, 3072, 2], [6144, 6144, 1]], 'O': [[1, 1, 6144], [192, 768, 8], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[6, 192, 32], [12, 192, 32]], [[384, 6144, 1], [96, 6144, 1]]], 'I': [[0, 1, 6144], [[6, 3072, 2], [672, 3072, 2]], [[1344, 6144, 1], [336, 6144, 1]]], 'O': [[0, 1, 6144], [[8, 768, 8], [56, 768, 8]], [[224, 6144, 1], [56, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -36], [-5760, -6048]], 'I': [[-1], [-762, -96], [-4800, -5808]], 'O': [[-1], [-184, -136], [-5920, -6088]]}<single_stall_count />{'W': [6143, 31, 0], 'I': [6143, 1, 0], 'O': [6144, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [372, 0], 'I': [672, 0], 'O': [448, 224]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [224, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4652, -6144], [-5696, -5920]], 1: [[-6144, -6144], [-5920, -6144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0.642</simulation></root>