
---------- Begin Simulation Statistics ----------
final_tick                               2542199516500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   220172                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.06                       # Real time elapsed on the host
host_tick_rate                              639488400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196831                       # Number of instructions simulated
sim_ops                                       4196831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012190                       # Number of seconds simulated
sim_ticks                                 12189671500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.482850                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361701                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2755                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122403                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878172                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46234                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          287344                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           241110                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1093119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73539                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30918                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196831                       # Number of instructions committed
system.cpu.committedOps                       4196831                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.805700                       # CPI: cycles per instruction
system.cpu.discardedOps                        319871                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623656                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1484061                       # DTB hits
system.cpu.dtb.data_misses                       9299                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421221                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879212                       # DTB read hits
system.cpu.dtb.read_misses                       8222                       # DTB read misses
system.cpu.dtb.write_accesses                  202435                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604849                       # DTB write hits
system.cpu.dtb.write_misses                      1077                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18160                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3736874                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1190649                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693677                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17106922                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172245                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003966                       # ITB accesses
system.cpu.itb.fetch_acv                          648                       # ITB acv
system.cpu.itb.fetch_hits                      995785                       # ITB hits
system.cpu.itb.fetch_misses                      8181                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11255757500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9470500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19748000      0.16%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               908880000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12193856000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8173131500     67.03%     67.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4020724500     32.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24365541                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85411      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541869     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839542     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592742     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196831                       # Class of committed instruction
system.cpu.quiesceCycles                        13802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7258619                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22728455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22728455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22728455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22728455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116556.179487                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116556.179487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116556.179487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116556.179487                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12964490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12964490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12964490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12964490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66484.564103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66484.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66484.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66484.564103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22378958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22378958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116557.072917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116557.072917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12764993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12764993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66484.338542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66484.338542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267273                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539709252000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267273                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204205                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204205                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131020                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34907                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88964                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34571                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41360                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11421312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11421312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18156473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160299                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002732                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052201                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159861     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160299                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836917538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378373750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474858250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5727616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10228288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5727616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5727616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469874516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369220122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839094638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469874516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469874516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183273848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183273848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183273848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469874516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369220122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022368486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123653                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123653                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2073                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036359500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4835547000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13640.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32390.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105713                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123653                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.843242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.500488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.085513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35016     42.19%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24790     29.87%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10159     12.24%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4721      5.69%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2432      2.93%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1442      1.74%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          994      1.20%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82994                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.963627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.368755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.486591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1323     17.69%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5669     75.81%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           299      4.00%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6638     88.77%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              498      6.66%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.43%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9554560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10228288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7913792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12189666500                       # Total gap between requests
system.mem_ctrls.avgGap                      43001.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417134784.969389855862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366689455.084987282753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638232129.553286075592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2573964750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261582250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299352936000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28761.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32159.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420911.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318822420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169442955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569693460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314181360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323413540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197959680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7855425015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.432872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461019500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11321752000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273819000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145519275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496237140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320361840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5279698530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234772320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7712319705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.692990                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    556685000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11226086500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12182471500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1702817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1702817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1702817                       # number of overall hits
system.cpu.icache.overall_hits::total         1702817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89555                       # number of overall misses
system.cpu.icache.overall_misses::total         89555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5503226000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5503226000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5503226000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5503226000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049965                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049965                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049965                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61450.795600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61450.795600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61450.795600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61450.795600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88964                       # number of writebacks
system.cpu.icache.writebacks::total             88964                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5413672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5413672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5413672000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5413672000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049965                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049965                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60450.806767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60450.806767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60450.806767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60450.806767                       # average overall mshr miss latency
system.cpu.icache.replacements                  88964                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1702817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1702817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5503226000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5503226000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61450.795600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61450.795600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5413672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5413672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60450.806767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60450.806767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.741538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3674298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3674298                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339970                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106025                       # number of overall misses
system.cpu.dcache.overall_misses::total        106025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6798903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6798903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6798903500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6798903500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073323                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073323                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073323                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073323                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64125.475124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64125.475124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64125.475124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64125.475124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34731                       # number of writebacks
system.cpu.dcache.writebacks::total             34731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425647500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425647500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048035                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048035                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63715.969133                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63715.969133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63715.969133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63715.969133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67067.269906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67067.269906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66876.494713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66876.494713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470958500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470958500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61537.453018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61537.453018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718754500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718754500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59302.159887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59302.159887                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70480.181200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70480.181200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69480.181200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69480.181200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542199516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.214674                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.238532                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.214674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3006937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3006937                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3284578912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   238997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.37                       # Real time elapsed on the host
host_tick_rate                              416860066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   424307808                       # Number of instructions simulated
sim_ops                                     424307808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.740081                       # Number of seconds simulated
sim_ticks                                740081081000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.583133                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                67116140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             95088071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             156224                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10169481                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          83801301                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4707006                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14515880                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9808874                       # Number of indirect misses.
system.cpu.branchPred.lookups               121193493                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11293557                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       616525                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   419371752                       # Number of instructions committed
system.cpu.committedOps                     419371752                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.529108                       # CPI: cycles per instruction
system.cpu.discardedOps                      19078249                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115933730                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    119814241                       # DTB hits
system.cpu.dtb.data_misses                    1298838                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 79608699                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     79879041                       # DTB read hits
system.cpu.dtb.read_misses                    1272697                       # DTB read misses
system.cpu.dtb.write_accesses                36325031                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    39935200                       # DTB write hits
system.cpu.dtb.write_misses                     26141                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              385868                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          325390346                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94490351                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42451651                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       687960466                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283358                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               232227637                       # ITB accesses
system.cpu.itb.fetch_acv                          391                       # ITB acv
system.cpu.itb.fetch_hits                   232223747                       # ITB hits
system.cpu.itb.fetch_misses                      3890                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25672      6.91%      6.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    1701      0.46%      7.42% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.42% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.42% # number of callpals executed
system.cpu.kern.callpal::rti                     3835      1.03%      8.45% # number of callpals executed
system.cpu.kern.callpal::callsys                  196      0.05%      8.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.50% # number of callpals executed
system.cpu.kern.callpal::rdunique              340026     91.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 371634                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1536234                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10833     35.73%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     758      2.50%     38.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18674     61.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30317                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10832     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      758      3.37%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10832     48.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22474                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             724352819500     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87913000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1023226500      0.14%     98.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14236206000      1.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         739700165000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580058                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741300                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3749                      
system.cpu.kern.mode_good::user                  3749                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4023                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3749                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931892                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964745                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        54229087000      7.33%      7.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         685471027000     92.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1480008031                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32359674      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               253069159     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 228628      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                239967      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 47285      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15767      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               81406643     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39773261      9.48%     97.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48388      0.01%     97.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48408      0.01%     97.11% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12134572      2.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                419371752                       # Class of committed instruction
system.cpu.quiesceCycles                       154131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       792047565                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7262848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14525556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3858770398                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3858770398                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3858770398                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3858770398                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117940.289688                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117940.289688                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117940.289688                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117940.289688                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           135                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    12.272727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2221000310                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2221000310                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2221000310                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2221000310                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67883.131915                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67883.131915                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67883.131915                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67883.131915                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8986465                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8986465                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115211.089744                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115211.089744                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5086465                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5086465                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65211.089744                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65211.089744                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3849783933                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3849783933                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117946.811673                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117946.811673                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2215913845                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2215913845                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67889.517310                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67889.517310                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6728537                       # Transaction distribution
system.membus.trans_dist::WriteReq               1709                       # Transaction distribution
system.membus.trans_dist::WriteResp              1709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1078588                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4206777                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1977339                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            502743                       # Transaction distribution
system.membus.trans_dist::ReadExResp           502743                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4206778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2520546                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12620333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12620333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9069642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9075492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21761261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    538467520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    538467520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    260426048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    260435542                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               800992022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7265645                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004559                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7265494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7265645                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5485000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         37051352189                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16381021500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        21873083250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      269233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      193485376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          462719168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    269233792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     269233792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69029632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69029632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4206778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3023209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7229987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1078588                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1078588                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         363789589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261438079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625227667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    363789589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363789589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93273067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93273067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93273067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        363789589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261438079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            718500734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4907134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2442714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3011369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       289647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       289647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16004918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4623140                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7229988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5285326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7229988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5285326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1775905                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                378192                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            184401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            276500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            390636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            339657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            547822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            206938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            204907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           639559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           319143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           485981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            121194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            384995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            114878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            355072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            678148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           485883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           317088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           280570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           475192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           574602                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75595943000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27270415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            177859999250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13860.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32610.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3447019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3468941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7229988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5285326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5232544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  215514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 102176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 109693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 275246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 297208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 293167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 295465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 310660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 293623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 293225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 292934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 290885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 289904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 289994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 289821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 290122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    424                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3445273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.472281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.828671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.145213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1260514     36.59%     36.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1364227     39.60%     76.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       365034     10.60%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182876      5.31%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       114533      3.32%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40510      1.18%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27584      0.80%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18330      0.53%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71665      2.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3445273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       289647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.830097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.994747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           16554      5.72%      5.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15         100098     34.56%     40.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        100537     34.71%     74.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41637     14.38%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         23637      8.16%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4658      1.61%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           768      0.27%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           469      0.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           317      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           240      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           191      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           153      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          108      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           89      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           63      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           57      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           49      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        289647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       289647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.893491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.312144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           179440     61.95%     61.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4959      1.71%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            65557     22.63%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            24252      8.37%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14109      4.87%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              892      0.31%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              197      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              114      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               71      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        289647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              349061312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               113657920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               314057408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               462719232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338260864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       471.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  740081081500                       # Total gap between requests
system.mem_ctrls.avgGap                      59134.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    156333696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    192727616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    314057408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211238606.165639847517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260414191.022942781448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424355406.539570748806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4206778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3023210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5285326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  77531113750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 100328885500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17897879645500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18430.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33186.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3386334.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12718053600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6759783030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20478255420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12759225120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58421532000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     319664573370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15001943520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       445803366060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.370980                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36210600250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24713000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 679162762750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11881474080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6315138060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18464382720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12856416300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58421532000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     317541537120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16789682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       442270162680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.596904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40872932750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24713000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 674500219250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34349                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34349                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099078                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2104000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4139000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170447398                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1597000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1594000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    742297796000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    231439604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        231439604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    231439604                       # number of overall hits
system.cpu.icache.overall_hits::total       231439604                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4206777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4206777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4206777                       # number of overall misses
system.cpu.icache.overall_misses::total       4206777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 200264268500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 200264268500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 200264268500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 200264268500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    235646381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    235646381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    235646381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    235646381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017852                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47605.154374                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47605.154374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47605.154374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47605.154374                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4206777                       # number of writebacks
system.cpu.icache.writebacks::total           4206777                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4206777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4206777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4206777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4206777                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 196057490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 196057490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 196057490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 196057490500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017852                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017852                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017852                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017852                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46605.154136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46605.154136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46605.154136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46605.154136                       # average overall mshr miss latency
system.cpu.icache.replacements                4206777                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    231439604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       231439604                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4206777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4206777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 200264268500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 200264268500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    235646381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    235646381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47605.154374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47605.154374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4206777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4206777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 196057490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 196057490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017852                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017852                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46605.154136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46605.154136                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           235702406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4207289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.022395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         475499540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        475499540                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112182095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112182095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112182095                       # number of overall hits
system.cpu.dcache.overall_hits::total       112182095                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3418618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3418618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3418618                       # number of overall misses
system.cpu.dcache.overall_misses::total       3418618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 224298750000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224298750000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 224298750000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224298750000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115600713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115600713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115600713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115600713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029573                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029573                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65610.942784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65610.942784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65610.942784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65610.942784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1045948                       # number of writebacks
system.cpu.dcache.writebacks::total           1045948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       403988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       403988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       403988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       403988                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3014630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3014630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3014630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3014630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2924                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2924                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 196221587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 196221587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 196221587000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 196221587000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242953500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242953500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65089.774533                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65089.774533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65089.774533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65089.774533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83089.432285                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83089.432285                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3023209                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     75000142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        75000142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2518073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2518073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 168734833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 168734833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77518215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77518215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67009.508263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67009.508263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2511889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2511889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 165781027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 165781027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242953500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242953500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65998.548304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65998.548304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199961.728395                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199961.728395                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37181953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37181953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       900545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       900545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55563916500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55563916500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38082498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38082498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61700.322027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61700.322027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       397804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       397804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       502741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       502741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1709                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1709                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30440559500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30440559500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60549.188349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60549.188349                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1707835                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1707835                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8597                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8597                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    640104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    640104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1716432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1716432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74456.670932                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74456.670932                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8595                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8595                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    631375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    631375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73458.464223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73458.464223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1716134                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1716134                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1716134                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1716134                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 742379396000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118660873                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3024233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.236683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         241089767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        241089767                       # Number of data accesses

---------- End Simulation Statistics   ----------
