/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [11:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire [32:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_57z;
  wire [14:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [7:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_84z;
  wire [30:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_44z = ~(in_data[19] & celloutsig_0_41z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_4z);
  assign celloutsig_0_24z = ~(celloutsig_0_6z & celloutsig_0_19z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z | celloutsig_0_13z[6]) & celloutsig_0_18z);
  assign celloutsig_0_51z = ~((celloutsig_0_1z | celloutsig_0_21z[2]) & (celloutsig_0_28z[1] | celloutsig_0_26z));
  assign celloutsig_0_6z = celloutsig_0_3z | ~(in_data[84]);
  assign celloutsig_0_26z = celloutsig_0_21z[1] | ~(celloutsig_0_20z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_2z[16:15], celloutsig_0_24z };
  reg [2:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= { _00_[1], celloutsig_0_76z, celloutsig_0_5z };
  assign out_data[34:32] = _14_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_2z[27:24], celloutsig_0_24z };
  assign celloutsig_0_9z = { celloutsig_0_8z[19:15], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[18:13] };
  assign celloutsig_0_0z = in_data[82:79] == in_data[89:86];
  assign celloutsig_0_35z = { celloutsig_0_9z[6:1], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z } === { celloutsig_0_10z[4:2], _02_, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_26z };
  assign celloutsig_0_77z = { celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_43z, celloutsig_0_35z } === { celloutsig_0_23z[4:2], celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_3z } === { in_data[180:177], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } === in_data[182:180];
  assign celloutsig_0_4z = celloutsig_0_2z[25:15] > { celloutsig_0_2z[9:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[154], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[101:99], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[80:78], celloutsig_0_0z, celloutsig_0_0z } > in_data[63:59];
  assign celloutsig_0_17z = { in_data[58:36], celloutsig_0_6z } > celloutsig_0_8z[28:5];
  assign celloutsig_0_22z = celloutsig_0_7z[7:2] > celloutsig_0_21z[10:5];
  assign celloutsig_0_15z = celloutsig_0_12z <= { celloutsig_0_12z[3:1], celloutsig_0_5z };
  assign celloutsig_0_40z = ! celloutsig_0_2z[16:13];
  assign celloutsig_0_5z = ! { celloutsig_0_2z[29:5], celloutsig_0_3z };
  assign celloutsig_1_9z = ! { celloutsig_1_3z[0], celloutsig_1_7z };
  assign celloutsig_0_38z = { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_24z } || celloutsig_0_21z[10:8];
  assign celloutsig_0_10z = in_data[94:90] % { 1'h1, celloutsig_0_9z[4:3], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_2z[6:4] % { 1'h1, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_59z = - { _01_[7:6], celloutsig_0_20z, celloutsig_0_49z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_57z, celloutsig_0_0z };
  assign celloutsig_0_7z = - { celloutsig_0_2z[20:14], celloutsig_0_0z };
  assign celloutsig_0_8z = - { celloutsig_0_2z[20:5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_7z[5:0], celloutsig_1_9z } !== { celloutsig_1_7z[6:1], celloutsig_1_6z };
  assign celloutsig_0_84z = { celloutsig_0_40z, celloutsig_0_51z, celloutsig_0_64z, celloutsig_0_77z } | celloutsig_0_59z[7:4];
  assign celloutsig_1_7z = in_data[140:131] | { in_data[144:137], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_2z[24:6], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z } | in_data[53:31];
  assign celloutsig_0_2z = { in_data[88:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | in_data[80:48];
  assign celloutsig_0_36z = & { _01_[11:1], celloutsig_0_0z };
  assign celloutsig_0_43z = & { celloutsig_0_21z[11:7], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_49z = & { celloutsig_0_45z, celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_5z, in_data[16:15] };
  assign celloutsig_0_18z = & { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z[28:27] };
  assign celloutsig_0_76z = celloutsig_0_18z & _02_[1];
  assign celloutsig_1_18z = celloutsig_1_7z[7] & celloutsig_1_10z;
  assign celloutsig_0_14z = celloutsig_0_7z[6] & celloutsig_0_9z[4];
  assign celloutsig_0_20z = celloutsig_0_19z & celloutsig_0_13z[2];
  assign celloutsig_0_33z = | celloutsig_0_9z[5:2];
  assign celloutsig_0_48z = ^ celloutsig_0_10z;
  assign celloutsig_1_0z = ^ in_data[169:167];
  assign celloutsig_0_57z = { celloutsig_0_29z[7:4], celloutsig_0_17z } >> { in_data[54:52], celloutsig_0_48z, celloutsig_0_15z };
  assign celloutsig_0_12z = { in_data[7:6], celloutsig_0_1z, celloutsig_0_5z } >> celloutsig_0_11z[17:14];
  assign celloutsig_0_13z = celloutsig_0_11z[8:2] >> celloutsig_0_2z[27:21];
  assign celloutsig_0_21z = celloutsig_0_11z[16:5] >> { _01_[10:0], celloutsig_0_0z };
  assign celloutsig_0_41z = celloutsig_0_11z[21:19] <<< celloutsig_0_28z;
  assign celloutsig_1_3z = in_data[156:154] <<< in_data[169:167];
  assign celloutsig_0_23z = celloutsig_0_2z[30:23] <<< _01_[8:1];
  assign celloutsig_0_32z = { celloutsig_0_21z[10:9], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_17z } <<< { celloutsig_0_9z[5:1], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_45z = { celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_44z, celloutsig_0_43z, _00_, celloutsig_0_24z } >>> celloutsig_0_32z[10:3];
  assign celloutsig_0_29z = celloutsig_0_8z[15:0] >>> { in_data[21:11], _02_ };
  assign celloutsig_0_64z = ~((celloutsig_0_33z & celloutsig_0_18z) | (celloutsig_0_29z[11] & celloutsig_0_33z));
  assign { out_data[128], out_data[96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z };
endmodule
