// Seed: 3810375476
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5
    , id_8,
    output supply1 id_6
);
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input tri1 id_2
    , id_14,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    output logic id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    output wire id_12
);
  uwire id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_6,
      id_9,
      id_11,
      id_7
  );
  assign modCall_1.id_1 = 0;
  assign id_12 = id_10;
  always id_8 <= id_0;
endmodule
