{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579907658290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579907658291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 18:14:18 2020 " "Processing started: Fri Jan 24 18:14:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579907658291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907658291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newServo -c newServo " "Command: quartus_map --read_settings_files=on --write_settings_files=off newServo -c newServo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907658291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579907658723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579907658723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador24seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador24seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador24seg-solution " "Found design unit 1: contador24seg-solution" {  } { { "contador24seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador24seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668736 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador24seg " "Found entity 1: contador24seg" {  } { { "contador24seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador24seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-intensidad " "Found design unit 1: comparador-intensidad" {  } { { "comparador.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/comparador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668738 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWM " "Found design unit 1: PWM-PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668741 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668743 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KK " "Found entity 1: KK" {  } { { "KK.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_3seg-sol " "Found design unit 1: contador_3seg-sol" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668747 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_3seg " "Found entity 1: contador_3seg" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579907668747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KK " "Elaborating entity \"KK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579907668782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst4\"" {  } { { "KK.bdf" "inst4" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 232 536 712 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907668790 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM PWM.vhd(33) " "VHDL Process Statement warning at PWM.vhd(33): inferring latch(es) for signal or variable \"PWM\", which holds its previous value in one or more paths through the process" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579907668791 "|KK|PWM:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM PWM.vhd(33) " "Inferred latch for \"PWM\" at PWM.vhd(33)" {  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668791 "|KK|PWM:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3seg contador_3seg:inst6 " "Elaborating entity \"contador_3seg\" for hierarchy \"contador_3seg:inst6\"" {  } { { "KK.bdf" "inst6" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 400 848 1008 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907668791 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tres_seg contador_3seg.vhd(15) " "VHDL Process Statement warning at contador_3seg.vhd(15): inferring latch(es) for signal or variable \"tres_seg\", which holds its previous value in one or more paths through the process" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579907668792 "|KK|contador_3seg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tres_seg contador_3seg.vhd(15) " "Inferred latch for \"tres_seg\" at contador_3seg.vhd(15)" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907668792 "|KK|contador_3seg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst3 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst3\"" {  } { { "KK.bdf" "inst3" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 312 408 648 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907668792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst7 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst7\"" {  } { { "KK.bdf" "inst7" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 208 1280 1440 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907668794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador24seg contador24seg:inst " "Elaborating entity \"contador24seg\" for hierarchy \"contador24seg:inst\"" {  } { { "KK.bdf" "inst" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 208 1024 1216 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907668801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PWM:inst4\|PWM " "Latch PWM:inst4\|PWM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_3seg:inst6\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_3seg:inst6\|Q\[2\]" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579907669216 ""}  } { { "PWM.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/PWM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579907669216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579907669330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579907669867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579907669867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579907669911 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579907669911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579907669911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579907669911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579907669929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 18:14:29 2020 " "Processing ended: Fri Jan 24 18:14:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579907669929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579907669929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579907669929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579907669929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1579907671368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579907671368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 18:14:30 2020 " "Processing started: Fri Jan 24 18:14:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579907671368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579907671368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off newServo -c newServo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off newServo -c newServo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579907671368 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1579907671549 ""}
{ "Info" "0" "" "Project  = newServo" {  } {  } 0 0 "Project  = newServo" 0 0 "Fitter" 0 0 1579907671550 ""}
{ "Info" "0" "" "Revision = newServo" {  } {  } 0 0 "Revision = newServo" 0 0 "Fitter" 0 0 1579907671550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1579907671607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1579907671608 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "newServo EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"newServo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579907671651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579907671698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579907671698 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579907671833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579907671982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579907671982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1579907671982 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1579907671982 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579907671983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579907671983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579907671983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579907671983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1579907671983 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1579907671983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579907671984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 6 " "No exact pin location assignment(s) for 3 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1579907672261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1579907672404 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "newServo.sdc " "Synopsys Design Constraints File file not found: 'newServo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1579907672405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1579907672405 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579907672408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1579907672409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1579907672409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672425 ""}  } { { "KK.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/New/KK.bdf" { { 336 200 376 352 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "Automatically promoted node CLOCK_DIV_50:inst3\|CLOCK_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_3seg:inst6\|Q\[3\] " "Destination node contador_3seg:inst6\|Q\[3\]" {  } { { "contador_3seg.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/contador_3seg.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672425 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_100hz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst3\|clock_100hz_int~0 " "Destination node CLOCK_DIV_50:inst3\|clock_100hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672425 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_100Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst3\|clock_100Khz_int~0 " "Destination node CLOCK_DIV_50:inst3\|clock_100Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672425 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_10hz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_10hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst3\|clock_10hz_int~0 " "Destination node CLOCK_DIV_50:inst3\|clock_10hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672425 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_10Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst3\|clock_10Khz_int~0 " "Destination node CLOCK_DIV_50:inst3\|clock_10Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672426 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_1Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst3\|clock_1Khz_int~0 " "Destination node CLOCK_DIV_50:inst3\|clock_1Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1579907672426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1579907672426 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "Automatically promoted node CLOCK_DIV_50:inst3\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1579907672426 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/New/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1579907672426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579907672599 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579907672600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1579907672600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579907672600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579907672601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579907672601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579907672601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579907672601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579907672601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1579907672602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579907672602 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1579907672603 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1579907672603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1579907672603 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 16 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1579907672604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1579907672604 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1579907672604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579907672617 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1579907672621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579907673269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579907673329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579907673342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579907674413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579907674413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579907674592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y0 X53_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y0 to location X53_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Desktop/New/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y0 to location X53_Y10"} { { 12 { 0 ""} 43 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1579907675427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579907675427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1579907676194 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579907676194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579907676199 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1579907676305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579907676312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579907676445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579907676445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579907676548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579907676840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/New/output_files/newServo.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/New/output_files/newServo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579907677059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5601 " "Peak virtual memory: 5601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579907677388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 18:14:37 2020 " "Processing ended: Fri Jan 24 18:14:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579907677388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579907677388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579907677388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579907677388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579907678539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579907678539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 18:14:38 2020 " "Processing started: Fri Jan 24 18:14:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579907678539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579907678539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off newServo -c newServo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off newServo -c newServo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579907678539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1579907678863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1579907679395 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579907679422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579907679580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 18:14:39 2020 " "Processing ended: Fri Jan 24 18:14:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579907679580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579907679580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579907679580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579907679580 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579907680234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579907680963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579907680963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 18:14:40 2020 " "Processing started: Fri Jan 24 18:14:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579907680963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907680963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta newServo -c newServo " "Command: quartus_sta newServo -c newServo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907680964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1579907681143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "newServo.sdc " "Synopsys Design Constraints File file not found: 'newServo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681555 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|CLOCK_1Hz CLOCK_DIV_50:inst3\|CLOCK_1Hz " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|CLOCK_1Hz CLOCK_DIV_50:inst3\|CLOCK_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_10hz_int CLOCK_DIV_50:inst3\|clock_10hz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_10hz_int CLOCK_DIV_50:inst3\|clock_10hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_100hz_int CLOCK_DIV_50:inst3\|clock_100hz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_100hz_int CLOCK_DIV_50:inst3\|clock_100hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_1Khz_int CLOCK_DIV_50:inst3\|clock_1Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_1Khz_int CLOCK_DIV_50:inst3\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_10Khz_int CLOCK_DIV_50:inst3\|clock_10Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_10Khz_int CLOCK_DIV_50:inst3\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_100Khz_int CLOCK_DIV_50:inst3\|clock_100Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_100Khz_int CLOCK_DIV_50:inst3\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_1Mhz_int CLOCK_DIV_50:inst3\|clock_1Mhz_int " "create_clock -period 1.000 -name CLOCK_DIV_50:inst3\|clock_1Mhz_int CLOCK_DIV_50:inst3\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_3seg:inst6\|Q\[2\] contador_3seg:inst6\|Q\[2\] " "create_clock -period 1.000 -name contador_3seg:inst6\|Q\[2\] contador_3seg:inst6\|Q\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1579907681556 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681559 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1579907681560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579907681568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579907681587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.733 " "Worst-case setup slack is -5.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.733              -5.733 contador_3seg:inst6\|Q\[2\]  " "   -5.733              -5.733 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369             -14.577 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -2.369             -14.577 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463             -26.015 CLK  " "   -1.463             -26.015 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086              -1.153 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -1.086              -1.153 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -1.137 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -1.075              -1.137 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -1.277 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -1.070              -1.277 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036              -1.242 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -1.036              -1.242 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995              -1.215 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -0.995              -1.215 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -0.607 CLOCK_DIV_50:inst3\|clock_10hz_int  " "   -0.364              -0.607 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "    0.312               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "    0.357               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "    0.358               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.382               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CLK  " "    0.383               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 CLK  " "   -3.000             -30.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.388               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907681614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579907681776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907681798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579907682170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.087 " "Worst-case setup slack is -5.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.087              -5.087 contador_3seg:inst6\|Q\[2\]  " "   -5.087              -5.087 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -12.042 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -2.002             -12.042 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -19.951 CLK  " "   -1.169             -19.951 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -0.893              -0.893 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -0.889 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -0.889              -0.889 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -0.902 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -0.888              -0.902 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815              -0.826 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -0.815              -0.826 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -0.829 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -0.813              -0.829 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -0.277 CLOCK_DIV_50:inst3\|clock_10hz_int  " "   -0.226              -0.277 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "    0.272               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "    0.311               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "    0.312               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "    0.312               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.357               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 CLK  " "   -3.000             -30.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.404               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579907682367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1579907682433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.828 " "Worst-case setup slack is -2.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.828              -2.828 contador_3seg:inst6\|Q\[2\]  " "   -2.828              -2.828 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -4.975 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -1.007              -4.975 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -3.888 CLK  " "   -0.404              -3.888 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.358 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -0.358              -0.358 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.314 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -0.314              -0.314 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -0.279 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -0.279              -0.279 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.260 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -0.260              -0.260 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.221 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -0.221              -0.221 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "    0.240               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "    0.128               0.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "    0.186               0.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "    0.186               0.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "    0.187               0.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "    0.187               0.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "    0.188               0.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "    0.188               0.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.199               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK  " "    0.200               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.599 CLK  " "   -3.000             -31.599 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz  " "   -1.000             -10.000 CLOCK_DIV_50:inst3\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int  " "   -1.000              -4.000 CLOCK_DIV_50:inst3\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 contador_3seg:inst6\|Q\[2\]  " "    0.435               0.000 contador_3seg:inst6\|Q\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579907682492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907682492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907683083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907683083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579907683199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 18:14:43 2020 " "Processing ended: Fri Jan 24 18:14:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579907683199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579907683199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579907683199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907683199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579907683890 ""}
