{
	"author": ["Jacques Benkoski", "Andrzej J. Strojwas"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/BenkoskiS91",
	"doi": "10.1145/127601.122895",
	"ee": "http://doi.acm.org/10.1145/127601.122895",
	"pages": "612-619",
	"publisher": "ACM",
	"title": "The Role of Timing Verification in Layout Synthesis",
	"type": "inproceedings",
	"year": 1991
}