#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 13:39:19 2017
# Process ID: 8036
# Current directory: C:/Vivado_projects/geyser-testmem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8080 C:\Vivado_projects\geyser-testmem\geyser-testmem.xpr
# Log file: C:/Vivado_projects/geyser-testmem/vivado.log
# Journal file: C:/Vivado_projects/geyser-testmem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/geyser-testmem/geyser-testmem.xpr
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/source_code/Geyser_mem_01 c:/Vivado_projects/Geyser_mem_ver1.1 c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface C:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/source_code/Geyser_mem_01 c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_1
endgroup
set_property location {1.5 506 346} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_1/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_1/OutDA]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_1/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_1/Write]
set_property location {3 805 353} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_1/Clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_1/CoreClk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_1/Reset_]
delete_bd_objs [get_bd_nets BusController16_0_cache_en]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_1/cache_en]
set_property location {3.5 1373 396} [get_bd_cells BusController16_1]
delete_bd_objs [get_bd_nets BusController16_0_tlb_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_1/tlb_en]
delete_bd_objs [get_bd_nets BusController16_0_bus_err]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_1/bus_err]
delete_bd_objs [get_bd_nets BusController16_0_hard_int]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_1/hard_int]
delete_bd_objs [get_bd_nets BusController16_0_nmi_n]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_1/nmi_n]
disconnect_bd_net /BusController16_1_InD [get_bd_pins BusController16_0/InD]
disconnect_bd_net /BusController16_1_Ready [get_bd_pins BusController16_0/Ready]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_1/InD]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_1/Ready]
disconnect_bd_net /BusController16_1_reset_n [get_bd_pins BusController16_0/reset_n]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_1/reset_n]
delete_bd_objs [get_bd_nets Bram_Interface_1_RdData]
startgroup
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_0/ram_RdData]
endgroup
disconnect_bd_net /Bram_Interface_1_RdData [get_bd_pins BusController16_0/ram_RdData]
delete_bd_objs [get_bd_nets Bram_Interface_0_RdData]
startgroup
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/rom_RdData]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_0/rom_RdData]
endgroup
disconnect_bd_net /Bram_Interface_0_RdData [get_bd_pins BusController16_0/rom_RdData]
delete_bd_objs [get_bd_nets BusController16_0_ram_ByteEnable] [get_bd_nets BusController16_0_ram_WEn] [get_bd_nets BusController16_0_rom_addr] [get_bd_nets BusController16_0_rom_OEn] [get_bd_nets BusController16_0_rom_WEn] [get_bd_nets BusController16_0_ram_addr] [get_bd_nets BusController16_0_ram_OEn] [get_bd_nets BusController16_0_ram_WrData] [get_bd_nets BusController16_0_rom_ByteEnable] [get_bd_nets BusController16_0_rom_WrData] [get_bd_nets BusController16_0_rom_en] [get_bd_nets BusController16_0_ram_en] [get_bd_cells BusController16_0]
set_property location {4.5 1740 444} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins Bram_Interface_0/Address] [get_bd_pins BusController16_1/rom_addr]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_0/OEn] [get_bd_pins BusController16_1/rom_OEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WrData] [get_bd_pins BusController16_1/rom_WrData]
connect_bd_net [get_bd_pins BusController16_1/rom_en] [get_bd_pins Bram_Interface_0/Strobe]
set_property location {5 1695 632} [get_bd_cells Bram_Interface_1]
connect_bd_net [get_bd_pins Bram_Interface_1/Address] [get_bd_pins BusController16_1/ram_addr]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_1/OEn] [get_bd_pins BusController16_1/ram_OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WrData] [get_bd_pins BusController16_1/ram_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_en] [get_bd_pins Bram_Interface_1/Strobe]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_2
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_2]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_2]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_2
endgroup
set_property location {5 1792 258} [get_bd_cells Bram_Interface_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_2/Clock]
startgroup
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins Bram_Interface_2/Address]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_2/ByteEn] [get_bd_pins BusController16_1/shared_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins Bram_Interface_2/OEn]
connect_bd_net [get_bd_pins Bram_Interface_2/WEn] [get_bd_pins BusController16_1/shared_WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins Bram_Interface_2/WrData]
connect_bd_net [get_bd_pins Bram_Interface_2/Strobe] [get_bd_pins BusController16_1/shared_en]
connect_bd_net [get_bd_pins Bram_Interface_2/dout] [get_bd_pins blk_mem_gen_2/douta]
connect_bd_net [get_bd_pins Bram_Interface_2/bram_addr] [get_bd_pins blk_mem_gen_2/addra]
connect_bd_net [get_bd_pins blk_mem_gen_2/clka] [get_bd_pins Bram_Interface_2/clk]
connect_bd_net [get_bd_pins Bram_Interface_2/din] [get_bd_pins blk_mem_gen_2/dina]
connect_bd_net [get_bd_pins Bram_Interface_2/en] [get_bd_pins blk_mem_gen_2/ena]
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins Bram_Interface_2/we]
connect_bd_net [get_bd_pins Bram_Interface_2/RdData] [get_bd_pins BusController16_1/shared_RdData]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property location {4 1361 762} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property location {5.5 2132 741} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_we_a] [get_bd_pins blk_mem_gen_2/web]
connect_bd_net [get_bd_pins blk_mem_gen_2/enb] [get_bd_pins axi_bram_ctrl_0/bram_en_a]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_wrdata_a] [get_bd_pins blk_mem_gen_2/dinb]
connect_bd_net [get_bd_pins blk_mem_gen_2/doutb] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins blk_mem_gen_2/clkb]
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP C:/Vivado_projects/ip_disabling_byte_addressing} [current_project]
update_ip_catalog
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ip_disabling_byte_addressing:1.0 ip_disabling_byte_addressing_0
endgroup
set_property location {5 1907 734} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins ip_disabling_byte_addressing_0/axi_bram_ctrl_addr]
connect_bd_net [get_bd_pins ip_disabling_byte_addressing_0/my_bram_addr] [get_bd_pins blk_mem_gen_2/addrb]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_2]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells blk_mem_gen_2]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_2]
endgroup
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP c:/Vivado_projects/ip_disabling_byte_addressing C:/Vivado_projects/trans_addr_14to11} [current_project]
update_ip_catalog
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:trans_addr_14to11:1.0 trans_addr_14to11_0
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins trans_addr_14to11_0/axi_bram_ctrl_addr]
delete_bd_objs [get_bd_nets ip_disabling_byte_addressing_0_my_bram_addr] [get_bd_cells ip_disabling_byte_addressing_0]
connect_bd_net [get_bd_pins blk_mem_gen_2/addrb] [get_bd_pins trans_addr_14to11_0/my_bram_addr]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:trans_addr_12to11:1.0 trans_addr_12to11_0
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins trans_addr_12to11_0/axi_bram_ctrl_addr]
delete_bd_objs [get_bd_nets trans_addr_14to11_0_my_bram_addr] [get_bd_cells trans_addr_14to11_0]
connect_bd_net [get_bd_pins blk_mem_gen_2/addrb] [get_bd_pins trans_addr_12to11_0/my_bram_addr]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
