/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_cresample_v4_0_14
/opt/MentorGraphics/modeltech/bin/vmap v_cresample_v4_0_14 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_cresample_v4_0_14
/opt/MentorGraphics/modeltech/bin/vcom  -64 -93 -work v_cresample_v4_0_14 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.cmf
