// Seed: 3181689898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri1 id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_6 = ~1 == -1'b0;
  wire id_7;
  assign id_5 = 1;
  wire id_8;
  wire id_9;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_5 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  input wire _id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic id_7, id_8, id_9, id_10;
  logic id_11;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_3,
      id_1,
      id_6
  );
  assign id_8[1'b0] = 1;
endmodule
