<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="OptionRef">
<meta name="DC.Title" content="_mm512_packstorehi_epi32/_mm512_mask_packstorehi_epi32">
<meta name="abstract" content="Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is VPACKSTOREHD. This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).">
<meta name="description" content="Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is VPACKSTOREHD. This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).">
<meta name="DC.subject" content="_mm512_packstorehi_epi32, _mm512_mask_packstorehi_epi32">
<meta name="keywords" content="_mm512_packstorehi_epi32, _mm512_mask_packstorehi_epi32">
<meta name="DC.Relation" scheme="URI" content="GUID-587833A2-78CC-451D-973B-70801D62865E.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-971860F2-3D98-4F78-8E2F-80520D24DBF2">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>_mm512_packstorehi_epi32</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_mic_mm512_packstorehi_epi32"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-971860F2-3D98-4F78-8E2F-80520D24DBF2">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
<h1 class="topictitle1">_mm512_packstorehi_epi32/_mm512_mask_packstorehi_epi32</h1>
<!--Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is  VPACKSTOREHD .  This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).--><div><p>Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTOREHD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></p>

<div class="section" id="GUID-2A62587D-413D-4779-B825-8FAFB6F968EB"><h2>Syntax</h2>
<table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p style="margin-top:10pt"><b>Without Mask</b></p><p><span class="kwd"> extern void __cdecl _mm512_packstorehi_epi32(void* mt, __m512i v1);</span></p></td></tr></table>

<table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p style="margin-top:10pt"><b>With Mask</b></p><p><span class="kwd"> extern void __cdecl _mm512_packstorehi_epi32(void* mt, __mmask16 k1, __m512i v1);</span></p></td></tr></table></div>


<div class="section" id="GUID-84AF47D2-E820-43CD-B23B-291E92B058E4"><h2>Arguments</h2>
<table cellspacing="0" cellpadding="4" border="0" width="90%" style="border-spacing:0; border-collapse:collapse">

<tr>
<td valign="top" width="30%" class="noborder"><p><var>v1</var></p></td>

<td valign="top" class="noborder"><p>source vector to store elements from</p>
</td>

</tr>


<tr>
<td valign="top" width="30%" class="noborder"><p><var>k1</var></p></td>

<td valign="top" class="noborder"><p> vector mask to select elements to add to the stream</p>
</td>
</tr>

<tr>
<td valign="top" width="30%" class="noborder"><p><var>mt  </var></p></td>

<td valign="top" class="noborder"><p>memory location to store vector elements</p>
</td>
</tr>

</table>
</div>



<div class="section" id="GUID-C1654AFB-D320-4339-86F0-4BBA30F3CD4E"><h2>Description</h2><p> Packs the mask-enabled elements of int32 vector
<samp class="codeph">v1</samp> into a int32 stream logically mapped starting
at element-aligned address (<samp class="codeph">mt − 64</samp>), and stores the
high-64-byte elements of that stream (those elements of the stream
that map at or after the first 64-byte-aligned address following
(<samp class="codeph">mt − 64</samp>), the high cache line in the current implementation).
The length of the stream depends on the number of enabled masks, as
elements disabled by the mask are not added to the
stream.</p>


<p> The mask parameter <samp class="codeph">k1</samp> is not used as a
writemask for this function. Instead, the mask is used as an
element selector, choosing which elements are added to the
stream.</p>


<p> In conjunction with<samp class="codeph"> _mm512_packstorelo_epi32</samp>,
this function is useful for packing data into a queue. Also in
conjunction with <samp class="codeph"> _mm512_packstorelo_epi32</samp>, it allows unaligned
vector stores (that is, vector stores that are only element-wise,
not vector-wise, aligned). The typical intrinsic sequence to
perform an unaligned vector store would be:</p>

<pre>_mm512_packstorelo_epi32(mt, v1);
_mm512_packstorehi_epi32(mt+64, v1);</pre>
</div>



<div class="section" id="GUID-890ACA47-CAE5-48C9-BC34-894073D3CB5D"><h2>Returns</h2><p>Returns nothing.</p>
</div>


</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-587833A2-78CC-451D-973B-70801D62865E.htm">Store Intrinsics</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div>
</body>
</html>
