{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@287:341@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_eth_hdr_ready_reg <= 0;\n        input_eth_payload_tready_reg <= 0;\n        eth_dest_mac_reg <= 0;\n        eth_src_mac_reg <= 0;\n        eth_type_reg <= 0;\n        save_eth_payload_tdata_reg <= 0;\n        save_eth_payload_tkeep_reg <= 0;\n        save_eth_payload_tlast_reg <= 0;\n        save_eth_payload_tuser_reg <= 0;\n        busy_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_eth_hdr_ready_reg <= input_eth_hdr_ready_next;\n\n        input_eth_payload_tready_reg <= input_eth_payload_tready_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (store_eth_hdr) begin\n            eth_dest_mac_reg <= input_eth_dest_mac;\n            eth_src_mac_reg <= input_eth_src_mac;\n            eth_type_reg <= input_eth_type;\n        end\n\n        if (flush_save) begin\n            save_eth_payload_tdata_reg <= 0;\n            save_eth_payload_tkeep_reg <= 0;\n            save_eth_payload_tlast_reg <= 0;\n            save_eth_payload_tuser_reg <= 0;\n        end else if (transfer_in_save) begin\n            save_eth_payload_tdata_reg <= input_eth_payload_tdata;\n            save_eth_payload_tkeep_reg <= input_eth_payload_tkeep;\n            save_eth_payload_tlast_reg <= input_eth_payload_tlast;\n            save_eth_payload_tuser_reg <= input_eth_payload_tuser;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[295, "        frame_ptr_reg <= 0;\n"], [296, "        input_eth_hdr_ready_reg <= 0;\n"], [297, "        input_eth_payload_tready_reg <= 0;\n"], [298, "        eth_dest_mac_reg <= 0;\n"], [299, "        eth_src_mac_reg <= 0;\n"], [300, "        eth_type_reg <= 0;\n"], [301, "        save_eth_payload_tdata_reg <= 0;\n"], [302, "        save_eth_payload_tkeep_reg <= 0;\n"], [303, "        save_eth_payload_tlast_reg <= 0;\n"], [304, "        save_eth_payload_tuser_reg <= 0;\n"], [305, "        busy_reg <= 0;\n"], [325, "            save_eth_payload_tdata_reg <= 0;\n"], [326, "            save_eth_payload_tkeep_reg <= 0;\n"], [327, "            save_eth_payload_tlast_reg <= 0;\n"], [328, "            save_eth_payload_tuser_reg <= 0;\n"], [330, "            save_eth_payload_tdata_reg <= input_eth_payload_tdata;\n"], [331, "            save_eth_payload_tkeep_reg <= input_eth_payload_tkeep;\n"], [333, "            save_eth_payload_tuser_reg <= input_eth_payload_tuser;\n"], [336, "end\n"]], "Add": [[305, "        frame_ptr_reg <= 8'd0;\n"], [305, "        input_eth_hdr_ready_reg <= 1'b0;\n"], [305, "        input_eth_payload_tready_reg <= 1'b0;\n"], [305, "        save_eth_payload_tlast_reg <= 1'b0;\n"], [305, "        busy_reg <= 1'b0;\n"], [328, "            save_eth_payload_tlast_reg <= 1'b0;\n"]]}}