

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct 23 22:16:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.00 ns|  8.510 ns|     4.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      264|      264|  4.224 us|  4.224 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_78  |fir_Pipeline_VITIS_LOOP_33_1  |      129|      129|  2.064 us|  2.064 us|  129|  129|       no|
        |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_90  |fir_Pipeline_VITIS_LOOP_38_2  |      131|      131|  2.096 us|  2.096 us|  131|  131|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    2|     277|    435|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    246|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    2|     284|    745|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                         |control_s_axi                 |        0|   0|  112|  168|    0|
    |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_78  |fir_Pipeline_VITIS_LOOP_33_1  |        0|   0|   19|  113|    0|
    |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_90  |fir_Pipeline_VITIS_LOOP_38_2  |        1|   2|  146|  154|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        1|   2|  277|  435|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_my_reg_U    |fir_int_int_my_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |fir_int_int_my_reg_1_U  |fir_int_int_my_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |fir_int_int_my_reg_2_U  |fir_int_int_my_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |fir_int_int_my_reg_3_U  |fir_int_int_my_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                  |        8|  0|   0|    0|   128|  128|     4|         4096|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_120_p2  |         +|   0|  0|  32|          32|          32|
    |y                   |         +|   0|  0|  32|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  64|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |fir_int_int_my_reg_1_address0  |  14|          3|    5|         15|
    |fir_int_int_my_reg_1_ce0       |  14|          3|    1|          3|
    |fir_int_int_my_reg_1_ce1       |   9|          2|    1|          2|
    |fir_int_int_my_reg_1_we0       |   9|          2|    1|          2|
    |fir_int_int_my_reg_2_address0  |  14|          3|    5|         15|
    |fir_int_int_my_reg_2_ce0       |  14|          3|    1|          3|
    |fir_int_int_my_reg_2_ce1       |   9|          2|    1|          2|
    |fir_int_int_my_reg_2_we0       |   9|          2|    1|          2|
    |fir_int_int_my_reg_3_address0  |  14|          3|    5|         15|
    |fir_int_int_my_reg_3_ce0       |  14|          3|    1|          3|
    |fir_int_int_my_reg_3_ce1       |   9|          2|    1|          2|
    |fir_int_int_my_reg_3_we0       |   9|          2|    1|          2|
    |fir_int_int_my_reg_address0    |  20|          4|    5|         20|
    |fir_int_int_my_reg_ce0         |  20|          4|    1|          4|
    |fir_int_int_my_reg_ce1         |   9|          2|    1|          2|
    |fir_int_int_my_reg_d0          |  14|          3|   32|         96|
    |fir_int_int_my_reg_we0         |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 246|         52|   65|        197|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  5|   0|    5|          0|
    |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_90_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  7|   0|    7|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

