;Copyright (c) 2018, Tristan Mumford
;All rights reserved.
;
;Redistribution and use in source and binary forms, with or without
;modification, are permitted provided that the following conditions are met:
;
;1. Redistributions of source code must retain the above copyright notice, this
;   list of conditions and the following disclaimer.
;2. Redistributions in binary form must reproduce the above copyright notice,
;   this list of conditions and the following disclaimer in the documentation
;   and/or other materials provided with the distribution.
;
;THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
;ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
;DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
;ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
;(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
;LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
;ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
;(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
;SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;
;The views and conclusions contained in the software and documentation are those
;of the authors and should not be interpreted as representing official policies,
;either expressed or implied, of the RISC OS project.



;TCON registers
;TCON0    *    &01C0C000

TCON_GCTL_REG    *    &000 ;TCON global control
TCON_GINT0_REG   *    &004 ;TCON global interrupt register 0
TCON_GINT1_REG   *    &008 ;TCON global interrupt register 1
TCON_CTL_REG     *    &090 ; TCON1 control
TCON1_BASIC0_REG *    &094 ; TCON1 basic timing reg 0
TCON1_BASIC1_REG *    &098
TCON1_BASIC2_REG *    &09c
TCON1_BASIC3_REG *    &0a0
TCON1_BASIC4_REG *    &0a4
TCON1_BASIC5_REG *    &0a8
TCON1_PS_SYNC_REG *   &0b0 ;TCON1 SYNC
TCON1_IO_POL_REG *    &0f0 ;TCON1 IO polarity
TCON1_IO_TRI_REG *    &0f4 ;TCON1 IO control
TCON_ECC_FIFO_REG *   &0f8 ;TCON1 ECC FIFO
TCON_CEU_CTL_REG  *   &100 ;TCON CEU control
TCON_CEU_COEF_MUL_REG * 0 ;I give up for now. TODO later.


    END
